

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt_TSV # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                          50 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_TSV # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 00000000000e1000 	high:20 low:12
addr_dec_mask[ROW]   = 00000000fff00000 	high:32 low:20
addr_dec_mask[COL]   = 000000000001e0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
f66d0d0c5d49a6ec95339bd118e1441d  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_5z6YdS"
Parsing file _cuobjdump_complete_output_5z6YdS
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wxKQQt"
Running: cat _ptx_wxKQQt | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7bULt5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7bULt5 --output-file  /dev/null 2> _ptx_wxKQQtinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wxKQQt _ptx2_7bULt5 _ptx_wxKQQtinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_unkhpH"
Running: cat _ptx_unkhpH | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_sfsPkj
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_sfsPkj --output-file  /dev/null 2> _ptx_unkhpHinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_unkhpH _ptx2_sfsPkj _ptx_unkhpHinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_mIdmuV"
Running: cat _ptx_mIdmuV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_DHvVDx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_DHvVDx --output-file  /dev/null 2> _ptx_mIdmuVinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_mIdmuV _ptx2_DHvVDx _ptx_mIdmuVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Ahrv29"
Running: cat _ptx_Ahrv29 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_EDyVrM
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_EDyVrM --output-file  /dev/null 2> _ptx_Ahrv29info"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Ahrv29 _ptx2_EDyVrM _ptx_Ahrv29info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_edji9o"
Running: cat _ptx_edji9o | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_P2wHQ1
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_P2wHQ1 --output-file  /dev/null 2> _ptx_edji9oinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_edji9o _ptx2_P2wHQ1 _ptx_edji9oinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 5024 (ipc=10.0) sim_rate=5024 (inst/sec) elapsed = 0:0:00:01 / Sun Jul 29 10:18:29 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 134528 (ipc=33.6) sim_rate=67264 (inst/sec) elapsed = 0:0:00:02 / Sun Jul 29 10:18:30 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6249,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8651,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8652
gpu_sim_insn = 314944
gpu_ipc =      36.4013
gpu_tot_sim_cycle = 8652
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      36.4013
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.059
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:312	W0_Idle:7256	W0_Scoreboard:10458	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 45 
maxdqlatency = 0 
maxmflatency = 287 
averagemflatency = 214 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8651 
mrq_lat_table:331 	63 	349 	80 	99 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	473 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	368 	125 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16 	6 	0 	10 	0 	0 	0 	0 	144 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2227      2559         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2231      2913         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2237      2937         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2241      2941         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2242      2973         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2249      2984         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2253      3007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2258      3032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2263      3088         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2211      2669         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2216      3080         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2790      3108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2614      3113         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2403      3155         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1443      3176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 33.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/36 = 25.916666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 33/30 = 1.10
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:        114        99    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        116       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        114       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        116       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        117       107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        117       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        115       108    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        115       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        116       107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        116       104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        127       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        123       107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        119       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        107       104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         99       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        101       107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        222       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        276       241         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        278       241         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        278       236         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        279       249         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        277       236         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        281       251         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        280       229         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        287       237         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        287       215         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        246       233         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        235       241         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        241       228         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        247       219         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        234       239         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        248       241         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6456 n_act=4 n_pre=2 n_req=63 n_rd=66 n_write=60 bw_util=0.03825
n_activity=690 dram_eff=0.3652
bk0: 34a 6280i bk1: 32a 6295i bk2: 0a 6586i bk3: 0a 6586i bk4: 0a 6587i bk5: 0a 6588i bk6: 0a 6588i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6588i bk14: 0a 6589i bk15: 0a 6590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0311172
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=627 dram_eff=0.37
bk0: 32a 6301i bk1: 28a 6304i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0411354
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=619 dram_eff=0.3748
bk0: 32a 6301i bk1: 28a 6306i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0244384
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=630 dram_eff=0.3683
bk0: 32a 6300i bk1: 28a 6317i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6587i bk8: 0a 6587i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6589i bk12: 0a 6589i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.037796
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=631 dram_eff=0.3677
bk0: 32a 6302i bk1: 28a 6307i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0394657
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=611 dram_eff=0.3797
bk0: 32a 6293i bk1: 28a 6287i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0330905
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=637 dram_eff=0.3642
bk0: 32a 6315i bk1: 28a 6319i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0336976
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=637 dram_eff=0.3642
bk0: 32a 6310i bk1: 28a 6329i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0236794
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=627 dram_eff=0.37
bk0: 32a 6296i bk1: 28a 6312i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0415908
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=626 dram_eff=0.3706
bk0: 32a 6291i bk1: 28a 6313i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0235276
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=637 dram_eff=0.3642
bk0: 32a 6309i bk1: 28a 6324i bk2: 0a 6587i bk3: 0a 6588i bk4: 0a 6588i bk5: 0a 6588i bk6: 0a 6588i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6588i bk14: 0a 6588i bk15: 0a 6588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0321797
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=612 dram_eff=0.3791
bk0: 32a 6303i bk1: 28a 6270i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0326351
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6470 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=628 dram_eff=0.3694
bk0: 32a 6290i bk1: 28a 6323i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6587i bk6: 0a 6587i bk7: 0a 6587i bk8: 0a 6587i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6589i bk12: 0a 6589i bk13: 0a 6589i bk14: 0a 6589i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.034912
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6468 n_act=3 n_pre=1 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=631 dram_eff=0.3677
bk0: 32a 6294i bk1: 28a 6318i bk2: 0a 6587i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6588i bk6: 0a 6588i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6588i bk14: 0a 6588i bk15: 0a 6589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.026867
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6468 n_act=3 n_pre=1 n_req=58 n_rd=60 n_write=56 bw_util=0.03522
n_activity=635 dram_eff=0.3654
bk0: 32a 6306i bk1: 28a 6304i bk2: 0a 6586i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6588i bk6: 0a 6588i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6588i bk14: 0a 6588i bk15: 0a 6590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.037037
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f7f1c699e60 :  mf: uid=  8733, sid01:w15, part=15, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (8651), 

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6588 n_nop=6469 n_act=3 n_pre=1 n_req=58 n_rd=59 n_write=56 bw_util=0.03491
n_activity=635 dram_eff=0.3622
bk0: 32a 6302i bk1: 27a 6307i bk2: 0a 6586i bk3: 0a 6587i bk4: 0a 6587i bk5: 0a 6588i bk6: 0a 6588i bk7: 0a 6588i bk8: 0a 6588i bk9: 0a 6588i bk10: 0a 6588i bk11: 0a 6588i bk12: 0a 6588i bk13: 0a 6588i bk14: 0a 6588i bk15: 0a 6590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0478142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 33, Miss_rate = 0.917, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 31, Miss = 30, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 31, Miss = 30, Miss_rate = 0.968, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.50101
	minimum = 6
	maximum = 73
Network latency average = 9.02722
	minimum = 6
	maximum = 73
Slowest packet = 78
Flit latency average = 7.62416
	minimum = 6
	maximum = 69
Slowest flit = 234
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00369857
	minimum = 0 (at node 0)
	maximum = 0.0498151 (at node 1)
Accepted packet rate average = 0.00369857
	minimum = 0 (at node 0)
	maximum = 0.0498151 (at node 1)
Injected flit rate average = 0.0110808
	minimum = 0 (at node 0)
	maximum = 0.234743 (at node 1)
Accepted flit rate average= 0.0110808
	minimum = 0 (at node 0)
	maximum = 0.0639159 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50101 (1 samples)
	minimum = 6 (1 samples)
	maximum = 73 (1 samples)
Network latency average = 9.02722 (1 samples)
	minimum = 6 (1 samples)
	maximum = 73 (1 samples)
Flit latency average = 7.62416 (1 samples)
	minimum = 6 (1 samples)
	maximum = 69 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00369857 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0498151 (1 samples)
Accepted packet rate average = 0.00369857 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0498151 (1 samples)
Injected flit rate average = 0.0110808 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.234743 (1 samples)
Accepted flit rate average = 0.0110808 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0639159 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4326 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8652)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8652)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8652)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,8652)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,8652)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,8652)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,8652)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,8652)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,8652)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,19,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,13,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 9652  inst.: 590704 (ipc=275.8) sim_rate=196901 (inst/sec) elapsed = 0:0:00:03 / Sun Jul 29 10:18:31 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,30,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 11152  inst.: 706064 (ipc=156.4) sim_rate=176516 (inst/sec) elapsed = 0:0:00:04 / Sun Jul 29 10:18:32 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,9,0) tid=(7,3,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,35,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 12652  inst.: 870560 (ipc=138.9) sim_rate=174112 (inst/sec) elapsed = 0:0:00:05 / Sun Jul 29 10:18:33 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 14152  inst.: 1043072 (ipc=132.4) sim_rate=173845 (inst/sec) elapsed = 0:0:00:06 / Sun Jul 29 10:18:34 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,30,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 15652  inst.: 1212416 (ipc=128.2) sim_rate=173202 (inst/sec) elapsed = 0:0:00:07 / Sun Jul 29 10:18:35 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,15,0) tid=(7,1,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,36,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 17152  inst.: 1389008 (ipc=126.4) sim_rate=173626 (inst/sec) elapsed = 0:0:00:08 / Sun Jul 29 10:18:36 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,13,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9367,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9368,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9416,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9417,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9489,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9490,8652)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9515,8652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9516,8652)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9670,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9671,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9685,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9686,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9695,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9696,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9717,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9718,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9836,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9837,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9866,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9867,8652)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9894,8652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9895,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9978,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9979,8652)
GPGPU-Sim uArch: cycles simulated: 18652  inst.: 1577536 (ipc=126.3) sim_rate=175281 (inst/sec) elapsed = 0:0:00:09 / Sun Jul 29 10:18:37 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,22,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10309,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10310,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10360,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10361,8652)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10422,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10423,8652)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10591,8652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10592,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10854,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10855,8652)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,43,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11275,8652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11276,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11354,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11355,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11429,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11430,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11488,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11489,8652)
GPGPU-Sim uArch: cycles simulated: 20152  inst.: 1788544 (ipc=128.1) sim_rate=178854 (inst/sec) elapsed = 0:0:00:10 / Sun Jul 29 10:18:38 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11683,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11684,8652)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,42,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11862,8652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11863,8652)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11980,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11981,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12069,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12070,8652)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12075,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12076,8652)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12119,8652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12120,8652)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12137,8652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12138,8652)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12248,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12249,8652)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,45,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12364,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12365,8652)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12381,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12382,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12387,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12388,8652)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12399,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12400,8652)
GPGPU-Sim uArch: cycles simulated: 21152  inst.: 1941920 (ipc=130.2) sim_rate=176538 (inst/sec) elapsed = 0:0:00:11 / Sun Jul 29 10:18:39 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12604,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12605,8652)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12665,8652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12666,8652)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12669,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12670,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12685,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12686,8652)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12725,8652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12726,8652)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12782,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12783,8652)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (12911,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(12912,8652)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,20,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12971,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12972,8652)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13062,8652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13063,8652)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13066,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13067,8652)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13102,8652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13103,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13104,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13105,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13164,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13165,8652)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13173,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13174,8652)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13182,8652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13183,8652)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13209,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13210,8652)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13223,8652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13224,8652)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13354,8652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13355,8652)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13385,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13386,8652)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,47,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13633,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13634,8652)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13644,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13645,8652)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13728,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13729,8652)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13938,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13939,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13985,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13986,8652)
GPGPU-Sim uArch: cycles simulated: 22652  inst.: 2204432 (ipc=135.0) sim_rate=183702 (inst/sec) elapsed = 0:0:00:12 / Sun Jul 29 10:18:40 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14006,8652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14007,8652)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,49,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14148,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(14149,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (14223,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(14224,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14283,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14284,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (14302,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(14303,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14403,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14404,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14485,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14486,8652)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14557,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(14558,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14558,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14559,8652)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,61,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14713,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14714,8652)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14902,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14903,8652)
GPGPU-Sim uArch: cycles simulated: 23652  inst.: 2379280 (ipc=137.6) sim_rate=183021 (inst/sec) elapsed = 0:0:00:13 / Sun Jul 29 10:18:41 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15032,8652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15033,8652)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,52,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15256,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(15257,8652)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15282,8652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15283,8652)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15290,8652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15291,8652)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15401,8652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15402,8652)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15518,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15519,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (15541,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(15542,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15623,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15624,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15712,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15713,8652)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(2,34,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (15872,8652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(15873,8652)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (15892,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(15893,8652)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (15917,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(15918,8652)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16079,8652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16080,8652)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (16138,8652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(16139,8652)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16155,8652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16156,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16188,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16189,8652)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16253,8652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16254,8652)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,68,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (16329,8652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(16330,8652)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (16344,8652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(16345,8652)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16346,8652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(16347,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16360,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(16361,8652)
GPGPU-Sim uArch: cycles simulated: 25152  inst.: 2648720 (ipc=141.4) sim_rate=189194 (inst/sec) elapsed = 0:0:00:14 / Sun Jul 29 10:18:42 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16513,8652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16514,8652)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16591,8652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16592,8652)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16629,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16629,8652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(16630,8652)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16630,8652)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16640,8652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16641,8652)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,37,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16994,8652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(16995,8652)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (17042,8652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(17043,8652)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17055,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17071,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17177,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17205,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17224,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (17239,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17248,8652), 7 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,68,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17392,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (17462,8652), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 26152  inst.: 2828624 (ipc=143.6) sim_rate=188574 (inst/sec) elapsed = 0:0:00:15 / Sun Jul 29 10:18:43 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17523,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17532,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (17574,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (17588,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (17630,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17655,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (17668,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17764,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17832,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (17862,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (17872,8652), 5 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,68,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (17991,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18001,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (18054,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18096,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (18124,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (18460,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (18479,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18493,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (18512,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (18529,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18550,8652), 3 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,64,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18583,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18612,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18677,8652), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18765,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (18831,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18868,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (18959,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18968,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (18984,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (18991,8652), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 27652  inst.: 3072896 (ipc=145.2) sim_rate=192056 (inst/sec) elapsed = 0:0:00:16 / Sun Jul 29 10:18:44 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19092,8652), 6 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,69,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19269,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19317,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19406,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19525,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19529,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19600,8652), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19683,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19715,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19761,8652), 6 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,71,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19811,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19836,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (19926,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19939,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19996,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20018,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20083,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20084,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20272,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20405,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20462,8652), 4 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,56,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20492,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20499,8652), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 29152  inst.: 3305936 (ipc=145.9) sim_rate=194466 (inst/sec) elapsed = 0:0:00:17 / Sun Jul 29 10:18:45 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20510,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20544,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20708,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20726,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20734,8652), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20767,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20777,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20779,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (20846,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20870,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20888,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20948,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (21007,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21067,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21079,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21088,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21098,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21169,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21194,8652), 2 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,67,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21217,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21238,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21270,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21284,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21297,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21331,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21345,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21348,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #6 (21377,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21401,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21410,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21467,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21498,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (21519,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21527,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21548,8652), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21549,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (21643,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (21661,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21752,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21771,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21804,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (21812,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (21821,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21833,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21843,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21891,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #6 (21983,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21990,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22082,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #7 (22145,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22194,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (22297,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22339,8652), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22380,8652), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (22462,8652), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (22616,8652), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 11.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 22617
gpu_sim_insn = 3147264
gpu_ipc =     139.1548
gpu_tot_sim_cycle = 31269
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     110.7233
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2129
gpu_stall_icnt2sh    = 19794
gpu_total_sim_rate=203659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71460
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0137
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5284, Miss = 2606, Miss_rate = 0.493, Pending_hits = 56, Reservation_fails = 14676
	L1D_cache_core[1]: Access = 5743, Miss = 2731, Miss_rate = 0.476, Pending_hits = 102, Reservation_fails = 13516
	L1D_cache_core[2]: Access = 5852, Miss = 2819, Miss_rate = 0.482, Pending_hits = 72, Reservation_fails = 14754
	L1D_cache_core[3]: Access = 5242, Miss = 2624, Miss_rate = 0.501, Pending_hits = 89, Reservation_fails = 15012
	L1D_cache_core[4]: Access = 4858, Miss = 2476, Miss_rate = 0.510, Pending_hits = 89, Reservation_fails = 15086
	L1D_cache_core[5]: Access = 5338, Miss = 2593, Miss_rate = 0.486, Pending_hits = 76, Reservation_fails = 15231
	L1D_cache_core[6]: Access = 4826, Miss = 2594, Miss_rate = 0.538, Pending_hits = 93, Reservation_fails = 14551
	L1D_cache_core[7]: Access = 4836, Miss = 2567, Miss_rate = 0.531, Pending_hits = 100, Reservation_fails = 14876
	L1D_cache_core[8]: Access = 5018, Miss = 2641, Miss_rate = 0.526, Pending_hits = 107, Reservation_fails = 14460
	L1D_cache_core[9]: Access = 5252, Miss = 2595, Miss_rate = 0.494, Pending_hits = 96, Reservation_fails = 14315
	L1D_cache_core[10]: Access = 4890, Miss = 2481, Miss_rate = 0.507, Pending_hits = 83, Reservation_fails = 13931
	L1D_cache_core[11]: Access = 5776, Miss = 2806, Miss_rate = 0.486, Pending_hits = 75, Reservation_fails = 15235
	L1D_cache_core[12]: Access = 5936, Miss = 2537, Miss_rate = 0.427, Pending_hits = 119, Reservation_fails = 13817
	L1D_cache_core[13]: Access = 6042, Miss = 2696, Miss_rate = 0.446, Pending_hits = 105, Reservation_fails = 14338
	L1D_cache_core[14]: Access = 6044, Miss = 2633, Miss_rate = 0.436, Pending_hits = 94, Reservation_fails = 14051
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39399
	L1D_total_cache_miss_rate = 0.4868
	L1D_total_cache_pending_hits = 1356
	L1D_total_cache_reservation_fails = 217849
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 102560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115289
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 265054
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9483
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265054
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:409255	W0_Idle:52494	W0_Scoreboard:85375	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 75864 {8:9483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1289688 {136:9483,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 222 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 31268 
mrq_lat_table:858 	173 	474 	111 	125 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35897 	4563 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2059 	2528 	6406 	27996 	1501 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3255 	4698 	1506 	39 	0 	0 	0 	0 	144 	301 	7799 	22806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1168         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2227      2559      1186      1168         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2231      2913      1164      1236         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2237      2937      1160      1223         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2241      2941      1252      1211         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2242      2973      1223      1210         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2249      2984      1214      1252         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2253      3007      1256      1239         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2258      3032      1310      1309         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2263      3088      1207      1223         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2211      2669      1154      1169         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2216      3080      1150      1168         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2790      3108      1160      1462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2614      3113      1158      1243         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2403      3155      1197      1227         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1443      3176      1169      1155         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        21        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 85/80 = 1.06
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:       2116      3648     10408      9277    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2480      3656      9367      9162    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2493      3677      9706     10048    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2185      3947     10173      9782    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2760      3030      6875      7715    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2198      3558      8467      7971    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2386      3317      7999      8173    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2331      3395      7807      8466    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2022      3776      8115      7420    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2709      3126      8179      9794    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2964      3660      9068      8828    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3494      3424      7582      8114    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3258      3356      8196      8203    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3216      3815      9414      7523    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3528      3211      7128      8051    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2977      3914      8031      6689    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        510       437       537       598         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        488       516       545       612         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        502       540       533       444         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        514       538       481       484         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        513       465       419       434         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        405       416       559       421         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       529       613       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        343       501       399       392         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        418       416       498       558         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        425       534       521       432         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        491       463       497       559         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        495       520       455       569         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        487       494       475       482         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        575       529       504       455         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        553       496       313       447         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        617       564       663       610         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23571 n_act=6 n_pre=2 n_req=115 n_rd=170 n_write=60 bw_util=0.01932
n_activity=1061 dram_eff=0.4336
bk0: 42a 23474i bk1: 44a 23487i bk2: 44a 23655i bk3: 40a 23664i bk4: 0a 23806i bk5: 0a 23807i bk6: 0a 23808i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23808i bk10: 0a 23808i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23811i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0123903
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1001 dram_eff=0.4396
bk0: 40a 23504i bk1: 40a 23494i bk2: 44a 23661i bk3: 40a 23710i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23806i bk7: 0a 23808i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0153723
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1005 dram_eff=0.4378
bk0: 40a 23506i bk1: 40a 23486i bk2: 44a 23709i bk3: 40a 23689i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23807i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00982822
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1000 dram_eff=0.44
bk0: 40a 23497i bk1: 40a 23495i bk2: 44a 23697i bk3: 40a 23671i bk4: 0a 23807i bk5: 0a 23807i bk6: 0a 23807i bk7: 0a 23807i bk8: 0a 23807i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23810i bk12: 0a 23810i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0143643
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1019 dram_eff=0.4318
bk0: 40a 23508i bk1: 40a 23502i bk2: 44a 23695i bk3: 40a 23697i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23806i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0137343
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1003 dram_eff=0.4387
bk0: 40a 23498i bk1: 40a 23482i bk2: 44a 23686i bk3: 40a 23711i bk4: 0a 23806i bk5: 0a 23807i bk6: 0a 23807i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0100802
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23579 n_act=6 n_pre=2 n_req=111 n_rd=166 n_write=56 bw_util=0.01865
n_activity=1038 dram_eff=0.4277
bk0: 42a 23495i bk1: 40a 23513i bk2: 44a 23702i bk3: 40a 23694i bk4: 0a 23805i bk5: 0a 23807i bk6: 0a 23808i bk7: 0a 23809i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23810i bk13: 0a 23811i bk14: 0a 23812i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0128103
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23581 n_act=6 n_pre=2 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1031 dram_eff=0.4268
bk0: 44a 23492i bk1: 40a 23519i bk2: 40a 23699i bk3: 40a 23707i bk4: 0a 23804i bk5: 0a 23805i bk6: 0a 23808i bk7: 0a 23809i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23810i bk13: 0a 23812i bk14: 0a 23812i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0102062
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23583 n_act=6 n_pre=2 n_req=109 n_rd=162 n_write=56 bw_util=0.01831
n_activity=1001 dram_eff=0.4356
bk0: 42a 23484i bk1: 40a 23500i bk2: 40a 23683i bk3: 40a 23664i bk4: 0a 23805i bk5: 0a 23805i bk6: 0a 23808i bk7: 0a 23809i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23810i bk13: 0a 23811i bk14: 0a 23812i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0152043
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23589 n_act=4 n_pre=0 n_req=108 n_rd=160 n_write=56 bw_util=0.01814
n_activity=982 dram_eff=0.4399
bk0: 40a 23494i bk1: 40a 23501i bk2: 40a 23672i bk3: 40a 23668i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23807i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23811i bk14: 0a 23811i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00999622
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1006 dram_eff=0.4374
bk0: 44a 23507i bk1: 40a 23511i bk2: 40a 23694i bk3: 40a 23657i bk4: 0a 23808i bk5: 0a 23808i bk6: 0a 23808i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23808i bk10: 0a 23808i bk11: 0a 23810i bk12: 0a 23810i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0142803
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=988 dram_eff=0.4453
bk0: 44a 23495i bk1: 40a 23464i bk2: 40a 23687i bk3: 40a 23679i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23808i bk7: 0a 23809i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0108362
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23585 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1009 dram_eff=0.4361
bk0: 44a 23486i bk1: 40a 23516i bk2: 40a 23697i bk3: 40a 23699i bk4: 0a 23806i bk5: 0a 23806i bk6: 0a 23807i bk7: 0a 23807i bk8: 0a 23807i bk9: 0a 23808i bk10: 0a 23808i bk11: 0a 23810i bk12: 0a 23810i bk13: 0a 23811i bk14: 0a 23811i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0118023
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23583 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1016 dram_eff=0.4331
bk0: 44a 23488i bk1: 40a 23494i bk2: 40a 23705i bk3: 40a 23692i bk4: 0a 23806i bk5: 0a 23807i bk6: 0a 23807i bk7: 0a 23807i bk8: 0a 23807i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00932421
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23583 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1018 dram_eff=0.4322
bk0: 44a 23500i bk1: 40a 23487i bk2: 40a 23712i bk3: 40a 23680i bk4: 0a 23806i bk5: 0a 23807i bk6: 0a 23807i bk7: 0a 23808i bk8: 0a 23808i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23810i bk14: 0a 23810i bk15: 0a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0129363
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=23809 n_nop=23583 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.01848
n_activity=1008 dram_eff=0.4365
bk0: 44a 23495i bk1: 40a 23477i bk2: 40a 23682i bk3: 40a 23649i bk4: 0a 23806i bk5: 0a 23808i bk6: 0a 23809i bk7: 0a 23809i bk8: 0a 23809i bk9: 0a 23809i bk10: 0a 23809i bk11: 0a 23809i bk12: 0a 23809i bk13: 0a 23809i bk14: 0a 23809i bk15: 0a 23811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0244865

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2755, Miss = 85, Miss_rate = 0.031, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[1]: Access = 2632, Miss = 82, Miss_rate = 0.031, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[2]: Access = 2765, Miss = 82, Miss_rate = 0.030, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[3]: Access = 2759, Miss = 82, Miss_rate = 0.030, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[4]: Access = 2298, Miss = 82, Miss_rate = 0.036, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[5]: Access = 2490, Miss = 82, Miss_rate = 0.033, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[6]: Access = 2460, Miss = 83, Miss_rate = 0.034, Pending_hits = 28, Reservation_fails = 66
L2_cache_bank[7]: Access = 2403, Miss = 82, Miss_rate = 0.034, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[8]: Access = 2319, Miss = 81, Miss_rate = 0.035, Pending_hits = 36, Reservation_fails = 50
L2_cache_bank[9]: Access = 2510, Miss = 80, Miss_rate = 0.032, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[10]: Access = 2638, Miss = 82, Miss_rate = 0.031, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[11]: Access = 2520, Miss = 82, Miss_rate = 0.033, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[12]: Access = 2581, Miss = 82, Miss_rate = 0.032, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 2699, Miss = 82, Miss_rate = 0.030, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[14]: Access = 2481, Miss = 82, Miss_rate = 0.033, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[15]: Access = 2312, Miss = 82, Miss_rate = 0.035, Pending_hits = 28, Reservation_fails = 51
L2_total_cache_accesses = 40622
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0323
L2_total_cache_pending_hits = 489
L2_total_cache_reservation_fails = 167
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.249
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=78880
icnt_total_pkts_simt_to_mem=134222
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.9981
	minimum = 6
	maximum = 365
Network latency average = 16.3853
	minimum = 6
	maximum = 341
Slowest packet = 3733
Flit latency average = 15.0483
	minimum = 6
	maximum = 337
Slowest flit = 10708
Fragmentation average = 0.00159498
	minimum = 0
	maximum = 93
Injected packet rate average = 0.114461
	minimum = 0.100279 (at node 19)
	maximum = 0.128089 (at node 11)
Accepted packet rate average = 0.114461
	minimum = 0.100279 (at node 19)
	maximum = 0.128089 (at node 11)
Injected flit rate average = 0.299703
	minimum = 0.174205 (at node 19)
	maximum = 0.451165 (at node 13)
Accepted flit rate average= 0.299703
	minimum = 0.173896 (at node 12)
	maximum = 0.389884 (at node 28)
Injected packet length average = 2.61838
Accepted packet length average = 2.61838
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2496 (2 samples)
	minimum = 6 (2 samples)
	maximum = 219 (2 samples)
Network latency average = 12.7063 (2 samples)
	minimum = 6 (2 samples)
	maximum = 207 (2 samples)
Flit latency average = 11.3362 (2 samples)
	minimum = 6 (2 samples)
	maximum = 203 (2 samples)
Fragmentation average = 0.000797488 (2 samples)
	minimum = 0 (2 samples)
	maximum = 46.5 (2 samples)
Injected packet rate average = 0.05908 (2 samples)
	minimum = 0.0501393 (2 samples)
	maximum = 0.0889523 (2 samples)
Accepted packet rate average = 0.05908 (2 samples)
	minimum = 0.0501393 (2 samples)
	maximum = 0.0889523 (2 samples)
Injected flit rate average = 0.155392 (2 samples)
	minimum = 0.0871026 (2 samples)
	maximum = 0.342954 (2 samples)
Accepted flit rate average = 0.155392 (2 samples)
	minimum = 0.0869479 (2 samples)
	maximum = 0.2269 (2 samples)
Injected packet size average = 2.6302 (2 samples)
Accepted packet size average = 2.6302 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 203659 (inst/sec)
gpgpu_simulation_rate = 1839 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,31269)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,31269)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,31269)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,31269)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,31269)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,31269)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,31269)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,31269)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,31269)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,24,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 31769  inst.: 3539008 (ipc=153.6) sim_rate=196611 (inst/sec) elapsed = 0:0:00:18 / Sun Jul 29 10:18:46 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1418,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1419,31269)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1458,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1459,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1474,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1475,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1475,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1476,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1484,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1485,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1488,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1489,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1492,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1493,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1496,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1497,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1506,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1507,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1521,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1522,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1526,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1527,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1540,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1540,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1541,31269)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1541,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1543,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1544,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1552,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1553,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1555,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1556,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1556,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1556,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1556,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1557,31269)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1557,31269)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1557,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1564,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1565,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1578,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1579,31269)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1579,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1580,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1581,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1582,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (1585,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(1586,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1587,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1588,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1588,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1589,31269)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1595,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1596,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1608,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (1608,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1609,31269)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(1609,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1621,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1622,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1624,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1625,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1625,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1626,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1630,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1630,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1631,31269)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1631,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1636,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1637,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1638,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1639,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1645,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1646,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1649,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(1650,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (1655,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(1656,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1664,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(1665,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1665,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1666,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1666,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1667,31269)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1676,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1677,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1677,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1678,31269)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1678,31269), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1679,31269)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1680,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1680,31269), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1681,31269)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1681,31269)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1682,31269), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1683,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1687,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1688,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1692,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1693,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1693,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1694,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (1699,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(1700,31269)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1700,31269), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1701,31269)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1701,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1701,31269), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(1702,31269)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1702,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1702,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1703,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1703,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1704,31269)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1705,31269), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1706,31269)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (1706,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(1707,31269)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (1708,31269), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(1709,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (1709,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(1710,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1717,31269), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1718,31269)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (1719,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(1720,31269)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1720,31269), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1721,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1726,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1727,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1729,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1730,31269)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1732,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1732,31269), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1733,31269)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1733,31269)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1739,31269), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1740,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1742,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1743,31269)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1750,31269), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1751,31269)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1751,31269), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1752,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1753,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1754,31269)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1755,31269), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(1756,31269)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,62,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (1759,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(1760,31269)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (1764,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1764,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1765,31269)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(1765,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1775,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1776,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1778,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1779,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1786,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1787,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1803,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1804,31269)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1808,31269), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1809,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1810,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1811,31269)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1816,31269), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1817,31269)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1821,31269), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1822,31269)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (1827,31269), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(1828,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1829,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1830,31269)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1840,31269), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1841,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1855,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(1856,31269)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (1864,31269), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(1865,31269)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1871,31269), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1872,31269)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1875,31269), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1876,31269)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1887,31269), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1888,31269)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1906,31269), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1907,31269)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1907,31269), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1908,31269)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1910,31269), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1911,31269)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (1911,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1913,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1914,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1920,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1925,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1930,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1930,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1933,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1936,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1938,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1950,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1953,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1955,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1966,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1983,31269), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33269  inst.: 3879216 (ipc=208.5) sim_rate=204169 (inst/sec) elapsed = 0:0:00:19 / Sun Jul 29 10:18:47 2018
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2031,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2033,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2035,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2055,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2063,31269), 7 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,51,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2143,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2159,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2163,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2165,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2199,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2215,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2235,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2255,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2257,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2257,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2263,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2265,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2269,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2269,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2271,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2279,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2281,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2283,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2283,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2285,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2289,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2289,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2291,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2295,31269), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2295,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2297,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2299,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2301,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2315,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2317,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2317,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2321,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2337,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2339,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2343,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2347,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2349,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2361,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2361,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2364,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2369,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2371,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2372,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2379,31269), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2382,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2385,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2390,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2394,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2394,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2395,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2398,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2400,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2400,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2402,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2402,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2404,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2404,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2404,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2406,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2413,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2414,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2416,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2416,31269), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2419,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2423,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2425,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2428,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2431,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2434,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2436,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2439,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2440,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2442,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2444,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2450,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2452,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2473,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2475,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2475,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2485,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2503,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2505,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2506,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2514,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2516,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2519,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2526,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2533,31269), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2538,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2545,31269), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2547,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2550,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2550,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2554,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2560,31269), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2562,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2572,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2591,31269), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2592,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2615,31269), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 13.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2616
gpu_sim_insn = 440064
gpu_ipc =     168.2202
gpu_tot_sim_cycle = 33885
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     115.1622
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3127
gpu_stall_icnt2sh    = 29683
gpu_total_sim_rate=205382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79956
	L1I_total_cache_misses = 1698
	L1I_total_cache_miss_rate = 0.0212
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5438, Miss = 2674, Miss_rate = 0.492, Pending_hits = 65, Reservation_fails = 15411
	L1D_cache_core[1]: Access = 5911, Miss = 2805, Miss_rate = 0.475, Pending_hits = 118, Reservation_fails = 14222
	L1D_cache_core[2]: Access = 6020, Miss = 2893, Miss_rate = 0.481, Pending_hits = 87, Reservation_fails = 15367
	L1D_cache_core[3]: Access = 5396, Miss = 2691, Miss_rate = 0.499, Pending_hits = 98, Reservation_fails = 15707
	L1D_cache_core[4]: Access = 5082, Miss = 2574, Miss_rate = 0.506, Pending_hits = 106, Reservation_fails = 15632
	L1D_cache_core[5]: Access = 5562, Miss = 2691, Miss_rate = 0.484, Pending_hits = 106, Reservation_fails = 15509
	L1D_cache_core[6]: Access = 5050, Miss = 2692, Miss_rate = 0.533, Pending_hits = 108, Reservation_fails = 15014
	L1D_cache_core[7]: Access = 5060, Miss = 2665, Miss_rate = 0.527, Pending_hits = 126, Reservation_fails = 15417
	L1D_cache_core[8]: Access = 5242, Miss = 2739, Miss_rate = 0.523, Pending_hits = 130, Reservation_fails = 14759
	L1D_cache_core[9]: Access = 5476, Miss = 2693, Miss_rate = 0.492, Pending_hits = 113, Reservation_fails = 14817
	L1D_cache_core[10]: Access = 5086, Miss = 2566, Miss_rate = 0.505, Pending_hits = 99, Reservation_fails = 14580
	L1D_cache_core[11]: Access = 6000, Miss = 2904, Miss_rate = 0.484, Pending_hits = 101, Reservation_fails = 15554
	L1D_cache_core[12]: Access = 6118, Miss = 2617, Miss_rate = 0.428, Pending_hits = 135, Reservation_fails = 14557
	L1D_cache_core[13]: Access = 6252, Miss = 2788, Miss_rate = 0.446, Pending_hits = 131, Reservation_fails = 15018
	L1D_cache_core[14]: Access = 6268, Miss = 2731, Miss_rate = 0.436, Pending_hits = 123, Reservation_fails = 14443
	L1D_total_cache_accesses = 83961
	L1D_total_cache_misses = 40723
	L1D_total_cache_miss_rate = 0.4850
	L1D_total_cache_pending_hits = 1646
	L1D_total_cache_reservation_fails = 226007
	L1D_cache_data_port_util = 0.111
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108799
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1698
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 579, 579, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 274940
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10645
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 274940
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:422340	W0_Idle:77969	W0_Scoreboard:106887	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 85160 {8:10645,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1447720 {136:10645,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 223 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 33884 
mrq_lat_table:1058 	238 	534 	140 	135 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37464 	5436 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2695 	3223 	7032 	28536 	1507 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3324 	5179 	2029 	128 	0 	0 	0 	0 	144 	301 	7799 	22906 	1196 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1168      1050      1089         0         0         0         0         0         0         0         0         0      1080 
dram[1]:      2227      2559      1186      1168      1035      1084         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2231      2913      1164      1236      1031      1101         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2237      2937      1160      1223      1035      1046         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2241      2941      1252      1211      1067      1043         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2242      2973      1223      1210      1077      1028         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2249      2984      1214      1252      1038      1025         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2253      3007      1256      1239      1031      1050         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2258      3032      1310      1309      1017      1067         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2263      3088      1207      1223      1013      1071         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2211      2669      1154      1169      1020      1028         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2216      3080      1150      1168      1043      1025         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2790      3108      1160      1462      1047      1009         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2614      3113      1158      1243      1059      1008         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2403      3155      1197      1227      1039      1020         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1443      3176      1169      1155      1038      1039         0         0         0         0         0         0         0         0      1066         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 22.000000 20.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[1]: 34.000000 34.000000 22.000000 20.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 22.000000 20.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 22.000000 20.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 22.000000 20.000000 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 22.000000 20.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 22.000000 20.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 34.000000 20.000000 20.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 34.000000 20.000000 20.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 34.000000 20.000000 20.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 20.000000 20.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 20.000000 20.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 20.000000 20.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 20.000000 20.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 20.000000 20.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 20.000000 20.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 
average row locality = 2129/110 = 19.354546
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        22        20        12        10         0         0         0         0         0         0         0         0         0         1 
dram[1]:        20        20        22        20        12        10         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20        22        20        12        10         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20        22        20        12        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        20        22        20        12        11         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20        22        20        12        12         0         0         0         0         0         0         0         0         0         0 
dram[6]:        21        20        22        20        12        12         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        20        20        20        12        12         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        20        20        20        12        12         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        20        20        20        10        12         0         0         0         0         0         0         0         0         0         0 
dram[10]:        22        20        20        20        10        12         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        20        20        20        10        12         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        20        20        20        10        12         0         0         0         0         0         0         0         0         0         0 
dram[13]:        22        20        20        20        10        12         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20        20        20        10        12         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20        20        20        10        12         0         0         0         0         0         0         0         0         1         0 
total reads: 1679
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:       2116      3648     10408      9277      1758      1976    none      none      none      none      none      none      none      none      none        3539
dram[1]:       2480      3656      9367      9162      1571      1728    none      none      none      none      none      none      none      none      none      none  
dram[2]:       2493      3677      9706     10048      1548      1576    none      none      none      none      none      none      none      none      none      none  
dram[3]:       2185      3947     10173      9782      1756      1672    none      none      none      none      none      none      none      none      none      none  
dram[4]:       2760      3030      6875      7715      1627      1622    none      none      none      none      none      none      none      none      none      none  
dram[5]:       2198      3558      8467      7971      1744      1567    none      none      none      none      none      none      none      none      none      none  
dram[6]:       2386      3317      7999      8173      1703      1771    none      none      none      none      none      none      none      none      none      none  
dram[7]:       2331      3395      7807      8466      1726      1884    none      none      none      none      none      none      none      none      none      none  
dram[8]:       2022      3776      8115      7420      1446      1666    none      none      none      none      none      none      none      none      none      none  
dram[9]:       2709      3126      8179      9794      1564      1619    none      none      none      none      none      none      none      none      none      none  
dram[10]:       2964      3660      9068      8828      1933      1718    none      none      none      none      none      none      none      none      none      none  
dram[11]:       3399      3424      7582      8114      1577      1558    none      none      none      none      none      none      none      none      none      none  
dram[12]:       3087      3356      8196      8203      1656      1535    none      none      none      none      none      none      none      none      none      none  
dram[13]:       3216      3815      9414      7523      1666      1575    none      none      none      none      none      none      none      none      none      none  
dram[14]:       3528      3211      7128      8051      1726      1766    none      none      none      none      none      none      none      none      none      none  
dram[15]:       2977      3914      8031      6689      1923      1732    none      none      none      none      none      none      none      none        5381    none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519         0         0         0         0         0         0         0         0         0       484
dram[1]:        488       516       545       612       439       488         0         0         0         0         0         0         0         0         0         0
dram[2]:        502       540       533       444       461       424         0         0         0         0         0         0         0         0         0         0
dram[3]:        514       538       481       484       493       480         0         0         0         0         0         0         0         0         0         0
dram[4]:        513       465       419       434       473       476         0         0         0         0         0         0         0         0         0         0
dram[5]:        405       416       559       421       506       516         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       529       613       406       437       481         0         0         0         0         0         0         0         0         0         0
dram[7]:        343       501       399       392       473       536         0         0         0         0         0         0         0         0         0         0
dram[8]:        418       416       498       558       397       542         0         0         0         0         0         0         0         0         0         0
dram[9]:        425       534       521       432       461       412         0         0         0         0         0         0         0         0         0         0
dram[10]:        491       463       497       559       516       444         0         0         0         0         0         0         0         0         0         0
dram[11]:        495       520       455       569       372       373         0         0         0         0         0         0         0         0         0         0
dram[12]:        487       494       475       482       421       386         0         0         0         0         0         0         0         0         0         0
dram[13]:        575       529       504       455       387       384         0         0         0         0         0         0         0         0         0         0
dram[14]:        553       496       313       447       417       482         0         0         0         0         0         0         0         0         0         0
dram[15]:        617       564       663       610       575       531         0         0         0         0         0         0         0         0       525         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25514 n_act=9 n_pre=2 n_req=138 n_rd=216 n_write=60 bw_util=0.02139
n_activity=1229 dram_eff=0.4491
bk0: 42a 25465i bk1: 44a 25479i bk2: 44a 25647i bk3: 40a 25656i bk4: 24a 25735i bk5: 20a 25746i bk6: 0a 25798i bk7: 0a 25799i bk8: 0a 25799i bk9: 0a 25800i bk10: 0a 25800i bk11: 0a 25802i bk12: 0a 25802i bk13: 0a 25803i bk14: 0a 25804i bk15: 2a 25794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0130615
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25531 n_act=6 n_pre=0 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1171 dram_eff=0.4509
bk0: 40a 25496i bk1: 40a 25486i bk2: 44a 25654i bk3: 40a 25703i bk4: 24a 25743i bk5: 20a 25736i bk6: 0a 25796i bk7: 0a 25798i bk8: 0a 25801i bk9: 0a 25801i bk10: 0a 25801i bk11: 0a 25801i bk12: 0a 25801i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0147281
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25531 n_act=6 n_pre=0 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1175 dram_eff=0.4494
bk0: 40a 25498i bk1: 40a 25478i bk2: 44a 25702i bk3: 40a 25683i bk4: 24a 25738i bk5: 20a 25742i bk6: 0a 25797i bk7: 0a 25798i bk8: 0a 25799i bk9: 0a 25801i bk10: 0a 25801i bk11: 0a 25801i bk12: 0a 25801i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0100384
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25531 n_act=6 n_pre=0 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1161 dram_eff=0.4548
bk0: 40a 25489i bk1: 40a 25487i bk2: 44a 25690i bk3: 40a 25664i bk4: 24a 25735i bk5: 20a 25746i bk6: 0a 25798i bk7: 0a 25798i bk8: 0a 25799i bk9: 0a 25801i bk10: 0a 25801i bk11: 0a 25802i bk12: 0a 25802i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.014263
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25529 n_act=6 n_pre=0 n_req=133 n_rd=210 n_write=56 bw_util=0.02062
n_activity=1190 dram_eff=0.4471
bk0: 40a 25500i bk1: 40a 25495i bk2: 44a 25689i bk3: 40a 25691i bk4: 24a 25738i bk5: 22a 25721i bk6: 0a 25796i bk7: 0a 25798i bk8: 0a 25799i bk9: 0a 25800i bk10: 0a 25800i bk11: 0a 25801i bk12: 0a 25801i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0137204
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25527 n_act=6 n_pre=0 n_req=134 n_rd=212 n_write=56 bw_util=0.02077
n_activity=1185 dram_eff=0.4523
bk0: 40a 25491i bk1: 40a 25475i bk2: 44a 25679i bk3: 40a 25705i bk4: 24a 25740i bk5: 24a 25709i bk6: 0a 25797i bk7: 0a 25798i bk8: 0a 25798i bk9: 0a 25800i bk10: 0a 25801i bk11: 0a 25801i bk12: 0a 25801i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0105035
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25521 n_act=8 n_pre=2 n_req=135 n_rd=214 n_write=56 bw_util=0.02093
n_activity=1214 dram_eff=0.4448
bk0: 42a 25488i bk1: 40a 25506i bk2: 44a 25695i bk3: 40a 25688i bk4: 24a 25736i bk5: 24a 25733i bk6: 0a 25798i bk7: 0a 25800i bk8: 0a 25800i bk9: 0a 25800i bk10: 0a 25800i bk11: 0a 25800i bk12: 0a 25802i bk13: 0a 25803i bk14: 0a 25804i bk15: 0a 25804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0130228
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25523 n_act=8 n_pre=2 n_req=134 n_rd=212 n_write=56 bw_util=0.02077
n_activity=1205 dram_eff=0.4448
bk0: 44a 25485i bk1: 40a 25512i bk2: 40a 25692i bk3: 40a 25700i bk4: 24a 25731i bk5: 24a 25717i bk6: 0a 25798i bk7: 0a 25800i bk8: 0a 25800i bk9: 0a 25800i bk10: 0a 25801i bk11: 0a 25801i bk12: 0a 25802i bk13: 0a 25804i bk14: 0a 25804i bk15: 0a 25804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0109686
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25525 n_act=8 n_pre=2 n_req=133 n_rd=210 n_write=56 bw_util=0.02062
n_activity=1178 dram_eff=0.4516
bk0: 42a 25477i bk1: 40a 25493i bk2: 40a 25676i bk3: 40a 25657i bk4: 24a 25736i bk5: 24a 25709i bk6: 0a 25799i bk7: 0a 25800i bk8: 0a 25800i bk9: 0a 25800i bk10: 0a 25801i bk11: 0a 25801i bk12: 0a 25802i bk13: 0a 25803i bk14: 0a 25804i bk15: 0a 25804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0182939
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25535 n_act=6 n_pre=0 n_req=130 n_rd=204 n_write=56 bw_util=0.02015
n_activity=1149 dram_eff=0.4526
bk0: 40a 25487i bk1: 40a 25494i bk2: 40a 25665i bk3: 40a 25661i bk4: 20a 25746i bk5: 24a 25725i bk6: 0a 25797i bk7: 0a 25799i bk8: 0a 25799i bk9: 0a 25800i bk10: 0a 25801i bk11: 0a 25801i bk12: 0a 25801i bk13: 0a 25803i bk14: 0a 25803i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0109686
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25531 n_act=6 n_pre=0 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1165 dram_eff=0.4532
bk0: 44a 25499i bk1: 40a 25503i bk2: 40a 25686i bk3: 40a 25649i bk4: 20a 25746i bk5: 24a 25726i bk6: 0a 25800i bk7: 0a 25800i bk8: 0a 25800i bk9: 0a 25800i bk10: 0a 25800i bk11: 0a 25802i bk12: 0a 25802i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0144956
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25527 n_act=7 n_pre=1 n_req=133 n_rd=210 n_write=56 bw_util=0.02062
n_activity=1164 dram_eff=0.457
bk0: 46a 25476i bk1: 40a 25455i bk2: 40a 25680i bk3: 40a 25672i bk4: 20a 25746i bk5: 24a 25725i bk6: 0a 25798i bk7: 0a 25799i bk8: 0a 25800i bk9: 0a 25800i bk10: 0a 25801i bk11: 0a 25801i bk12: 0a 25801i bk13: 0a 25803i bk14: 0a 25803i bk15: 0a 25803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0120926
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25525 n_act=7 n_pre=1 n_req=134 n_rd=212 n_write=56 bw_util=0.02077
n_activity=1198 dram_eff=0.4474
bk0: 48a 25463i bk1: 40a 25507i bk2: 40a 25689i bk3: 40a 25692i bk4: 20a 25745i bk5: 24a 25714i bk6: 0a 25797i bk7: 0a 25797i bk8: 0a 25798i bk9: 0a 25800i bk10: 0a 25800i bk11: 0a 25802i bk12: 0a 25802i bk13: 0a 25803i bk14: 0a 25804i bk15: 0a 25804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0118212
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25529 n_act=7 n_pre=1 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1183 dram_eff=0.4463
bk0: 44a 25481i bk1: 40a 25487i bk2: 40a 25699i bk3: 40a 25686i bk4: 20a 25747i bk5: 24a 25721i bk6: 0a 25797i bk7: 0a 25797i bk8: 0a 25798i bk9: 0a 25800i bk10: 0a 25800i bk11: 0a 25800i bk12: 0a 25801i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00965079
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25529 n_act=7 n_pre=1 n_req=132 n_rd=208 n_write=56 bw_util=0.02046
n_activity=1185 dram_eff=0.4456
bk0: 44a 25492i bk1: 40a 25480i bk2: 40a 25706i bk3: 40a 25674i bk4: 20a 25749i bk5: 24a 25734i bk6: 0a 25797i bk7: 0a 25798i bk8: 0a 25799i bk9: 0a 25800i bk10: 0a 25800i bk11: 0a 25801i bk12: 0a 25801i bk13: 0a 25802i bk14: 0a 25802i bk15: 0a 25804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0130228
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25801 n_nop=25526 n_act=8 n_pre=1 n_req=133 n_rd=210 n_write=56 bw_util=0.02062
n_activity=1177 dram_eff=0.452
bk0: 44a 25486i bk1: 40a 25468i bk2: 40a 25673i bk3: 40a 25640i bk4: 20a 25744i bk5: 24a 25725i bk6: 0a 25801i bk7: 0a 25801i bk8: 0a 25802i bk9: 0a 25802i bk10: 0a 25802i bk11: 0a 25802i bk12: 0a 25802i bk13: 0a 25802i bk14: 2a 25790i bk15: 0a 25802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0245339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2918, Miss = 108, Miss_rate = 0.037, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 2779, Miss = 104, Miss_rate = 0.037, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[2]: Access = 2915, Miss = 104, Miss_rate = 0.036, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[3]: Access = 2908, Miss = 104, Miss_rate = 0.036, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2446, Miss = 105, Miss_rate = 0.043, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[5]: Access = 2649, Miss = 106, Miss_rate = 0.040, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 2623, Miss = 107, Miss_rate = 0.041, Pending_hits = 65, Reservation_fails = 66
L2_cache_bank[7]: Access = 2567, Miss = 106, Miss_rate = 0.041, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[8]: Access = 2481, Miss = 105, Miss_rate = 0.042, Pending_hits = 73, Reservation_fails = 50
L2_cache_bank[9]: Access = 2659, Miss = 102, Miss_rate = 0.038, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[10]: Access = 2784, Miss = 104, Miss_rate = 0.037, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[11]: Access = 2682, Miss = 105, Miss_rate = 0.039, Pending_hits = 64, Reservation_fails = 66
L2_cache_bank[12]: Access = 2760, Miss = 106, Miss_rate = 0.038, Pending_hits = 72, Reservation_fails = 87
L2_cache_bank[13]: Access = 2849, Miss = 104, Miss_rate = 0.037, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[14]: Access = 2631, Miss = 104, Miss_rate = 0.040, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[15]: Access = 2474, Miss = 105, Miss_rate = 0.042, Pending_hits = 63, Reservation_fails = 78
L2_total_cache_accesses = 43125
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0389
L2_total_cache_pending_hits = 1080
L2_total_cache_reservation_fails = 347
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 269
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=86211
icnt_total_pkts_simt_to_mem=140253
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.0465
	minimum = 6
	maximum = 122
Network latency average = 18.2585
	minimum = 6
	maximum = 109
Slowest packet = 84703
Flit latency average = 16.0079
	minimum = 6
	maximum = 105
Slowest flit = 222066
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0617293
	minimum = 0.0512232 (at node 3)
	maximum = 0.0730122 (at node 9)
Accepted packet rate average = 0.0617293
	minimum = 0.0512232 (at node 3)
	maximum = 0.0730122 (at node 9)
Injected flit rate average = 0.164768
	minimum = 0.110856 (at node 2)
	maximum = 0.22133 (at node 27)
Accepted flit rate average= 0.164768
	minimum = 0.138761 (at node 17)
	maximum = 0.218272 (at node 9)
Injected packet length average = 2.6692
Accepted packet length average = 2.6692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1819 (3 samples)
	minimum = 6 (3 samples)
	maximum = 186.667 (3 samples)
Network latency average = 14.557 (3 samples)
	minimum = 6 (3 samples)
	maximum = 174.333 (3 samples)
Flit latency average = 12.8935 (3 samples)
	minimum = 6 (3 samples)
	maximum = 170.333 (3 samples)
Fragmentation average = 0.000531659 (3 samples)
	minimum = 0 (3 samples)
	maximum = 31 (3 samples)
Injected packet rate average = 0.0599631 (3 samples)
	minimum = 0.0505006 (3 samples)
	maximum = 0.0836389 (3 samples)
Accepted packet rate average = 0.0599631 (3 samples)
	minimum = 0.0505006 (3 samples)
	maximum = 0.0836389 (3 samples)
Injected flit rate average = 0.158517 (3 samples)
	minimum = 0.0950205 (3 samples)
	maximum = 0.302413 (3 samples)
Accepted flit rate average = 0.158517 (3 samples)
	minimum = 0.104219 (3 samples)
	maximum = 0.224024 (3 samples)
Injected packet size average = 2.64358 (3 samples)
Accepted packet size average = 2.64358 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 205382 (inst/sec)
gpgpu_simulation_rate = 1783 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,33885)
GPGPU-Sim uArch: cycles simulated: 34385  inst.: 3941440 (ipc=78.3) sim_rate=197072 (inst/sec) elapsed = 0:0:00:20 / Sun Jul 29 10:18:48 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 36385  inst.: 4116788 (ipc=85.8) sim_rate=196037 (inst/sec) elapsed = 0:0:00:21 / Sun Jul 29 10:18:49 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3200,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3310,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3403,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3425,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3460,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3465,33885), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 3.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3466
gpu_sim_insn = 334884
gpu_ipc =      96.6197
gpu_tot_sim_cycle = 37351
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     113.4416
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3127
gpu_stall_icnt2sh    = 32828
gpu_total_sim_rate=201769

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86608
	L1I_total_cache_misses = 2194
	L1I_total_cache_miss_rate = 0.0253
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5438, Miss = 2674, Miss_rate = 0.492, Pending_hits = 65, Reservation_fails = 15411
	L1D_cache_core[1]: Access = 5911, Miss = 2805, Miss_rate = 0.475, Pending_hits = 118, Reservation_fails = 14222
	L1D_cache_core[2]: Access = 6020, Miss = 2893, Miss_rate = 0.481, Pending_hits = 87, Reservation_fails = 15367
	L1D_cache_core[3]: Access = 5726, Miss = 2788, Miss_rate = 0.487, Pending_hits = 108, Reservation_fails = 16068
	L1D_cache_core[4]: Access = 5414, Miss = 2672, Miss_rate = 0.494, Pending_hits = 115, Reservation_fails = 16038
	L1D_cache_core[5]: Access = 5892, Miss = 2788, Miss_rate = 0.473, Pending_hits = 114, Reservation_fails = 15885
	L1D_cache_core[6]: Access = 5380, Miss = 2789, Miss_rate = 0.518, Pending_hits = 119, Reservation_fails = 15407
	L1D_cache_core[7]: Access = 5392, Miss = 2763, Miss_rate = 0.512, Pending_hits = 136, Reservation_fails = 15796
	L1D_cache_core[8]: Access = 5448, Miss = 2800, Miss_rate = 0.514, Pending_hits = 137, Reservation_fails = 15092
	L1D_cache_core[9]: Access = 5476, Miss = 2693, Miss_rate = 0.492, Pending_hits = 113, Reservation_fails = 14817
	L1D_cache_core[10]: Access = 5086, Miss = 2566, Miss_rate = 0.505, Pending_hits = 99, Reservation_fails = 14580
	L1D_cache_core[11]: Access = 6000, Miss = 2904, Miss_rate = 0.484, Pending_hits = 101, Reservation_fails = 15554
	L1D_cache_core[12]: Access = 6118, Miss = 2617, Miss_rate = 0.428, Pending_hits = 135, Reservation_fails = 14557
	L1D_cache_core[13]: Access = 6252, Miss = 2788, Miss_rate = 0.446, Pending_hits = 131, Reservation_fails = 15018
	L1D_cache_core[14]: Access = 6268, Miss = 2731, Miss_rate = 0.436, Pending_hits = 123, Reservation_fails = 14443
	L1D_total_cache_accesses = 85821
	L1D_total_cache_misses = 41271
	L1D_total_cache_miss_rate = 0.4809
	L1D_total_cache_pending_hits = 1701
	L1D_total_cache_reservation_fails = 228255
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 111047
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2194
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 579, 579, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 278508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11013
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 278508
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:425360	W0_Idle:90651	W0_Scoreboard:119987	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88104 {8:11013,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1497768 {136:11013,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 224 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 37350 
mrq_lat_table:1303 	304 	658 	214 	227 	102 	45 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37722 	5726 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2970 	3408 	7151 	28541 	1507 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3353 	5274 	2193 	208 	0 	0 	0 	0 	144 	301 	7799 	22906 	1376 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        34         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1168      1127      1416         0         0         0         0         0         0         0         0         0      1080 
dram[1]:      2227      2559      1186      1168      1139      1378         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2231      2913      1164      1236      1139      1349         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2237      2937      1160      1223      1157      1506         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2241      2941      1252      1211      1119      1115         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2242      2973      1223      1210      1282      1122         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2249      2984      1214      1252      1166      1118         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2253      3007      1256      1239      1352      1150         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2258      3032      1310      1309      1355      1073         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2263      3088      1207      1223      1396      1071         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2211      2669      1154      1169      1376      1104         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2216      3080      1150      1168      1450      1157         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2790      3108      1160      1462      1396      1169         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2614      3113      1158      1243      1372      1157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2403      3155      1197      1227      1381      1141         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1443      3176      1169      1155      1484      1395         0         0         0         0         0         0         0         0      1066         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 34.000000 36.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[1]: 34.000000 34.000000 34.000000 36.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 34.000000 36.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 34.000000 36.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 34.000000 36.000000 10.000000 10.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 34.000000 34.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 34.000000 34.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 32.000000 34.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 36.000000 34.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 36.000000 34.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 36.000000 34.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 36.000000 34.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 36.000000 34.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 36.000000 34.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 36.000000 34.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 36.000000 34.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 
average row locality = 2855/145 = 19.689655
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        32        32        18        16         0         0         0         0         0         0         0         0         0         1 
dram[1]:        20        20        32        32        18        16         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20        32        32        18        16         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20        32        32        18        16         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        20        32        32        18        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20        32        32        18        18         0         0         0         0         0         0         0         0         0         0 
dram[6]:        21        20        32        32        18        16         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        22        30        32        18        16         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        22        32        32        18        16         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        22        32        32        16        16         0         0         0         0         0         0         0         0         0         0 
dram[10]:        22        20        32        32        16        16         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        20        32        32        16        16         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        20        32        32        16        16         0         0         0         0         0         0         0         0         0         0 
dram[13]:        22        20        32        32        16        16         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20        32        32        16        16         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20        32        32        16        16         0         0         0         0         0         0         0         0         1         0 
total reads: 2225
min_bank_accesses = 0!
chip skew: 142/138 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2         2         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
total reads: 630
min_bank_accesses = 0!
chip skew: 42/36 = 1.17
average mf latency per bank:
dram[0]:       2116      3648      6808      5229      1136      1060    none      none      none      none      none      none      none      none      none        3539
dram[1]:       2480      3656      6141      5185      1031       948    none      none      none      none      none      none      none      none      none      none  
dram[2]:       2493      3677      6361      5669      1030       869    none      none      none      none      none      none      none      none      none      none  
dram[3]:       2185      3947      6655      5514      1146       916    none      none      none      none      none      none      none      none      none      none  
dram[4]:       2760      3030      4532      4382      1078       922    none      none      none      none      none      none      none      none      none      none  
dram[5]:       2198      3558      5564      4794      1122       935    none      none      none      none      none      none      none      none      none      none  
dram[6]:       2386      3317      5253      4892      1104      1245    none      none      none      none      none      none      none      none      none      none  
dram[7]:       2331      3206      4990      5097      1137      1335    none      none      none      none      none      none      none      none      none      none  
dram[8]:       2022      3566      4603      4486       938      1173    none      none      none      none      none      none      none      none      none      none  
dram[9]:       2709      2953      4624      5867       863      1152    none      none      none      none      none      none      none      none      none      none  
dram[10]:       2964      3660      5128      5299      1041      1219    none      none      none      none      none      none      none      none      none      none  
dram[11]:       3399      3424      4313      4871       867      1111    none      none      none      none      none      none      none      none      none      none  
dram[12]:       3087      3356      4631      4921       910      1095    none      none      none      none      none      none      none      none      none      none  
dram[13]:       3216      3815      5314      4535       907      1129    none      none      none      none      none      none      none      none      none      none  
dram[14]:       3528      3211      4051      4848       937      1255    none      none      none      none      none      none      none      none      none      none  
dram[15]:       2977      3914      4541      4036      1033      1210    none      none      none      none      none      none      none      none        5381    none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519         0         0         0         0         0         0         0         0         0       484
dram[1]:        488       516       545       612       439       488         0         0         0         0         0         0         0         0         0         0
dram[2]:        502       540       533       444       461       424         0         0         0         0         0         0         0         0         0         0
dram[3]:        514       538       481       484       493       480         0         0         0         0         0         0         0         0         0         0
dram[4]:        513       465       419       434       473       476         0         0         0         0         0         0         0         0         0         0
dram[5]:        405       416       559       421       506       516         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       529       613       406       437       481         0         0         0         0         0         0         0         0         0         0
dram[7]:        343       501       431       425       473       536         0         0         0         0         0         0         0         0         0         0
dram[8]:        418       416       498       558       397       542         0         0         0         0         0         0         0         0         0         0
dram[9]:        425       534       521       432       461       452         0         0         0         0         0         0         0         0         0         0
dram[10]:        491       463       497       559       516       460         0         0         0         0         0         0         0         0         0         0
dram[11]:        495       520       455       569       372       445         0         0         0         0         0         0         0         0         0         0
dram[12]:        487       494       475       482       421       453         0         0         0         0         0         0         0         0         0         0
dram[13]:        575       529       504       455       387       496         0         0         0         0         0         0         0         0         0         0
dram[14]:        553       496       313       447       417       504         0         0         0         0         0         0         0         0         0         0
dram[15]:        617       564       663       610       575       531         0         0         0         0         0         0         0         0       525         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80043080, atomic=0 1 entries : 0x7f7f1f37bb60 :  mf: uid=406914, sid03:w15, part=0, addr=0x80043080, load , size=128, unknown  status = IN_PARTITION_DRAM (37350), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28058 n_act=11 n_pre=4 n_req=184 n_rd=283 n_write=84 bw_util=0.02581
n_activity=1614 dram_eff=0.4548
bk0: 42a 28104i bk1: 44a 28118i bk2: 64a 28212i bk3: 64a 28162i bk4: 36a 28261i bk5: 31a 28257i bk6: 0a 28435i bk7: 0a 28436i bk8: 0a 28437i bk9: 0a 28438i bk10: 0a 28439i bk11: 0a 28441i bk12: 0a 28441i bk13: 0a 28442i bk14: 0a 28443i bk15: 2a 28433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0191983
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28074 n_act=8 n_pre=2 n_req=178 n_rd=276 n_write=80 bw_util=0.02504
n_activity=1526 dram_eff=0.4666
bk0: 40a 28135i bk1: 40a 28127i bk2: 64a 28162i bk3: 64a 28147i bk4: 36a 28237i bk5: 32a 28193i bk6: 0a 28433i bk7: 0a 28435i bk8: 0a 28438i bk9: 0a 28439i bk10: 0a 28439i bk11: 0a 28440i bk12: 0a 28440i bk13: 0a 28441i bk14: 0a 28441i bk15: 0a 28442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0393108
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28074 n_act=8 n_pre=2 n_req=178 n_rd=276 n_write=80 bw_util=0.02504
n_activity=1518 dram_eff=0.469
bk0: 40a 28137i bk1: 40a 28118i bk2: 64a 28248i bk3: 64a 28119i bk4: 36a 28209i bk5: 32a 28170i bk6: 0a 28434i bk7: 0a 28435i bk8: 0a 28437i bk9: 0a 28439i bk10: 0a 28439i bk11: 0a 28440i bk12: 0a 28440i bk13: 0a 28441i bk14: 0a 28441i bk15: 0a 28442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0392405
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28074 n_act=8 n_pre=2 n_req=178 n_rd=276 n_write=80 bw_util=0.02504
n_activity=1530 dram_eff=0.4654
bk0: 40a 28129i bk1: 40a 28127i bk2: 64a 28223i bk3: 64a 28135i bk4: 36a 28268i bk5: 32a 28203i bk6: 0a 28435i bk7: 0a 28436i bk8: 0a 28437i bk9: 0a 28439i bk10: 0a 28439i bk11: 0a 28441i bk12: 0a 28441i bk13: 0a 28441i bk14: 0a 28441i bk15: 0a 28443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0314698
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28072 n_act=8 n_pre=2 n_req=179 n_rd=278 n_write=80 bw_util=0.02518
n_activity=1574 dram_eff=0.4549
bk0: 40a 28140i bk1: 40a 28135i bk2: 64a 28214i bk3: 64a 28165i bk4: 36a 28218i bk5: 34a 28235i bk6: 0a 28433i bk7: 0a 28435i bk8: 0a 28437i bk9: 0a 28438i bk10: 0a 28438i bk11: 0a 28439i bk12: 0a 28440i bk13: 0a 28441i bk14: 0a 28441i bk15: 0a 28443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0266878
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28074 n_act=8 n_pre=2 n_req=178 n_rd=280 n_write=76 bw_util=0.02504
n_activity=1523 dram_eff=0.4675
bk0: 40a 28131i bk1: 40a 28115i bk2: 64a 28211i bk3: 64a 28223i bk4: 36a 28293i bk5: 36a 28146i bk6: 0a 28435i bk7: 0a 28436i bk8: 0a 28436i bk9: 0a 28438i bk10: 0a 28439i bk11: 0a 28439i bk12: 0a 28440i bk13: 0a 28441i bk14: 0a 28441i bk15: 0a 28442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0256681
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28076 n_act=10 n_pre=4 n_req=175 n_rd=278 n_write=72 bw_util=0.02461
n_activity=1500 dram_eff=0.4667
bk0: 42a 28129i bk1: 40a 28147i bk2: 64a 28231i bk3: 64a 28212i bk4: 36a 28221i bk5: 32a 28203i bk6: 0a 28435i bk7: 0a 28437i bk8: 0a 28437i bk9: 0a 28437i bk10: 0a 28437i bk11: 0a 28437i bk12: 0a 28440i bk13: 0a 28442i bk14: 0a 28444i bk15: 0a 28445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0244022
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28072 n_act=11 n_pre=5 n_req=176 n_rd=280 n_write=72 bw_util=0.02475
n_activity=1531 dram_eff=0.4598
bk0: 44a 28126i bk1: 44a 28137i bk2: 60a 28241i bk3: 64a 28221i bk4: 36a 28278i bk5: 32a 28243i bk6: 0a 28433i bk7: 0a 28436i bk8: 0a 28437i bk9: 0a 28438i bk10: 0a 28439i bk11: 0a 28440i bk12: 0a 28442i bk13: 0a 28444i bk14: 0a 28444i bk15: 0a 28445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0149789
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x80043880, atomic=0 1 entries : 0x7f7f1f2ad220 :  mf: uid=406912, sid04:w15, part=8, addr=0x80043880, load , size=128, unknown  status = IN_PARTITION_DRAM (37347), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28066 n_act=11 n_pre=5 n_req=179 n_rd=282 n_write=76 bw_util=0.02518
n_activity=1573 dram_eff=0.4552
bk0: 42a 28117i bk1: 44a 28117i bk2: 64a 28152i bk3: 64a 28159i bk4: 36a 28302i bk5: 32a 28246i bk6: 0a 28436i bk7: 0a 28438i bk8: 0a 28439i bk9: 0a 28439i bk10: 0a 28440i bk11: 0a 28440i bk12: 0a 28441i bk13: 0a 28443i bk14: 0a 28444i bk15: 0a 28444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0300281
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28072 n_act=9 n_pre=3 n_req=178 n_rd=276 n_write=80 bw_util=0.02504
n_activity=1513 dram_eff=0.4706
bk0: 40a 28127i bk1: 44a 28118i bk2: 64a 28128i bk3: 64a 28128i bk4: 32a 28197i bk5: 32a 28209i bk6: 0a 28434i bk7: 0a 28436i bk8: 0a 28437i bk9: 0a 28438i bk10: 0a 28441i bk11: 0a 28441i bk12: 0a 28441i bk13: 0a 28443i bk14: 0a 28443i bk15: 0a 28443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.036744
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28074 n_act=8 n_pre=2 n_req=178 n_rd=276 n_write=80 bw_util=0.02504
n_activity=1511 dram_eff=0.4712
bk0: 44a 28138i bk1: 40a 28143i bk2: 64a 28135i bk3: 64a 28151i bk4: 32a 28212i bk5: 32a 28199i bk6: 0a 28438i bk7: 0a 28438i bk8: 0a 28438i bk9: 0a 28438i bk10: 0a 28438i bk11: 0a 28441i bk12: 0a 28441i bk13: 0a 28441i bk14: 0a 28441i bk15: 0a 28441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.036744
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28070 n_act=9 n_pre=3 n_req=179 n_rd=278 n_write=80 bw_util=0.02518
n_activity=1510 dram_eff=0.4742
bk0: 46a 28116i bk1: 40a 28096i bk2: 64a 28129i bk3: 64a 28198i bk4: 32a 28205i bk5: 32a 28223i bk6: 0a 28434i bk7: 0a 28436i bk8: 0a 28437i bk9: 0a 28437i bk10: 0a 28438i bk11: 0a 28439i bk12: 0a 28439i bk13: 0a 28443i bk14: 0a 28443i bk15: 0a 28443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0393108
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28068 n_act=9 n_pre=3 n_req=180 n_rd=280 n_write=80 bw_util=0.02532
n_activity=1570 dram_eff=0.4586
bk0: 48a 28104i bk1: 40a 28148i bk2: 64a 28170i bk3: 64a 28226i bk4: 32a 28220i bk5: 32a 28265i bk6: 0a 28433i bk7: 0a 28434i bk8: 0a 28435i bk9: 0a 28437i bk10: 0a 28437i bk11: 0a 28439i bk12: 0a 28440i bk13: 0a 28443i bk14: 0a 28444i bk15: 0a 28444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0298172
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28072 n_act=9 n_pre=3 n_req=178 n_rd=276 n_write=80 bw_util=0.02504
n_activity=1529 dram_eff=0.4657
bk0: 44a 28121i bk1: 40a 28128i bk2: 64a 28161i bk3: 64a 28180i bk4: 32a 28213i bk5: 32a 28228i bk6: 0a 28434i bk7: 0a 28434i bk8: 0a 28435i bk9: 0a 28438i bk10: 0a 28438i bk11: 0a 28438i bk12: 0a 28440i bk13: 0a 28441i bk14: 0a 28441i bk15: 0a 28443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0232771
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28072 n_act=9 n_pre=3 n_req=178 n_rd=276 n_write=80 bw_util=0.02504
n_activity=1538 dram_eff=0.4629
bk0: 44a 28132i bk1: 40a 28121i bk2: 64a 28153i bk3: 64a 28176i bk4: 32a 28243i bk5: 32a 28242i bk6: 0a 28434i bk7: 0a 28435i bk8: 0a 28436i bk9: 0a 28438i bk10: 0a 28438i bk11: 0a 28439i bk12: 0a 28440i bk13: 0a 28441i bk14: 0a 28441i bk15: 0a 28443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0278833
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents
MSHR: tag=0x80034f80, atomic=0 1 entries : 0x7f7f1f2afee0 :  mf: uid=406913, sid03:w15, part=15, addr=0x80034f80, load , size=128, unknown  status = IN_PARTITION_DRAM (37347), 

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28440 n_nop=28069 n_act=10 n_pre=3 n_req=179 n_rd=278 n_write=80 bw_util=0.02518
n_activity=1541 dram_eff=0.4646
bk0: 44a 28126i bk1: 40a 28108i bk2: 64a 28151i bk3: 64a 28134i bk4: 32a 28233i bk5: 32a 28231i bk6: 0a 28438i bk7: 0a 28438i bk8: 0a 28439i bk9: 0a 28440i bk10: 0a 28440i bk11: 0a 28440i bk12: 0a 28441i bk13: 0a 28441i bk14: 2a 28430i bk15: 0a 28442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0333333

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2952, Miss = 142, Miss_rate = 0.048, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 2813, Miss = 138, Miss_rate = 0.049, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[2]: Access = 2949, Miss = 138, Miss_rate = 0.047, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[3]: Access = 2942, Miss = 138, Miss_rate = 0.047, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2484, Miss = 139, Miss_rate = 0.056, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[5]: Access = 2687, Miss = 140, Miss_rate = 0.052, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 2655, Miss = 139, Miss_rate = 0.052, Pending_hits = 65, Reservation_fails = 66
L2_cache_bank[7]: Access = 2611, Miss = 140, Miss_rate = 0.054, Pending_hits = 84, Reservation_fails = 107
L2_cache_bank[8]: Access = 2527, Miss = 141, Miss_rate = 0.056, Pending_hits = 79, Reservation_fails = 143
L2_cache_bank[9]: Access = 2705, Miss = 138, Miss_rate = 0.051, Pending_hits = 72, Reservation_fails = 36
L2_cache_bank[10]: Access = 2818, Miss = 138, Miss_rate = 0.049, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[11]: Access = 2716, Miss = 139, Miss_rate = 0.051, Pending_hits = 64, Reservation_fails = 66
L2_cache_bank[12]: Access = 2794, Miss = 140, Miss_rate = 0.050, Pending_hits = 72, Reservation_fails = 87
L2_cache_bank[13]: Access = 2883, Miss = 138, Miss_rate = 0.048, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[14]: Access = 2665, Miss = 138, Miss_rate = 0.052, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[15]: Access = 2508, Miss = 139, Miss_rate = 0.055, Pending_hits = 63, Reservation_fails = 78
L2_total_cache_accesses = 43709
L2_total_cache_misses = 2225
L2_total_cache_miss_rate = 0.0509
L2_total_cache_pending_hits = 1095
L2_total_cache_reservation_fails = 583
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.216
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=88411
icnt_total_pkts_simt_to_mem=141557
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.494
	minimum = 6
	maximum = 111
Network latency average = 17.9401
	minimum = 6
	maximum = 91
Slowest packet = 86552
Flit latency average = 17.5868
	minimum = 6
	maximum = 87
Slowest flit = 228364
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0108706
	minimum = 0 (at node 0)
	maximum = 0.0300058 (at node 4)
Accepted packet rate average = 0.0108706
	minimum = 0 (at node 0)
	maximum = 0.0300058 (at node 4)
Injected flit rate average = 0.0326117
	minimum = 0 (at node 0)
	maximum = 0.0669359 (at node 4)
Accepted flit rate average= 0.0326117
	minimum = 0 (at node 0)
	maximum = 0.113099 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2599 (4 samples)
	minimum = 6 (4 samples)
	maximum = 167.75 (4 samples)
Network latency average = 15.4028 (4 samples)
	minimum = 6 (4 samples)
	maximum = 153.5 (4 samples)
Flit latency average = 14.0668 (4 samples)
	minimum = 6 (4 samples)
	maximum = 149.5 (4 samples)
Fragmentation average = 0.000398744 (4 samples)
	minimum = 0 (4 samples)
	maximum = 23.25 (4 samples)
Injected packet rate average = 0.04769 (4 samples)
	minimum = 0.0378754 (4 samples)
	maximum = 0.0702306 (4 samples)
Accepted packet rate average = 0.04769 (4 samples)
	minimum = 0.0378754 (4 samples)
	maximum = 0.0702306 (4 samples)
Injected flit rate average = 0.127041 (4 samples)
	minimum = 0.0712654 (4 samples)
	maximum = 0.243544 (4 samples)
Accepted flit rate average = 0.127041 (4 samples)
	minimum = 0.0781643 (4 samples)
	maximum = 0.196293 (4 samples)
Injected packet size average = 2.66389 (4 samples)
Accepted packet size average = 2.66389 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 201769 (inst/sec)
gpgpu_simulation_rate = 1778 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,37351)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,37351)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,37351)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 39351  inst.: 4353412 (ipc=58.1) sim_rate=197882 (inst/sec) elapsed = 0:0:00:22 / Sun Jul 29 10:18:50 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(311,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5476,37351), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: cycles simulated: 42851  inst.: 4790916 (ipc=100.7) sim_rate=208300 (inst/sec) elapsed = 0:0:00:23 / Sun Jul 29 10:18:51 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(471,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,0,0) tid=(439,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7657,37351), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7729,37351), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 10.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7730
gpu_sim_insn = 692480
gpu_ipc =      89.5834
gpu_tot_sim_cycle = 45081
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     109.3506
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3127
gpu_stall_icnt2sh    = 32956
gpu_total_sim_rate=214332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101299
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0245
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5438, Miss = 2674, Miss_rate = 0.492, Pending_hits = 65, Reservation_fails = 15411
	L1D_cache_core[1]: Access = 5911, Miss = 2805, Miss_rate = 0.475, Pending_hits = 118, Reservation_fails = 14222
	L1D_cache_core[2]: Access = 6020, Miss = 2893, Miss_rate = 0.481, Pending_hits = 87, Reservation_fails = 15367
	L1D_cache_core[3]: Access = 5726, Miss = 2788, Miss_rate = 0.487, Pending_hits = 108, Reservation_fails = 16068
	L1D_cache_core[4]: Access = 5414, Miss = 2672, Miss_rate = 0.494, Pending_hits = 115, Reservation_fails = 16038
	L1D_cache_core[5]: Access = 5892, Miss = 2788, Miss_rate = 0.473, Pending_hits = 114, Reservation_fails = 15885
	L1D_cache_core[6]: Access = 5380, Miss = 2789, Miss_rate = 0.518, Pending_hits = 119, Reservation_fails = 15407
	L1D_cache_core[7]: Access = 5392, Miss = 2763, Miss_rate = 0.512, Pending_hits = 136, Reservation_fails = 15796
	L1D_cache_core[8]: Access = 5448, Miss = 2800, Miss_rate = 0.514, Pending_hits = 137, Reservation_fails = 15092
	L1D_cache_core[9]: Access = 6780, Miss = 3129, Miss_rate = 0.462, Pending_hits = 117, Reservation_fails = 14817
	L1D_cache_core[10]: Access = 6390, Miss = 3002, Miss_rate = 0.470, Pending_hits = 103, Reservation_fails = 14580
	L1D_cache_core[11]: Access = 6652, Miss = 3122, Miss_rate = 0.469, Pending_hits = 103, Reservation_fails = 15554
	L1D_cache_core[12]: Access = 6118, Miss = 2617, Miss_rate = 0.428, Pending_hits = 135, Reservation_fails = 14557
	L1D_cache_core[13]: Access = 6252, Miss = 2788, Miss_rate = 0.446, Pending_hits = 131, Reservation_fails = 15018
	L1D_cache_core[14]: Access = 6268, Miss = 2731, Miss_rate = 0.436, Pending_hits = 123, Reservation_fails = 14443
	L1D_total_cache_accesses = 89081
	L1D_total_cache_misses = 42361
	L1D_total_cache_miss_rate = 0.4755
	L1D_total_cache_pending_hits = 1711
	L1D_total_cache_reservation_fails = 228255
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 111047
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 579, 579, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 279768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11103
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:425872	W0_Idle:95634	W0_Scoreboard:130246	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88824 {8:11103,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1510008 {136:11103,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 663 
averagemflatency = 224 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 45080 
mrq_lat_table:2048 	480 	1424 	366 	430 	149 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38765 	5773 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3738 	3747 	7155 	28541 	1507 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3380 	5285 	2218 	233 	2 	0 	0 	0 	144 	301 	7799 	22906 	2376 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        34         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1168      1127      1416      1700      1619         0         0         0         0         0         0         0      1080 
dram[1]:      2227      2559      1186      1168      1139      1378      1695      1629         0         0         0         0         0         0         0         0 
dram[2]:      2231      2913      1164      1236      1139      1349      1704      1626         0         0         0         0         0         0         0         0 
dram[3]:      2237      2937      1160      1223      1157      1506      1703      1625         0         0         0         0         0         0         0         0 
dram[4]:      2241      2941      1252      1211      1119      1115      1714      1641         0         0         0         0         0         0         0         0 
dram[5]:      2242      2973      1223      1210      1282      1122      1708      1637         0         0         0         0         0         0         0         0 
dram[6]:      2249      2984      1214      1252      1166      1118      1718      1634         0         0         0         0         0         0         0         0 
dram[7]:      2253      3007      1256      1239      1352      1150      1722      1721         0         0         0         0         0         0         0         0 
dram[8]:      2258      3032      1310      1309      1355      1073      1730      1717         0         0         0         0         0         0         0         0 
dram[9]:      2263      3088      1207      1223      1396      1071      1729      1725         0         0         0         0         0         0         0         0 
dram[10]:      2211      2669      1154      1169      1376      1104      1672      1722         0         0         0         0         0         0         0         0 
dram[11]:      2216      3080      1150      1168      1450      1157      1703      1726         0         0         0         0         0         0         0         0 
dram[12]:      2790      3108      1160      1462      1396      1169      1668      1676         0         0         0         0         0         0         0         0 
dram[13]:      2614      3113      1158      1243      1372      1157      1676      1685         0         0         0         0         0         0         0         0 
dram[14]:      2403      3155      1197      1227      1381      1141      1615      1682         0         0         0         0         0         0         0         0 
dram[15]:      1443      3176      1169      1155      1484      1395      1622      1688         0         0         0         0         0         0      1066         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[1]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.500000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 34.000000 34.000000 36.000000 37.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 34.000000 34.000000 36.000000 37.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 32.000000 34.000000 36.000000 37.000000 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 36.000000 34.000000 36.000000 37.000000 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 36.000000 34.000000 36.000000 37.000000 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 
average row locality = 4945/177 = 27.937853
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        32        32        44        42         8         8         0         0         0         0         0         0         0         1 
dram[1]:        20        20        32        32        44        42         8         8         0         0         0         0         0         0         0         0 
dram[2]:        20        20        32        32        44        42         8         8         0         0         0         0         0         0         0         0 
dram[3]:        20        20        32        32        44        42         8         8         0         0         0         0         0         0         0         0 
dram[4]:        20        20        32        32        44        43         8         8         0         0         0         0         0         0         0         0 
dram[5]:        20        20        32        32        44        44         8         8         0         0         0         0         0         0         0         0 
dram[6]:        21        20        32        32        44        44         8         8         0         0         0         0         0         0         0         0 
dram[7]:        22        22        30        32        44        44         8         6         0         0         0         0         0         0         0         0 
dram[8]:        21        22        32        32        44        44         8         6         0         0         0         0         0         0         0         0 
dram[9]:        20        22        32        32        42        44         8         6         0         0         0         0         0         0         0         0 
dram[10]:        22        20        32        32        42        44         8         6         0         0         0         0         0         0         0         0 
dram[11]:        23        20        32        32        42        44         8         6         0         0         0         0         0         0         0         0 
dram[12]:        24        20        32        32        42        44         8         6         0         0         0         0         0         0         0         0 
dram[13]:        22        20        32        32        42        44         8         6         0         0         0         0         0         0         0         0 
dram[14]:        22        20        32        32        42        44         8         6         0         0         0         0         0         0         0         0 
dram[15]:        22        20        32        32        42        44         8         6         0         0         0         0         0         0         1         0 
total reads: 3315
min_bank_accesses = 0!
chip skew: 210/206 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2116      3648      6808      5229       393       372       121       147    none      none      none      none      none      none      none        3539
dram[1]:       2480      3656      6141      5185       362       343       140       162    none      none      none      none      none      none      none      none  
dram[2]:       2493      3677      6361      5669       363       321       122       143    none      none      none      none      none      none      none      none  
dram[3]:       2185      3947      6655      5514       394       332       127       157    none      none      none      none      none      none      none      none  
dram[4]:       2760      3030      4532      4382       376       341       123       151    none      none      none      none      none      none      none      none  
dram[5]:       2198      3558      5564      4794       389       351       127       158    none      none      none      none      none      none      none      none  
dram[6]:       2386      3317      5253      4892       383       384       129       154    none      none      none      none      none      none      none      none  
dram[7]:       2331      3206      4990      5097       393       406       131       133    none      none      none      none      none      none      none      none  
dram[8]:       2022      3566      4603      4486       337       368       138       143    none      none      none      none      none      none      none      none  
dram[9]:       2709      2953      4624      5867       316       361       125       131    none      none      none      none      none      none      none      none  
dram[10]:       2964      3660      5128      5299       366       376       165       152    none      none      none      none      none      none      none      none  
dram[11]:       3399      3424      4313      4871       317       351       153       137    none      none      none      none      none      none      none      none  
dram[12]:       3087      3356      4631      4921       329       346       148       129    none      none      none      none      none      none      none      none  
dram[13]:       3216      3815      5314      4535       330       355       160       139    none      none      none      none      none      none      none      none  
dram[14]:       3528      3211      4051      4848       338       387       146       130    none      none      none      none      none      none      none      none  
dram[15]:       2977      3914      4541      4036       363       374       155       152    none      none      none      none      none      none        5381    none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519       230       261         0         0         0         0         0         0         0       484
dram[1]:        488       516       545       612       439       488       379       317         0         0         0         0         0         0         0         0
dram[2]:        502       540       533       444       461       424       240       246         0         0         0         0         0         0         0         0
dram[3]:        514       538       481       484       493       480       263       316         0         0         0         0         0         0         0         0
dram[4]:        513       465       419       434       473       476       246       266         0         0         0         0         0         0         0         0
dram[5]:        405       416       559       421       506       516       272       318         0         0         0         0         0         0         0         0
dram[6]:        436       529       613       406       437       481       321       322         0         0         0         0         0         0         0         0
dram[7]:        343       501       431       425       473       536       323       256         0         0         0         0         0         0         0         0
dram[8]:        418       416       498       558       397       542       360       324         0         0         0         0         0         0         0         0
dram[9]:        425       534       521       432       461       452       272       263         0         0         0         0         0         0         0         0
dram[10]:        491       463       497       559       516       460       324       348         0         0         0         0         0         0         0         0
dram[11]:        495       520       455       569       372       445       296       317         0         0         0         0         0         0         0         0
dram[12]:        487       494       475       482       421       453       273       232         0         0         0         0         0         0         0         0
dram[13]:        575       529       504       455       387       496       322       326         0         0         0         0         0         0         0         0
dram[14]:        553       496       313       447       417       504       252       239         0         0         0         0         0         0         0         0
dram[15]:        617       564       663       610       575       531       316       370         0         0         0         0         0         0       525         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33681 n_act=13 n_pre=4 n_req=314 n_rd=420 n_write=208 bw_util=0.03659
n_activity=2956 dram_eff=0.4249
bk0: 42a 33990i bk1: 44a 34004i bk2: 64a 34098i bk3: 64a 34049i bk4: 88a 33580i bk5: 84a 33574i bk6: 16a 34182i bk7: 16a 34211i bk8: 0a 34321i bk9: 0a 34323i bk10: 0a 34324i bk11: 0a 34327i bk12: 0a 34327i bk13: 0a 34328i bk14: 0a 34329i bk15: 2a 34319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0314339
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33698 n_act=10 n_pre=2 n_req=308 n_rd=412 n_write=204 bw_util=0.03589
n_activity=2867 dram_eff=0.4297
bk0: 40a 34021i bk1: 40a 34013i bk2: 64a 34048i bk3: 64a 34034i bk4: 88a 33581i bk5: 84a 33472i bk6: 16a 34179i bk7: 16a 34224i bk8: 0a 34323i bk9: 0a 34324i bk10: 0a 34324i bk11: 0a 34326i bk12: 0a 34326i bk13: 0a 34327i bk14: 0a 34327i bk15: 0a 34328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0519723
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33698 n_act=10 n_pre=2 n_req=308 n_rd=412 n_write=204 bw_util=0.03589
n_activity=2872 dram_eff=0.429
bk0: 40a 34023i bk1: 40a 34004i bk2: 64a 34134i bk3: 64a 34005i bk4: 88a 33542i bk5: 84a 33510i bk6: 16a 34163i bk7: 16a 34214i bk8: 0a 34322i bk9: 0a 34324i bk10: 0a 34325i bk11: 0a 34326i bk12: 0a 34326i bk13: 0a 34327i bk14: 0a 34327i bk15: 0a 34328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.053458
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33698 n_act=10 n_pre=2 n_req=308 n_rd=412 n_write=204 bw_util=0.03589
n_activity=2845 dram_eff=0.433
bk0: 40a 34015i bk1: 40a 34013i bk2: 64a 34109i bk3: 64a 34022i bk4: 88a 33640i bk5: 84a 33498i bk6: 16a 34136i bk7: 16a 34200i bk8: 0a 34321i bk9: 0a 34323i bk10: 0a 34323i bk11: 0a 34326i bk12: 0a 34327i bk13: 0a 34327i bk14: 0a 34327i bk15: 0a 34329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0404358
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33696 n_act=10 n_pre=2 n_req=309 n_rd=414 n_write=204 bw_util=0.03601
n_activity=2906 dram_eff=0.4253
bk0: 40a 34026i bk1: 40a 34022i bk2: 64a 34101i bk3: 64a 34052i bk4: 88a 33563i bk5: 86a 33559i bk6: 16a 34167i bk7: 16a 34170i bk8: 0a 34321i bk9: 0a 34322i bk10: 0a 34323i bk11: 0a 34324i bk12: 0a 34325i bk13: 0a 34326i bk14: 0a 34326i bk15: 0a 34329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0353959
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents
MSHR: tag=0x8005e580, atomic=0 1 entries : 0x7f7f1f841e00 :  mf: uid=426273, sid10:w15, part=5, addr=0x8005e580, load , size=128, unknown  status = IN_PARTITION_DRAM (45080), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33699 n_act=10 n_pre=2 n_req=308 n_rd=415 n_write=200 bw_util=0.03583
n_activity=2883 dram_eff=0.4266
bk0: 40a 34017i bk1: 40a 34002i bk2: 64a 34098i bk3: 64a 34111i bk4: 87a 33622i bk5: 88a 33502i bk6: 16a 34193i bk7: 16a 34185i bk8: 0a 34320i bk9: 0a 34322i bk10: 0a 34323i bk11: 0a 34324i bk12: 0a 34325i bk13: 0a 34326i bk14: 0a 34326i bk15: 0a 34328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0312591
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33692 n_act=12 n_pre=4 n_req=309 n_rd=418 n_write=200 bw_util=0.03601
n_activity=2852 dram_eff=0.4334
bk0: 42a 34015i bk1: 40a 34033i bk2: 64a 34118i bk3: 64a 34099i bk4: 88a 33578i bk5: 88a 33466i bk6: 16a 34157i bk7: 16a 34188i bk8: 0a 34321i bk9: 0a 34321i bk10: 0a 34322i bk11: 0a 34322i bk12: 0a 34325i bk13: 0a 34327i bk14: 0a 34330i bk15: 0a 34331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0350172
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33692 n_act=13 n_pre=5 n_req=308 n_rd=416 n_write=200 bw_util=0.03589
n_activity=2932 dram_eff=0.4202
bk0: 44a 34012i bk1: 44a 34023i bk2: 60a 34128i bk3: 64a 34108i bk4: 88a 33668i bk5: 88a 33507i bk6: 16a 34167i bk7: 12a 34193i bk8: 0a 34321i bk9: 0a 34323i bk10: 0a 34324i bk11: 0a 34325i bk12: 0a 34327i bk13: 0a 34329i bk14: 0a 34330i bk15: 0a 34331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0289576
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33686 n_act=13 n_pre=5 n_req=311 n_rd=418 n_write=204 bw_util=0.03624
n_activity=2969 dram_eff=0.419
bk0: 42a 34003i bk1: 44a 34004i bk2: 64a 34039i bk3: 64a 34046i bk4: 88a 33673i bk5: 88a 33516i bk6: 16a 34174i bk7: 12a 34226i bk8: 0a 34323i bk9: 0a 34324i bk10: 0a 34325i bk11: 0a 34325i bk12: 0a 34326i bk13: 0a 34328i bk14: 0a 34329i bk15: 0a 34330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0425625
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33692 n_act=11 n_pre=3 n_req=310 n_rd=412 n_write=208 bw_util=0.03612
n_activity=2857 dram_eff=0.434
bk0: 40a 34013i bk1: 44a 34004i bk2: 64a 34014i bk3: 64a 34015i bk4: 84a 33557i bk5: 88a 33481i bk6: 16a 34144i bk7: 12a 34224i bk8: 0a 34321i bk9: 0a 34323i bk10: 0a 34326i bk11: 0a 34326i bk12: 0a 34326i bk13: 0a 34329i bk14: 0a 34329i bk15: 0a 34329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.04399
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33698 n_act=10 n_pre=2 n_req=308 n_rd=412 n_write=204 bw_util=0.03589
n_activity=2842 dram_eff=0.4335
bk0: 44a 34024i bk1: 40a 34029i bk2: 64a 34021i bk3: 64a 34038i bk4: 84a 33526i bk5: 88a 33494i bk6: 16a 34222i bk7: 12a 34226i bk8: 0a 34322i bk9: 0a 34323i bk10: 0a 34323i bk11: 0a 34327i bk12: 0a 34327i bk13: 0a 34327i bk14: 0a 34327i bk15: 0a 34327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0436987
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33694 n_act=11 n_pre=3 n_req=309 n_rd=414 n_write=204 bw_util=0.03601
n_activity=2888 dram_eff=0.428
bk0: 46a 34002i bk1: 40a 33982i bk2: 64a 34015i bk3: 64a 34084i bk4: 84a 33579i bk5: 88a 33537i bk6: 16a 34215i bk7: 12a 34207i bk8: 0a 34322i bk9: 0a 34323i bk10: 0a 34324i bk11: 0a 34325i bk12: 0a 34325i bk13: 0a 34329i bk14: 0a 34329i bk15: 0a 34329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0437569
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33692 n_act=11 n_pre=3 n_req=310 n_rd=416 n_write=204 bw_util=0.03612
n_activity=2944 dram_eff=0.4212
bk0: 48a 33990i bk1: 40a 34034i bk2: 64a 34056i bk3: 64a 34112i bk4: 84a 33597i bk5: 88a 33569i bk6: 16a 34214i bk7: 12a 34207i bk8: 0a 34321i bk9: 0a 34323i bk10: 0a 34323i bk11: 0a 34325i bk12: 0a 34326i bk13: 0a 34329i bk14: 0a 34330i bk15: 0a 34330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0374934
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33696 n_act=11 n_pre=3 n_req=308 n_rd=412 n_write=204 bw_util=0.03589
n_activity=2894 dram_eff=0.4257
bk0: 44a 34007i bk1: 40a 34014i bk2: 64a 34047i bk3: 64a 34066i bk4: 84a 33534i bk5: 88a 33547i bk6: 16a 34193i bk7: 12a 34218i bk8: 0a 34320i bk9: 0a 34324i bk10: 0a 34324i bk11: 0a 34324i bk12: 0a 34326i bk13: 0a 34327i bk14: 0a 34327i bk15: 0a 34329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0343763
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33696 n_act=11 n_pre=3 n_req=308 n_rd=412 n_write=204 bw_util=0.03589
n_activity=2895 dram_eff=0.4256
bk0: 44a 34018i bk1: 40a 34007i bk2: 64a 34039i bk3: 64a 34062i bk4: 84a 33597i bk5: 88a 33553i bk6: 16a 34187i bk7: 12a 34221i bk8: 0a 34320i bk9: 0a 34324i bk10: 0a 34324i bk11: 0a 34325i bk12: 0a 34326i bk13: 0a 34327i bk14: 0a 34327i bk15: 0a 34329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0418342
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=34326 n_nop=33693 n_act=12 n_pre=3 n_req=309 n_rd=414 n_write=204 bw_util=0.03601
n_activity=2866 dram_eff=0.4313
bk0: 44a 34012i bk1: 40a 33994i bk2: 64a 34037i bk3: 64a 34020i bk4: 84a 33553i bk5: 88a 33535i bk6: 16a 34200i bk7: 12a 34233i bk8: 0a 34324i bk9: 0a 34326i bk10: 0a 34326i bk11: 0a 34326i bk12: 0a 34327i bk13: 0a 34327i bk14: 2a 34316i bk15: 0a 34328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0393288

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3026, Miss = 210, Miss_rate = 0.069, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 2881, Miss = 206, Miss_rate = 0.072, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[2]: Access = 3017, Miss = 206, Miss_rate = 0.068, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[3]: Access = 3010, Miss = 206, Miss_rate = 0.068, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2552, Miss = 207, Miss_rate = 0.081, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[5]: Access = 2755, Miss = 208, Miss_rate = 0.075, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 2725, Miss = 209, Miss_rate = 0.077, Pending_hits = 65, Reservation_fails = 66
L2_cache_bank[7]: Access = 2679, Miss = 208, Miss_rate = 0.078, Pending_hits = 84, Reservation_fails = 107
L2_cache_bank[8]: Access = 2595, Miss = 209, Miss_rate = 0.081, Pending_hits = 79, Reservation_fails = 143
L2_cache_bank[9]: Access = 2773, Miss = 206, Miss_rate = 0.074, Pending_hits = 72, Reservation_fails = 36
L2_cache_bank[10]: Access = 2886, Miss = 206, Miss_rate = 0.071, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[11]: Access = 2784, Miss = 207, Miss_rate = 0.074, Pending_hits = 64, Reservation_fails = 66
L2_cache_bank[12]: Access = 2862, Miss = 208, Miss_rate = 0.073, Pending_hits = 72, Reservation_fails = 87
L2_cache_bank[13]: Access = 2954, Miss = 206, Miss_rate = 0.070, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[14]: Access = 2739, Miss = 206, Miss_rate = 0.075, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[15]: Access = 2582, Miss = 207, Miss_rate = 0.080, Pending_hits = 63, Reservation_fails = 78
L2_total_cache_accesses = 44820
L2_total_cache_misses = 3315
L2_total_cache_miss_rate = 0.0740
L2_total_cache_pending_hits = 1095
L2_total_cache_reservation_fails = 583
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.179
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=89966
icnt_total_pkts_simt_to_mem=146668
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6517
	minimum = 6
	maximum = 146
Network latency average = 9.95365
	minimum = 6
	maximum = 111
Slowest packet = 87563
Flit latency average = 8.60981
	minimum = 6
	maximum = 107
Slowest flit = 230337
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00927263
	minimum = 0 (at node 0)
	maximum = 0.0573092 (at node 9)
Accepted packet rate average = 0.00927263
	minimum = 0 (at node 0)
	maximum = 0.0573092 (at node 9)
Injected flit rate average = 0.0278179
	minimum = 0 (at node 0)
	maximum = 0.264295 (at node 9)
Accepted flit rate average= 0.0278179
	minimum = 0 (at node 0)
	maximum = 0.0795602 (at node 9)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3383 (5 samples)
	minimum = 6 (5 samples)
	maximum = 163.4 (5 samples)
Network latency average = 14.3129 (5 samples)
	minimum = 6 (5 samples)
	maximum = 145 (5 samples)
Flit latency average = 12.9754 (5 samples)
	minimum = 6 (5 samples)
	maximum = 141 (5 samples)
Fragmentation average = 0.000318995 (5 samples)
	minimum = 0 (5 samples)
	maximum = 18.6 (5 samples)
Injected packet rate average = 0.0400065 (5 samples)
	minimum = 0.0303004 (5 samples)
	maximum = 0.0676463 (5 samples)
Accepted packet rate average = 0.0400065 (5 samples)
	minimum = 0.0303004 (5 samples)
	maximum = 0.0676463 (5 samples)
Injected flit rate average = 0.107196 (5 samples)
	minimum = 0.0570123 (5 samples)
	maximum = 0.247694 (5 samples)
Accepted flit rate average = 0.107196 (5 samples)
	minimum = 0.0625314 (5 samples)
	maximum = 0.172946 (5 samples)
Injected packet size average = 2.67947 (5 samples)
Accepted packet size average = 2.67947 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 214332 (inst/sec)
gpgpu_simulation_rate = 1960 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,45081)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,45081)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,45081)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,45081)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,45081)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,45081)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,45081)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,45081)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,45081)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,45081)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,45081)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,45081)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,45081)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,45081)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 45581  inst.: 5073588 (ipc=287.9) sim_rate=211399 (inst/sec) elapsed = 0:0:00:24 / Sun Jul 29 10:18:52 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 47081  inst.: 5198148 (ipc=134.3) sim_rate=207925 (inst/sec) elapsed = 0:0:00:25 / Sun Jul 29 10:18:53 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 49081  inst.: 5399716 (ipc=117.5) sim_rate=207681 (inst/sec) elapsed = 0:0:00:26 / Sun Jul 29 10:18:54 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(5,7,0) tid=(7,6,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 50581  inst.: 5537732 (ipc=110.6) sim_rate=205101 (inst/sec) elapsed = 0:0:00:27 / Sun Jul 29 10:18:55 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 52581  inst.: 5728452 (ipc=106.5) sim_rate=204587 (inst/sec) elapsed = 0:0:00:28 / Sun Jul 29 10:18:56 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 54081  inst.: 5877788 (ipc=105.4) sim_rate=202682 (inst/sec) elapsed = 0:0:00:29 / Sun Jul 29 10:18:57 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 56081  inst.: 6066076 (ipc=103.3) sim_rate=202202 (inst/sec) elapsed = 0:0:00:30 / Sun Jul 29 10:18:58 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 57581  inst.: 6211524 (ipc=102.6) sim_rate=200371 (inst/sec) elapsed = 0:0:00:31 / Sun Jul 29 10:18:59 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 59581  inst.: 6411724 (ipc=102.2) sim_rate=200366 (inst/sec) elapsed = 0:0:00:32 / Sun Jul 29 10:19:00 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 61081  inst.: 6559540 (ipc=101.9) sim_rate=198773 (inst/sec) elapsed = 0:0:00:33 / Sun Jul 29 10:19:01 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 62581  inst.: 6705316 (ipc=101.5) sim_rate=197215 (inst/sec) elapsed = 0:0:00:34 / Sun Jul 29 10:19:02 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 64581  inst.: 6897620 (ipc=100.9) sim_rate=197074 (inst/sec) elapsed = 0:0:00:35 / Sun Jul 29 10:19:03 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 66081  inst.: 7046676 (ipc=100.8) sim_rate=195741 (inst/sec) elapsed = 0:0:00:36 / Sun Jul 29 10:19:04 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 68081  inst.: 7246164 (ipc=100.7) sim_rate=195842 (inst/sec) elapsed = 0:0:00:37 / Sun Jul 29 10:19:05 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 69581  inst.: 7392260 (ipc=100.5) sim_rate=194533 (inst/sec) elapsed = 0:0:00:38 / Sun Jul 29 10:19:06 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 71581  inst.: 7581284 (ipc=100.1) sim_rate=194391 (inst/sec) elapsed = 0:0:00:39 / Sun Jul 29 10:19:07 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(4,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 73081  inst.: 7733948 (ipc=100.2) sim_rate=193348 (inst/sec) elapsed = 0:0:00:40 / Sun Jul 29 10:19:08 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 74581  inst.: 7873412 (ipc=99.8) sim_rate=192034 (inst/sec) elapsed = 0:0:00:41 / Sun Jul 29 10:19:09 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(6,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 76581  inst.: 8073364 (ipc=99.8) sim_rate=192222 (inst/sec) elapsed = 0:0:00:42 / Sun Jul 29 10:19:10 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 78081  inst.: 8214372 (ipc=99.5) sim_rate=191031 (inst/sec) elapsed = 0:0:00:43 / Sun Jul 29 10:19:11 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 80081  inst.: 8413172 (ipc=99.5) sim_rate=191208 (inst/sec) elapsed = 0:0:00:44 / Sun Jul 29 10:19:12 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 81581  inst.: 8557332 (ipc=99.4) sim_rate=190162 (inst/sec) elapsed = 0:0:00:45 / Sun Jul 29 10:19:13 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 83581  inst.: 8751684 (ipc=99.3) sim_rate=190254 (inst/sec) elapsed = 0:0:00:46 / Sun Jul 29 10:19:14 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 85081  inst.: 8896972 (ipc=99.2) sim_rate=189297 (inst/sec) elapsed = 0:0:00:47 / Sun Jul 29 10:19:15 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(4,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 87081  inst.: 9090452 (ipc=99.1) sim_rate=189384 (inst/sec) elapsed = 0:0:00:48 / Sun Jul 29 10:19:16 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 88581  inst.: 9233404 (ipc=98.9) sim_rate=188436 (inst/sec) elapsed = 0:0:00:49 / Sun Jul 29 10:19:17 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 90581  inst.: 9428260 (ipc=98.9) sim_rate=188565 (inst/sec) elapsed = 0:0:00:50 / Sun Jul 29 10:19:18 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 92581  inst.: 9620308 (ipc=98.8) sim_rate=188633 (inst/sec) elapsed = 0:0:00:51 / Sun Jul 29 10:19:19 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 94081  inst.: 9766012 (ipc=98.7) sim_rate=187807 (inst/sec) elapsed = 0:0:00:52 / Sun Jul 29 10:19:20 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 96081  inst.: 9962524 (ipc=98.7) sim_rate=187972 (inst/sec) elapsed = 0:0:00:53 / Sun Jul 29 10:19:21 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 97581  inst.: 10111676 (ipc=98.7) sim_rate=187253 (inst/sec) elapsed = 0:0:00:54 / Sun Jul 29 10:19:22 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 99581  inst.: 10307300 (ipc=98.7) sim_rate=187405 (inst/sec) elapsed = 0:0:00:55 / Sun Jul 29 10:19:23 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 101081  inst.: 10450892 (ipc=98.6) sim_rate=186623 (inst/sec) elapsed = 0:0:00:56 / Sun Jul 29 10:19:24 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 103081  inst.: 10648892 (ipc=98.6) sim_rate=186822 (inst/sec) elapsed = 0:0:00:57 / Sun Jul 29 10:19:25 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 104581  inst.: 10796572 (ipc=98.6) sim_rate=186147 (inst/sec) elapsed = 0:0:00:58 / Sun Jul 29 10:19:26 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 106581  inst.: 10991308 (ipc=98.6) sim_rate=186293 (inst/sec) elapsed = 0:0:00:59 / Sun Jul 29 10:19:27 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,7,0) tid=(7,5,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(4,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 108081  inst.: 11139580 (ipc=98.6) sim_rate=185659 (inst/sec) elapsed = 0:0:01:00 / Sun Jul 29 10:19:28 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 110081  inst.: 11333468 (ipc=98.5) sim_rate=185794 (inst/sec) elapsed = 0:0:01:01 / Sun Jul 29 10:19:29 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 112081  inst.: 11524372 (ipc=98.4) sim_rate=185876 (inst/sec) elapsed = 0:0:01:02 / Sun Jul 29 10:19:30 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 113581  inst.: 11668036 (ipc=98.4) sim_rate=185206 (inst/sec) elapsed = 0:0:01:03 / Sun Jul 29 10:19:31 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 115081  inst.: 11812028 (ipc=98.3) sim_rate=184562 (inst/sec) elapsed = 0:0:01:04 / Sun Jul 29 10:19:32 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 117081  inst.: 12005292 (ipc=98.3) sim_rate=184696 (inst/sec) elapsed = 0:0:01:05 / Sun Jul 29 10:19:33 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 118581  inst.: 12152292 (ipc=98.3) sim_rate=184125 (inst/sec) elapsed = 0:0:01:06 / Sun Jul 29 10:19:34 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 120581  inst.: 12343140 (ipc=98.2) sim_rate=184225 (inst/sec) elapsed = 0:0:01:07 / Sun Jul 29 10:19:35 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 122081  inst.: 12496868 (ipc=98.3) sim_rate=183777 (inst/sec) elapsed = 0:0:01:08 / Sun Jul 29 10:19:36 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 124081  inst.: 12688596 (ipc=98.2) sim_rate=183892 (inst/sec) elapsed = 0:0:01:09 / Sun Jul 29 10:19:37 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 126081  inst.: 12887860 (ipc=98.2) sim_rate=184112 (inst/sec) elapsed = 0:0:01:10 / Sun Jul 29 10:19:38 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 127581  inst.: 13032444 (ipc=98.2) sim_rate=183555 (inst/sec) elapsed = 0:0:01:11 / Sun Jul 29 10:19:39 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 129581  inst.: 13224644 (ipc=98.2) sim_rate=183675 (inst/sec) elapsed = 0:0:01:12 / Sun Jul 29 10:19:40 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 131081  inst.: 13371604 (ipc=98.2) sim_rate=183172 (inst/sec) elapsed = 0:0:01:13 / Sun Jul 29 10:19:41 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 133081  inst.: 13564364 (ipc=98.1) sim_rate=183302 (inst/sec) elapsed = 0:0:01:14 / Sun Jul 29 10:19:42 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 134581  inst.: 13708108 (ipc=98.1) sim_rate=182774 (inst/sec) elapsed = 0:0:01:15 / Sun Jul 29 10:19:43 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 136581  inst.: 13904084 (ipc=98.1) sim_rate=182948 (inst/sec) elapsed = 0:0:01:16 / Sun Jul 29 10:19:44 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 138081  inst.: 14050044 (ipc=98.1) sim_rate=182468 (inst/sec) elapsed = 0:0:01:17 / Sun Jul 29 10:19:45 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 140081  inst.: 14249676 (ipc=98.1) sim_rate=182688 (inst/sec) elapsed = 0:0:01:18 / Sun Jul 29 10:19:46 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 141581  inst.: 14391508 (ipc=98.1) sim_rate=182170 (inst/sec) elapsed = 0:0:01:19 / Sun Jul 29 10:19:47 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 143581  inst.: 14585756 (ipc=98.0) sim_rate=182321 (inst/sec) elapsed = 0:0:01:20 / Sun Jul 29 10:19:48 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 145081  inst.: 14727644 (ipc=98.0) sim_rate=181822 (inst/sec) elapsed = 0:0:01:21 / Sun Jul 29 10:19:49 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 147081  inst.: 14924028 (ipc=98.0) sim_rate=182000 (inst/sec) elapsed = 0:0:01:22 / Sun Jul 29 10:19:50 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 148581  inst.: 15069844 (ipc=98.0) sim_rate=181564 (inst/sec) elapsed = 0:0:01:23 / Sun Jul 29 10:19:51 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 150581  inst.: 15266188 (ipc=98.0) sim_rate=181740 (inst/sec) elapsed = 0:0:01:24 / Sun Jul 29 10:19:52 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 152081  inst.: 15409164 (ipc=97.9) sim_rate=181284 (inst/sec) elapsed = 0:0:01:25 / Sun Jul 29 10:19:53 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(5,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 154081  inst.: 15602668 (ipc=97.9) sim_rate=181426 (inst/sec) elapsed = 0:0:01:26 / Sun Jul 29 10:19:54 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 155581  inst.: 15747500 (ipc=97.9) sim_rate=181005 (inst/sec) elapsed = 0:0:01:27 / Sun Jul 29 10:19:55 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 157581  inst.: 15934612 (ipc=97.8) sim_rate=181075 (inst/sec) elapsed = 0:0:01:28 / Sun Jul 29 10:19:56 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 159581  inst.: 16128908 (ipc=97.8) sim_rate=181223 (inst/sec) elapsed = 0:0:01:29 / Sun Jul 29 10:19:57 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 161581  inst.: 16325956 (ipc=97.8) sim_rate=181399 (inst/sec) elapsed = 0:0:01:30 / Sun Jul 29 10:19:58 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 163081  inst.: 16469340 (ipc=97.8) sim_rate=180981 (inst/sec) elapsed = 0:0:01:31 / Sun Jul 29 10:19:59 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 165081  inst.: 16665484 (ipc=97.8) sim_rate=181146 (inst/sec) elapsed = 0:0:01:32 / Sun Jul 29 10:20:00 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(3,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 166081  inst.: 16761012 (ipc=97.8) sim_rate=180225 (inst/sec) elapsed = 0:0:01:33 / Sun Jul 29 10:20:01 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 167081  inst.: 16857436 (ipc=97.8) sim_rate=179334 (inst/sec) elapsed = 0:0:01:34 / Sun Jul 29 10:20:02 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 169081  inst.: 17049612 (ipc=97.7) sim_rate=179469 (inst/sec) elapsed = 0:0:01:35 / Sun Jul 29 10:20:03 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 170581  inst.: 17195268 (ipc=97.7) sim_rate=179117 (inst/sec) elapsed = 0:0:01:36 / Sun Jul 29 10:20:04 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 172581  inst.: 17390892 (ipc=97.7) sim_rate=179287 (inst/sec) elapsed = 0:0:01:37 / Sun Jul 29 10:20:05 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 174081  inst.: 17536380 (ipc=97.7) sim_rate=178942 (inst/sec) elapsed = 0:0:01:38 / Sun Jul 29 10:20:06 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 176081  inst.: 17730716 (ipc=97.7) sim_rate=179098 (inst/sec) elapsed = 0:0:01:39 / Sun Jul 29 10:20:07 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(2,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 177581  inst.: 17877828 (ipc=97.7) sim_rate=178778 (inst/sec) elapsed = 0:0:01:40 / Sun Jul 29 10:20:08 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 179581  inst.: 18071876 (ipc=97.7) sim_rate=178929 (inst/sec) elapsed = 0:0:01:41 / Sun Jul 29 10:20:09 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 181081  inst.: 18221756 (ipc=97.7) sim_rate=178644 (inst/sec) elapsed = 0:0:01:42 / Sun Jul 29 10:20:10 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 182581  inst.: 18370444 (ipc=97.8) sim_rate=178353 (inst/sec) elapsed = 0:0:01:43 / Sun Jul 29 10:20:11 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 184581  inst.: 18558068 (ipc=97.7) sim_rate=178442 (inst/sec) elapsed = 0:0:01:44 / Sun Jul 29 10:20:12 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (140938,45081), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (140964,45081), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 186081  inst.: 18710084 (ipc=97.7) sim_rate=178191 (inst/sec) elapsed = 0:0:01:45 / Sun Jul 29 10:20:13 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (141002,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (141011,45081), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (141035,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (141054,45081), 1 CTAs running
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (141183,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (141211,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (141216,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (141230,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (141232,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (142704,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (142772,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (142789,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (143136,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (143326,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (143363,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 188581  inst.: 18903628 (ipc=97.4) sim_rate=178336 (inst/sec) elapsed = 0:0:01:46 / Sun Jul 29 10:20:14 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (144110,45081), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (144306,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (144329,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (144344,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (144418,45081), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (144480,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (144501,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (144617,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (145414,45081), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (145420,45081), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (145439,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (145460,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (145470,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (145491,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (145496,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (145609,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (145811,45081), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (145826,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (145847,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (145891,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 192081  inst.: 19081244 (ipc=96.3) sim_rate=178329 (inst/sec) elapsed = 0:0:01:47 / Sun Jul 29 10:20:15 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (149521,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (149572,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (149593,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 197581  inst.: 19237572 (ipc=93.8) sim_rate=178125 (inst/sec) elapsed = 0:0:01:48 / Sun Jul 29 10:20:16 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 204081  inst.: 19406380 (ipc=91.0) sim_rate=178040 (inst/sec) elapsed = 0:0:01:49 / Sun Jul 29 10:20:17 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (159299,45081), 3 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (159512,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (159550,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (159562,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (160924,45081), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (160945,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (160981,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (161008,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (161568,45081), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (161631,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (161839,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (161851,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (165091,45081), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (165112,45081), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (165148,45081), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (165172,45081), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 165173
gpu_sim_insn = 14548864
gpu_ipc =      88.0826
gpu_tot_sim_cycle = 210254
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      92.6427
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6037
gpu_stall_icnt2sh    = 43005
gpu_total_sim_rate=178701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383875
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0065
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44539, Miss = 22562, Miss_rate = 0.507, Pending_hits = 3650, Reservation_fails = 56189
	L1D_cache_core[1]: Access = 45010, Miss = 23218, Miss_rate = 0.516, Pending_hits = 3639, Reservation_fails = 59457
	L1D_cache_core[2]: Access = 44622, Miss = 22693, Miss_rate = 0.509, Pending_hits = 3611, Reservation_fails = 60937
	L1D_cache_core[3]: Access = 44324, Miss = 22758, Miss_rate = 0.513, Pending_hits = 3471, Reservation_fails = 53955
	L1D_cache_core[4]: Access = 45202, Miss = 23091, Miss_rate = 0.511, Pending_hits = 3264, Reservation_fails = 59303
	L1D_cache_core[5]: Access = 45680, Miss = 23208, Miss_rate = 0.508, Pending_hits = 3265, Reservation_fails = 58758
	L1D_cache_core[6]: Access = 45168, Miss = 23212, Miss_rate = 0.514, Pending_hits = 3230, Reservation_fails = 59025
	L1D_cache_core[7]: Access = 43992, Miss = 22179, Miss_rate = 0.504, Pending_hits = 3719, Reservation_fails = 54809
	L1D_cache_core[8]: Access = 33850, Miss = 16958, Miss_rate = 0.501, Pending_hits = 2758, Reservation_fails = 37783
	L1D_cache_core[9]: Access = 35683, Miss = 17812, Miss_rate = 0.499, Pending_hits = 2737, Reservation_fails = 36185
	L1D_cache_core[10]: Access = 35794, Miss = 18158, Miss_rate = 0.507, Pending_hits = 2722, Reservation_fails = 27971
	L1D_cache_core[11]: Access = 36743, Miss = 18850, Miss_rate = 0.513, Pending_hits = 2757, Reservation_fails = 44462
	L1D_cache_core[12]: Access = 45906, Miss = 23002, Miss_rate = 0.501, Pending_hits = 3703, Reservation_fails = 50716
	L1D_cache_core[13]: Access = 46040, Miss = 23179, Miss_rate = 0.503, Pending_hits = 3277, Reservation_fails = 58730
	L1D_cache_core[14]: Access = 46056, Miss = 23130, Miss_rate = 0.502, Pending_hits = 3263, Reservation_fails = 58541
	L1D_total_cache_accesses = 638609
	L1D_total_cache_misses = 324010
	L1D_total_cache_miss_rate = 0.5074
	L1D_total_cache_pending_hits = 49066
	L1D_total_cache_reservation_fails = 776821
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 224409
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 552412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5161, 5161, 5161, 5161, 5161, 5161, 5126, 5126, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1209750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33248
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1209750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1626032	W0_Idle:102065	W0_Scoreboard:2880367	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 265984 {8:33248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4521728 {136:33248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 775 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 210253 
mrq_lat_table:3560 	798 	1440 	395 	437 	149 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	318567 	8056 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17828 	39049 	133325 	134786 	1818 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16218 	13548 	3241 	254 	2 	0 	0 	0 	144 	301 	7799 	22906 	36507 	114886 	110983 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	403 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        12        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        34         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1168      1127      1416      1700      1619       431       405       890      6159         0         0         0      1080 
dram[1]:      2227      2559      1186      1168      1139      1378      1695      1629       481       401      4459     10317         0         0         0         0 
dram[2]:      2231      2913      1164      1236      1139      1349      1704      1626       416       398      4852     10729         0         0         0         0 
dram[3]:      2237      2937      1160      1223      1157      1506      1703      1625       409       402      5168     11089         0         0         0         0 
dram[4]:      2241      2941      1252      1211      1119      1115      1714      1641       408       416      5498     11522         0         0         0         0 
dram[5]:      2242      2973      1223      1210      1282      1122      1708      1637       404       413      5878     11824         0         0         0         0 
dram[6]:      2249      2984      1214      1252      1166      1118      1718      1634       434       401      1151       414         0         0         0         0 
dram[7]:      2253      3007      1256      1239      1352      1150      1722      1721       494       397       698       758         0         0         0         0 
dram[8]:      2258      3032      1310      1309      1355      1073      1730      1717       482       392      2862      1306         0         0         0         0 
dram[9]:      2263      3088      1207      1223      1396      1071      1729      1725       408       389      7429      1663         0         0         0         0 
dram[10]:      2211      2669      1154      1169      1376      1104      1672      1722       404       409      7796      2014         0         0         0         0 
dram[11]:      2216      3080      1150      1168      1450      1157      1703      1726       401       404      8122      2407         0         0         0         0 
dram[12]:      2790      3108      1160      1462      1396      1169      1668      1676       426       397      8478      2730         0         0         0         0 
dram[13]:      2614      3113      1158      1243      1372      1157      1676      1685       422       397      8880      3041         0         0         0         0 
dram[14]:      2403      3155      1197      1227      1381      1141      1615      1682       417       392       724       869         0         0         0         0 
dram[15]:      1443      3176      1169      1155      1484      1395      1622      1688       444       406       665       739         0         0      1066         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan  1.000000 
dram[1]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.500000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 34.000000 34.000000 36.000000 37.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 34.000000 34.000000 36.000000 37.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 32.000000 34.000000 36.000000 37.000000 14.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 36.000000 34.000000 36.000000 37.000000 14.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 36.000000 34.000000 36.000000 37.000000 14.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan  1.000000      -nan 
average row locality = 6827/241 = 28.327801
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        32        32        44        42         8         8        28        30        30        30         0         0         0         1 
dram[1]:        20        20        32        32        44        42         8         8        28        30        30        30         0         0         0         0 
dram[2]:        20        20        32        32        44        42         8         8        28        30        30        30         0         0         0         0 
dram[3]:        20        20        32        32        44        42         8         8        28        30        30        30         0         0         0         0 
dram[4]:        20        20        32        32        44        43         8         8        28        30        30        30         0         0         0         0 
dram[5]:        20        20        32        32        44        44         8         8        28        30        30        30         0         0         0         0 
dram[6]:        21        20        32        32        44        44         8         8        28        30        30        30         0         0         0         0 
dram[7]:        22        22        30        32        44        44         8         6        28        30        30        30         0         0         0         0 
dram[8]:        21        22        32        32        44        44         8         6        28        30        30        30         0         0         0         0 
dram[9]:        20        22        32        32        42        44         8         6        28        30        30        30         0         0         0         0 
dram[10]:        22        20        32        32        42        44         8         6        28        30        30        30         0         0         0         0 
dram[11]:        23        20        32        32        42        44         8         6        28        30        30        30         0         0         0         0 
dram[12]:        24        20        32        32        42        44         8         6        28        30        30        30         0         0         0         0 
dram[13]:        22        20        32        32        42        44         8         6        28        30        30        28         0         0         0         0 
dram[14]:        22        20        32        32        42        44         8         6        28        30        30        28         0         0         0         0 
dram[15]:        22        20        32        32        42        44         8         6        28        30        30        28         0         0         1         0 
total reads: 5197
min_bank_accesses = 0!
chip skew: 328/322 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2116      3648      6808      5229       393       372       121       147     75513     63216      2920      2804    none      none      none        3539
dram[1]:       2480      3656      6141      5185       362       343       140       162     81237     67897      2769      2854    none      none      none      none  
dram[2]:       2493      3677      6361      5669       363       321       122       143     35901     61116      2866      2944    none      none      none      none  
dram[3]:       2185      3947      6655      5514       394       332       127       157     31035     68930      2780      2959    none      none      none      none  
dram[4]:       2760      3030      4532      4382       376       341       123       151     36781     73192      2728      2716    none      none      none      none  
dram[5]:       2198      3558      5564      4794       389       351       127       158     35858     64918      2726      2725    none      none      none      none  
dram[6]:       2386      3317      5253      4892       383       384       129       154     33538     59657      3214      3432    none      none      none      none  
dram[7]:       2331      3206      4990      5097       393       406       131       133     39892     69652      3056      3626    none      none      none      none  
dram[8]:       2022      3566      4603      4486       337       368       138       143     39906     63587      2909      2819    none      none      none      none  
dram[9]:       2709      2953      4624      5867       316       361       125       131     31503     60786      2871      3137    none      none      none      none  
dram[10]:       2964      3660      5128      5299       366       376       165       152     37854     74718      3039      2908    none      none      none      none  
dram[11]:       3399      3424      4313      4871       317       351       153       137     37117     67921      2926      3256    none      none      none      none  
dram[12]:       3087      3356      4631      4921       329       346       148       129     36315     56912      3128      3068    none      none      none      none  
dram[13]:       3216      3815      5314      4535       330       355       160       139     40165     65667      2859      3390    none      none      none      none  
dram[14]:       3528      3211      4051      4848       338       387       146       130     39721     70084      3342      3284    none      none      none      none  
dram[15]:       2977      3914      4541      4036       363       374       155       152     32501     61515      2959      3549    none      none        5381    none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519       230       261       539       599       573       293         0         0         0       484
dram[1]:        488       516       545       612       439       488       379       317       462       485       308       288         0         0         0         0
dram[2]:        502       540       533       444       461       424       240       246       498       444       314       304         0         0         0         0
dram[3]:        514       538       481       484       493       480       263       316       424       456       284       290         0         0         0         0
dram[4]:        513       465       419       434       473       476       246       266       364       464       275       290         0         0         0         0
dram[5]:        405       416       559       421       506       516       272       318       495       513       290       290         0         0         0         0
dram[6]:        436       529       613       406       437       481       321       322       775       701       534       673         0         0         0         0
dram[7]:        343       501       431       425       473       536       323       256       446       456       391       461         0         0         0         0
dram[8]:        418       416       498       558       397       542       360       324       462       443       293       304         0         0         0         0
dram[9]:        425       534       521       432       461       452       272       263       445       473       290       285         0         0         0         0
dram[10]:        491       463       497       559       516       460       324       348       343       359       298       297         0         0         0         0
dram[11]:        495       520       455       569       372       445       296       317       362       381       292       284         0         0         0         0
dram[12]:        487       494       475       482       421       453       273       232       301       342       301       286         0         0         0         0
dram[13]:        575       529       504       455       387       496       322       326       434       454       287       308         0         0         0         0
dram[14]:        553       496       313       447       417       504       252       239       380       408       363       357         0         0         0         0
dram[15]:        617       564       663       610       575       531       316       370       369       350       300       301         0         0       525         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159208 n_act=17 n_pre=4 n_req=432 n_rd=656 n_write=208 bw_util=0.01079
n_activity=3900 dram_eff=0.4431
bk0: 42a 159755i bk1: 44a 159770i bk2: 64a 159865i bk3: 64a 159816i bk4: 88a 159347i bk5: 84a 159343i bk6: 16a 159953i bk7: 16a 159982i bk8: 56a 159970i bk9: 60a 159950i bk10: 60a 159961i bk11: 60a 159965i bk12: 0a 160090i bk13: 0a 160092i bk14: 0a 160094i bk15: 2a 160084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00698969
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159225 n_act=14 n_pre=2 n_req=426 n_rd=648 n_write=204 bw_util=0.01064
n_activity=3814 dram_eff=0.4468
bk0: 40a 159787i bk1: 40a 159780i bk2: 64a 159815i bk3: 64a 159801i bk4: 88a 159348i bk5: 84a 159241i bk6: 16a 159949i bk7: 16a 159994i bk8: 56a 159969i bk9: 60a 159946i bk10: 60a 159964i bk11: 60a 159958i bk12: 0a 160089i bk13: 0a 160091i bk14: 0a 160092i bk15: 0a 160093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0112997
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159225 n_act=14 n_pre=2 n_req=426 n_rd=648 n_write=204 bw_util=0.01064
n_activity=3823 dram_eff=0.4457
bk0: 40a 159789i bk1: 40a 159770i bk2: 64a 159901i bk3: 64a 159772i bk4: 88a 159310i bk5: 84a 159278i bk6: 16a 159932i bk7: 16a 159984i bk8: 56a 159974i bk9: 60a 159962i bk10: 60a 159963i bk11: 60a 159964i bk12: 0a 160090i bk13: 0a 160092i bk14: 0a 160092i bk15: 0a 160093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0115183
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159225 n_act=14 n_pre=2 n_req=426 n_rd=648 n_write=204 bw_util=0.01064
n_activity=3796 dram_eff=0.4489
bk0: 40a 159781i bk1: 40a 159779i bk2: 64a 159876i bk3: 64a 159789i bk4: 88a 159408i bk5: 84a 159266i bk6: 16a 159905i bk7: 16a 159970i bk8: 56a 159968i bk9: 60a 159949i bk10: 60a 159959i bk11: 60a 159965i bk12: 0a 160091i bk13: 0a 160091i bk14: 0a 160092i bk15: 0a 160095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00868245
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159223 n_act=14 n_pre=2 n_req=427 n_rd=650 n_write=204 bw_util=0.01067
n_activity=3854 dram_eff=0.4432
bk0: 40a 159792i bk1: 40a 159788i bk2: 64a 159867i bk3: 64a 159820i bk4: 88a 159331i bk5: 86a 159327i bk6: 16a 159935i bk7: 16a 159939i bk8: 56a 159969i bk9: 60a 159950i bk10: 60a 159960i bk11: 60a 159960i bk12: 0a 160090i bk13: 0a 160091i bk14: 0a 160091i bk15: 0a 160095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00771427
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159225 n_act=14 n_pre=2 n_req=426 n_rd=652 n_write=200 bw_util=0.01064
n_activity=3839 dram_eff=0.4439
bk0: 40a 159783i bk1: 40a 159768i bk2: 64a 159864i bk3: 64a 159879i bk4: 88a 159388i bk5: 88a 159270i bk6: 16a 159962i bk7: 16a 159954i bk8: 56a 159968i bk9: 60a 159955i bk10: 60a 159962i bk11: 60a 159961i bk12: 0a 160090i bk13: 0a 160091i bk14: 0a 160091i bk15: 0a 160094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00687725
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159219 n_act=16 n_pre=4 n_req=427 n_rd=654 n_write=200 bw_util=0.01067
n_activity=3789 dram_eff=0.4508
bk0: 42a 159782i bk1: 40a 159800i bk2: 64a 159886i bk3: 64a 159867i bk4: 88a 159346i bk5: 88a 159234i bk6: 16a 159925i bk7: 16a 159957i bk8: 56a 159960i bk9: 60a 159948i bk10: 60a 159961i bk11: 60a 159944i bk12: 0a 160089i bk13: 0a 160092i bk14: 0a 160095i bk15: 0a 160097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00768928
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159219 n_act=17 n_pre=5 n_req=426 n_rd=652 n_write=200 bw_util=0.01064
n_activity=3873 dram_eff=0.44
bk0: 44a 159779i bk1: 44a 159790i bk2: 60a 159895i bk3: 64a 159875i bk4: 88a 159436i bk5: 88a 159275i bk6: 16a 159935i bk7: 12a 159961i bk8: 56a 159967i bk9: 60a 159945i bk10: 60a 159964i bk11: 60a 159958i bk12: 0a 160091i bk13: 0a 160094i bk14: 0a 160097i bk15: 0a 160098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00648373
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159213 n_act=17 n_pre=5 n_req=429 n_rd=654 n_write=204 bw_util=0.01072
n_activity=3920 dram_eff=0.4378
bk0: 42a 159770i bk1: 44a 159771i bk2: 64a 159806i bk3: 64a 159813i bk4: 88a 159440i bk5: 88a 159284i bk6: 16a 159942i bk7: 12a 159995i bk8: 56a 159968i bk9: 60a 159941i bk10: 60a 159966i bk11: 60a 159964i bk12: 0a 160090i bk13: 0a 160093i bk14: 0a 160094i bk15: 0a 160096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00936955
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159219 n_act=15 n_pre=3 n_req=428 n_rd=648 n_write=208 bw_util=0.01069
n_activity=3808 dram_eff=0.4496
bk0: 40a 159778i bk1: 44a 159769i bk2: 64a 159780i bk3: 64a 159781i bk4: 84a 159326i bk5: 88a 159250i bk6: 16a 159913i bk7: 12a 159994i bk8: 56a 159964i bk9: 60a 159945i bk10: 60a 159966i bk11: 60a 159960i bk12: 0a 160091i bk13: 0a 160094i bk14: 0a 160094i bk15: 0a 160094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00962565
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159225 n_act=14 n_pre=2 n_req=426 n_rd=648 n_write=204 bw_util=0.01064
n_activity=3792 dram_eff=0.4494
bk0: 44a 159789i bk1: 40a 159795i bk2: 64a 159788i bk3: 64a 159805i bk4: 84a 159293i bk5: 88a 159262i bk6: 16a 159991i bk7: 12a 159995i bk8: 56a 159969i bk9: 60a 159945i bk10: 60a 159965i bk11: 60a 159967i bk12: 0a 160092i bk13: 0a 160092i bk14: 0a 160092i bk15: 0a 160092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00949448
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159221 n_act=15 n_pre=3 n_req=427 n_rd=650 n_write=204 bw_util=0.01067
n_activity=3834 dram_eff=0.4455
bk0: 46a 159768i bk1: 40a 159749i bk2: 64a 159782i bk3: 64a 159851i bk4: 84a 159346i bk5: 88a 159304i bk6: 16a 159983i bk7: 12a 159976i bk8: 56a 159971i bk9: 60a 159952i bk10: 60a 159962i bk11: 60a 159959i bk12: 0a 160090i bk13: 0a 160094i bk14: 0a 160094i bk15: 0a 160094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00957568
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159219 n_act=15 n_pre=3 n_req=428 n_rd=652 n_write=204 bw_util=0.01069
n_activity=3906 dram_eff=0.4383
bk0: 48a 159757i bk1: 40a 159801i bk2: 64a 159823i bk3: 64a 159879i bk4: 84a 159364i bk5: 88a 159336i bk6: 16a 159983i bk7: 12a 159976i bk8: 56a 159970i bk9: 60a 159963i bk10: 60a 159963i bk11: 60a 159958i bk12: 0a 160091i bk13: 0a 160094i bk14: 0a 160095i bk15: 0a 160095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00813902
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159227 n_act=15 n_pre=3 n_req=424 n_rd=644 n_write=204 bw_util=0.01059
n_activity=3834 dram_eff=0.4424
bk0: 44a 159774i bk1: 40a 159781i bk2: 64a 159814i bk3: 64a 159833i bk4: 84a 159301i bk5: 88a 159314i bk6: 16a 159962i bk7: 12a 159987i bk8: 56a 159967i bk9: 60a 159956i bk10: 60a 159964i bk11: 56a 159971i bk12: 0a 160091i bk13: 0a 160092i bk14: 0a 160092i bk15: 0a 160094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0074769
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159227 n_act=15 n_pre=3 n_req=424 n_rd=644 n_write=204 bw_util=0.01059
n_activity=3828 dram_eff=0.4431
bk0: 44a 159785i bk1: 40a 159774i bk2: 64a 159806i bk3: 64a 159829i bk4: 84a 159364i bk5: 88a 159320i bk6: 16a 159955i bk7: 12a 159990i bk8: 56a 159967i bk9: 60a 159962i bk10: 60a 159959i bk11: 56a 159965i bk12: 0a 160091i bk13: 0a 160093i bk14: 0a 160093i bk15: 0a 160096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00913844
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160093 n_nop=159224 n_act=16 n_pre=3 n_req=425 n_rd=646 n_write=204 bw_util=0.01062
n_activity=3807 dram_eff=0.4465
bk0: 44a 159779i bk1: 40a 159761i bk2: 64a 159804i bk3: 64a 159787i bk4: 84a 159320i bk5: 88a 159302i bk6: 16a 159968i bk7: 12a 160001i bk8: 56a 159973i bk9: 60a 159959i bk10: 60a 159965i bk11: 56a 159972i bk12: 0a 160093i bk13: 0a 160093i bk14: 2a 160083i bk15: 0a 160095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00844509

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24868, Miss = 328, Miss_rate = 0.013, Pending_hits = 145, Reservation_fails = 51
L2_cache_bank[1]: Access = 26720, Miss = 324, Miss_rate = 0.012, Pending_hits = 140, Reservation_fails = 107
L2_cache_bank[2]: Access = 19373, Miss = 324, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 115
L2_cache_bank[3]: Access = 19343, Miss = 324, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 43
L2_cache_bank[4]: Access = 20317, Miss = 325, Miss_rate = 0.016, Pending_hits = 145, Reservation_fails = 104
L2_cache_bank[5]: Access = 19524, Miss = 326, Miss_rate = 0.017, Pending_hits = 121, Reservation_fails = 108
L2_cache_bank[6]: Access = 18137, Miss = 327, Miss_rate = 0.018, Pending_hits = 143, Reservation_fails = 179
L2_cache_bank[7]: Access = 21083, Miss = 326, Miss_rate = 0.015, Pending_hits = 157, Reservation_fails = 222
L2_cache_bank[8]: Access = 20002, Miss = 327, Miss_rate = 0.016, Pending_hits = 154, Reservation_fails = 266
L2_cache_bank[9]: Access = 18188, Miss = 324, Miss_rate = 0.018, Pending_hits = 137, Reservation_fails = 87
L2_cache_bank[10]: Access = 21257, Miss = 324, Miss_rate = 0.015, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[11]: Access = 20254, Miss = 325, Miss_rate = 0.016, Pending_hits = 117, Reservation_fails = 66
L2_cache_bank[12]: Access = 18316, Miss = 326, Miss_rate = 0.018, Pending_hits = 118, Reservation_fails = 87
L2_cache_bank[13]: Access = 20317, Miss = 322, Miss_rate = 0.016, Pending_hits = 105, Reservation_fails = 54
L2_cache_bank[14]: Access = 21177, Miss = 322, Miss_rate = 0.015, Pending_hits = 121, Reservation_fails = 31
L2_cache_bank[15]: Access = 18089, Miss = 323, Miss_rate = 0.018, Pending_hits = 131, Reservation_fails = 78
L2_total_cache_accesses = 326965
L2_total_cache_misses = 5197
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 2116
L2_total_cache_reservation_fails = 1598
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1093
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=460691
icnt_total_pkts_simt_to_mem=868813
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.7865
	minimum = 6
	maximum = 236
Network latency average = 12.1879
	minimum = 6
	maximum = 221
Slowest packet = 91499
Flit latency average = 12.4003
	minimum = 6
	maximum = 220
Slowest flit = 241611
Fragmentation average = 0.000604299
	minimum = 0
	maximum = 208
Injected packet rate average = 0.110205
	minimum = 0.0858675 (at node 8)
	maximum = 0.144327 (at node 16)
Accepted packet rate average = 0.110205
	minimum = 0.0858675 (at node 8)
	maximum = 0.144327 (at node 16)
Injected flit rate average = 0.213436
	minimum = 0.127503 (at node 21)
	maximum = 0.329709 (at node 6)
Accepted flit rate average= 0.213436
	minimum = 0.114516 (at node 8)
	maximum = 0.401633 (at node 16)
Injected packet length average = 1.93672
Accepted packet length average = 1.93672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.2463 (6 samples)
	minimum = 6 (6 samples)
	maximum = 175.5 (6 samples)
Network latency average = 13.9588 (6 samples)
	minimum = 6 (6 samples)
	maximum = 157.667 (6 samples)
Flit latency average = 12.8795 (6 samples)
	minimum = 6 (6 samples)
	maximum = 154.167 (6 samples)
Fragmentation average = 0.000366546 (6 samples)
	minimum = 0 (6 samples)
	maximum = 50.1667 (6 samples)
Injected packet rate average = 0.0517063 (6 samples)
	minimum = 0.0395616 (6 samples)
	maximum = 0.0804265 (6 samples)
Accepted packet rate average = 0.0517063 (6 samples)
	minimum = 0.0395616 (6 samples)
	maximum = 0.0804265 (6 samples)
Injected flit rate average = 0.124903 (6 samples)
	minimum = 0.0687607 (6 samples)
	maximum = 0.261363 (6 samples)
Accepted flit rate average = 0.124903 (6 samples)
	minimum = 0.0711956 (6 samples)
	maximum = 0.211061 (6 samples)
Injected packet size average = 2.41562 (6 samples)
Accepted packet size average = 2.41562 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 49 sec (109 sec)
gpgpu_simulation_rate = 178701 (inst/sec)
gpgpu_simulation_rate = 1928 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,210254)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,210254)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,210254)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,210254)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,210254)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,210254)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,210254)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,210254)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,210254)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,210254)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,210254)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,210254)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,210254)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,210254)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 210754  inst.: 19579748 (ipc=202.5) sim_rate=177997 (inst/sec) elapsed = 0:0:01:50 / Sun Jul 29 10:20:18 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (776,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (780,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (789,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (806,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (819,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (824,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (859,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (860,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (862,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (865,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (868,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (899,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (907,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (924,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (928,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (934,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (938,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (940,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (942,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (944,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (946,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (952,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (953,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (954,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (955,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (956,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (957,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (963,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (975,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (986,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (999,210254), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1000,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1000,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1000,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1002,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1006,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1011,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1015,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1016,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1018,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1022,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1025,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1027,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1039,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1045,210254), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1046,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1059,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1059,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1060,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1066,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1074,210254), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1084,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1088,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1088,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1092,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1106,210254), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 1.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1107
gpu_sim_insn = 116864
gpu_ipc =     105.5682
gpu_tot_sim_cycle = 211361
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      92.7104
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7642
gpu_stall_icnt2sh    = 47437
gpu_total_sim_rate=178139

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385891
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22602, Miss_rate = 0.506, Pending_hits = 3658, Reservation_fails = 56425
	L1D_cache_core[1]: Access = 45096, Miss = 23258, Miss_rate = 0.516, Pending_hits = 3647, Reservation_fails = 59752
	L1D_cache_core[2]: Access = 44708, Miss = 22733, Miss_rate = 0.508, Pending_hits = 3619, Reservation_fails = 61281
	L1D_cache_core[3]: Access = 44406, Miss = 22796, Miss_rate = 0.513, Pending_hits = 3478, Reservation_fails = 54263
	L1D_cache_core[4]: Access = 45262, Miss = 23119, Miss_rate = 0.511, Pending_hits = 3269, Reservation_fails = 59325
	L1D_cache_core[5]: Access = 45738, Miss = 23236, Miss_rate = 0.508, Pending_hits = 3269, Reservation_fails = 58758
	L1D_cache_core[6]: Access = 45228, Miss = 23241, Miss_rate = 0.514, Pending_hits = 3234, Reservation_fails = 59036
	L1D_cache_core[7]: Access = 44058, Miss = 22210, Miss_rate = 0.504, Pending_hits = 3725, Reservation_fails = 54830
	L1D_cache_core[8]: Access = 33936, Miss = 16998, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38015
	L1D_cache_core[9]: Access = 35769, Miss = 17852, Miss_rate = 0.499, Pending_hits = 2745, Reservation_fails = 36471
	L1D_cache_core[10]: Access = 35880, Miss = 18198, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 28264
	L1D_cache_core[11]: Access = 36823, Miss = 18887, Miss_rate = 0.513, Pending_hits = 2764, Reservation_fails = 44744
	L1D_cache_core[12]: Access = 45988, Miss = 23041, Miss_rate = 0.501, Pending_hits = 3709, Reservation_fails = 50962
	L1D_cache_core[13]: Access = 46122, Miss = 23218, Miss_rate = 0.503, Pending_hits = 3283, Reservation_fails = 58995
	L1D_cache_core[14]: Access = 46138, Miss = 23168, Miss_rate = 0.502, Pending_hits = 3271, Reservation_fails = 58812
	L1D_total_cache_accesses = 639777
	L1D_total_cache_misses = 324557
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 49167
	L1D_total_cache_reservation_fails = 779933
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227060
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 552873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5161, 5161, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1213694
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33795
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1213694
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1630400	W0_Idle:109209	W0_Scoreboard:2895883	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 270360 {8:33795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4596120 {136:33795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 775 
averagemflatency = 193 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 211360 
mrq_lat_table:3620 	807 	1451 	410 	445 	149 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	319174 	8485 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17972 	39288 	133824 	134955 	1833 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16233 	13830 	3470 	275 	2 	0 	0 	0 	144 	301 	7799 	22906 	36507 	114886 	111503 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	404 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0        12        10         0         0        28        30         0         0         0         0         0         0 
dram[1]:         0         0         0         0        12        10         0         0        28        30         0         0         0         0         0         0 
dram[2]:         0         0         0         0        12        10         0         0        28        30         0         0         0         0         0         0 
dram[3]:         0         0         0         0        12        10         0         0        28        30         0         0         0         0         0         0 
dram[4]:         0         0         0         0        12        11         0         0        28        30         0         0         0         0         0         0 
dram[5]:         0         0         0         0        12        12         0         0        28        30         0         0         0         0         0         0 
dram[6]:        30         0         0         0        12        12         0         0        28        30         0         0         0         0         0         0 
dram[7]:        30        34         0         0        12        12         0         0        28        30         0         0         0         0         0         0 
dram[8]:        30        34         0         0        12        12         0         0        28        30         0         0         0         0         0         0 
dram[9]:         0        34         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[10]:         0         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[11]:        36         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[12]:        36         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[13]:         1         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[14]:         2         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[15]:         2         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1168      1127      1416      1700      1619       431       405       890      6159         0         0         0      1080 
dram[1]:      2227      2559      1186      1168      1139      1378      1695      1629       481       401      4459     10317         0         0         0         0 
dram[2]:      2231      2913      1164      1236      1139      1349      1704      1626       416       398      4852     10729         0         0         0         0 
dram[3]:      2237      2937      1160      1223      1157      1506      1703      1625       409       402      5168     11089         0         0         0         0 
dram[4]:      2241      2941      1252      1211      1119      1115      1714      1641       408       416      5498     11522         0         0         0       450 
dram[5]:      2242      2973      1223      1210      1282      1122      1708      1637       404       413      5878     11824         0         0         0         0 
dram[6]:      2249      2984      1214      1252      1166      1118      1718      1634       434       401      1151       414         0         0         0         0 
dram[7]:      2253      3007      1256      1239      1352      1150      1722      1721       494       397       698       758         0         0         0         0 
dram[8]:      2258      3032      1310      1309      1355      1073      1730      1717       482       392      2862      1306         0         0         0         0 
dram[9]:      2263      3088      1207      1223      1396      1071      1729      1725       408       389      7429      1663         0         0         0         0 
dram[10]:      2211      2669      1154      1169      1376      1104      1672      1722       404       409      7796      2014         0         0         0         0 
dram[11]:      2216      3080      1150      1168      1450      1157      1703      1726       401       404      8122      2407         0         0         0         0 
dram[12]:      2790      3108      1160      1462      1396      1169      1668      1676       426       397      8478      2730         0         0         0         0 
dram[13]:      2614      3113      1158      1243      1372      1157      1676      1685       422       397      8880      3041         0         0         0         0 
dram[14]:      2403      3155      1197      1227      1381      1141      1615      1682       417       392       724       869         0         0         0         0 
dram[15]:      1443      3176      1169      1155      1484      1395      1622      1688       444       406       665       739         0         0      1066         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 15.000000 17.000000 30.000000 30.000000      -nan      -nan      -nan  1.000000 
dram[1]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 15.000000 17.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 15.000000 17.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 15.000000 17.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.500000 14.000000 12.000000 15.500000 17.000000 30.000000 30.000000      -nan      -nan      -nan  2.000000 
dram[5]: 34.000000 34.000000 34.000000 34.000000 36.000000 37.000000 14.000000 12.000000 16.000000 17.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 34.000000 34.000000 36.000000 37.000000 14.000000 12.000000 16.000000 17.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 32.000000 34.000000 36.000000 37.000000 14.000000 10.000000 16.000000 16.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 36.000000 34.000000 36.000000 37.000000 14.000000 10.000000 16.000000 16.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 36.000000 34.000000 36.000000 37.000000 14.000000 10.000000 16.000000 16.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 30.000000 28.000000      -nan      -nan  1.000000      -nan 
average row locality = 6930/274 = 25.291971
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        32        32        44        42         8         8        30        34        30        30         0         0         0         1 
dram[1]:        20        20        32        32        44        42         8         8        30        34        30        30         0         0         0         0 
dram[2]:        20        20        32        32        44        42         8         8        30        34        30        30         0         0         0         0 
dram[3]:        20        20        32        32        44        42         8         8        30        34        30        30         0         0         0         0 
dram[4]:        20        20        32        32        44        43         8         8        31        34        30        30         0         0         0         2 
dram[5]:        20        20        32        32        44        44         8         8        32        34        30        30         0         0         0         0 
dram[6]:        21        20        32        32        44        44         8         8        32        34        30        30         0         0         0         0 
dram[7]:        22        22        30        32        44        44         8         6        32        32        30        30         0         0         0         0 
dram[8]:        21        22        32        32        44        44         8         6        32        32        30        30         0         0         0         0 
dram[9]:        20        22        32        32        42        44         8         6        32        32        30        30         0         0         0         0 
dram[10]:        22        20        32        32        42        44         8         6        32        32        30        30         0         0         0         0 
dram[11]:        23        20        32        32        42        44         8         6        32        32        30        30         0         0         0         0 
dram[12]:        24        20        32        32        42        44         8         6        32        32        30        30         0         0         0         0 
dram[13]:        22        20        32        32        42        44         8         6        32        32        30        28         0         0         0         0 
dram[14]:        22        20        32        32        42        44         8         6        32        32        30        28         0         0         0         0 
dram[15]:        22        20        32        32        42        44         8         6        32        32        30        28         0         0         1         0 
total reads: 5300
min_bank_accesses = 0!
chip skew: 335/328 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2116      3648      6808      5229       393       372       121       147     70648     56076      2920      2804    none      none      none        3539
dram[1]:       2480      3656      6141      5185       362       343       140       162     76007     60238      2769      2854    none      none      none      none  
dram[2]:       2493      3677      6361      5669       363       321       122       143     33654     54229      2866      2944    none      none      none      none  
dram[3]:       2185      3947      6655      5514       394       332       127       157     29156     61122      2780      2959    none      none      none      none  
dram[4]:       2760      3030      4532      4382       376       341       123       151     33495     64951      2728      2716    none      none      none        6796
dram[5]:       2198      3558      5564      4794       389       351       127       158     31721     57589      2726      2725    none      none      none      none  
dram[6]:       2386      3317      5253      4892       383       384       129       154     29645     52932      3214      3432    none      none      none      none  
dram[7]:       2331      3206      4990      5097       393       406       131       133     35248     65483      3056      3626    none      none      none      none  
dram[8]:       2022      3566      4603      4486       337       368       138       143     35292     59795      2909      2819    none      none      none      none  
dram[9]:       2709      2953      4624      5867       316       361       125       131     27869     57134      2871      3137    none      none      none      none  
dram[10]:       2964      3660      5128      5299       366       376       165       152     33522     70231      3039      2908    none      none      none      none  
dram[11]:       3399      3424      4313      4871       317       351       153       137     32836     63878      2926      3256    none      none      none      none  
dram[12]:       3087      3356      4631      4921       329       346       148       129     32052     53512      3128      3068    none      none      none      none  
dram[13]:       3216      3815      5314      4535       330       355       160       139     35467     61749      2859      3390    none      none      none      none  
dram[14]:       3528      3211      4051      4848       338       387       146       130     35084     65889      3342      3284    none      none      none      none  
dram[15]:       2977      3914      4541      4036       363       374       155       152     28734     57799      2959      3549    none      none        5381    none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519       230       261       539       599       573       293         0         0         0       484
dram[1]:        488       516       545       612       439       488       379       317       462       485       308       288         0         0         0         0
dram[2]:        502       540       533       444       461       424       240       246       498       462       314       304         0         0         0         0
dram[3]:        514       538       481       484       493       480       263       316       524       535       284       290         0         0         0         0
dram[4]:        513       465       419       434       473       476       246       266       557       498       275       290         0         0         0       609
dram[5]:        405       416       559       421       506       516       272       318       522       518       290       290         0         0         0         0
dram[6]:        436       529       613       406       437       481       321       322       775       701       534       673         0         0         0         0
dram[7]:        343       501       431       425       473       536       323       256       449       456       391       461         0         0         0         0
dram[8]:        418       416       498       558       397       542       360       324       504       443       293       304         0         0         0         0
dram[9]:        425       534       521       432       461       452       272       263       445       473       290       285         0         0         0         0
dram[10]:        491       463       497       559       516       460       324       348       566       500       298       297         0         0         0         0
dram[11]:        495       520       455       569       372       445       296       317       502       465       292       284         0         0         0         0
dram[12]:        487       494       475       482       421       453       273       232       455       459       301       286         0         0         0         0
dram[13]:        575       529       504       455       387       496       322       326       456       454       287       308         0         0         0         0
dram[14]:        553       496       313       447       417       504       252       239       464       421       363       357         0         0         0         0
dram[15]:        617       564       663       610       575       531       316       370       405       386       300       301         0         0       525         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160035 n_act=19 n_pre=6 n_req=438 n_rd=668 n_write=208 bw_util=0.01089
n_activity=3953 dram_eff=0.4432
bk0: 42a 160598i bk1: 44a 160613i bk2: 64a 160709i bk3: 64a 160660i bk4: 88a 160191i bk5: 84a 160187i bk6: 16a 160797i bk7: 16a 160826i bk8: 60a 160797i bk9: 68a 160759i bk10: 60a 160803i bk11: 60a 160807i bk12: 0a 160932i bk13: 0a 160934i bk14: 0a 160936i bk15: 2a 160926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00705871
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160052 n_act=16 n_pre=4 n_req=432 n_rd=660 n_write=204 bw_util=0.01074
n_activity=3866 dram_eff=0.447
bk0: 40a 160630i bk1: 40a 160623i bk2: 64a 160658i bk3: 64a 160644i bk4: 88a 160191i bk5: 84a 160084i bk6: 16a 160793i bk7: 16a 160839i bk8: 60a 160794i bk9: 68a 160763i bk10: 60a 160805i bk11: 60a 160800i bk12: 0a 160931i bk13: 0a 160933i bk14: 0a 160935i bk15: 0a 160936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0113337
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160052 n_act=16 n_pre=4 n_req=432 n_rd=660 n_write=204 bw_util=0.01074
n_activity=3877 dram_eff=0.4457
bk0: 40a 160631i bk1: 40a 160612i bk2: 64a 160745i bk3: 64a 160616i bk4: 88a 160154i bk5: 84a 160122i bk6: 16a 160777i bk7: 16a 160829i bk8: 60a 160803i bk9: 68a 160772i bk10: 60a 160804i bk11: 60a 160805i bk12: 0a 160932i bk13: 0a 160934i bk14: 0a 160934i bk15: 0a 160935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0115574
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160052 n_act=16 n_pre=4 n_req=432 n_rd=660 n_write=204 bw_util=0.01074
n_activity=3848 dram_eff=0.4491
bk0: 40a 160624i bk1: 40a 160622i bk2: 64a 160719i bk3: 64a 160632i bk4: 88a 160252i bk5: 84a 160110i bk6: 16a 160749i bk7: 16a 160815i bk8: 60a 160793i bk9: 68a 160766i bk10: 60a 160800i bk11: 60a 160807i bk12: 0a 160933i bk13: 0a 160933i bk14: 0a 160934i bk15: 0a 160937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00873018
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160043 n_act=17 n_pre=4 n_req=436 n_rd=668 n_write=204 bw_util=0.01084
n_activity=3933 dram_eff=0.4434
bk0: 40a 160634i bk1: 40a 160630i bk2: 64a 160710i bk3: 64a 160663i bk4: 88a 160175i bk5: 86a 160171i bk6: 16a 160779i bk7: 16a 160783i bk8: 62a 160790i bk9: 68a 160765i bk10: 60a 160802i bk11: 60a 160802i bk12: 0a 160932i bk13: 0a 160933i bk14: 0a 160935i bk15: 4a 160922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00781056
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160048 n_act=16 n_pre=4 n_req=434 n_rd=668 n_write=200 bw_util=0.01079
n_activity=3903 dram_eff=0.4448
bk0: 40a 160626i bk1: 40a 160611i bk2: 64a 160707i bk3: 64a 160722i bk4: 88a 160232i bk5: 88a 160114i bk6: 16a 160806i bk7: 16a 160798i bk8: 64a 160786i bk9: 68a 160769i bk10: 60a 160803i bk11: 60a 160803i bk12: 0a 160932i bk13: 0a 160933i bk14: 0a 160934i bk15: 0a 160937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00690958
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160042 n_act=18 n_pre=6 n_req=435 n_rd=670 n_write=200 bw_util=0.01081
n_activity=3851 dram_eff=0.4518
bk0: 42a 160625i bk1: 40a 160643i bk2: 64a 160729i bk3: 64a 160710i bk4: 88a 160189i bk5: 88a 160077i bk6: 16a 160769i bk7: 16a 160801i bk8: 64a 160777i bk9: 68a 160753i bk10: 60a 160802i bk11: 60a 160786i bk12: 0a 160932i bk13: 0a 160935i bk14: 0a 160938i bk15: 0a 160940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00773599
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160046 n_act=19 n_pre=7 n_req=432 n_rd=664 n_write=200 bw_util=0.01074
n_activity=3929 dram_eff=0.4398
bk0: 44a 160622i bk1: 44a 160633i bk2: 60a 160738i bk3: 64a 160718i bk4: 88a 160279i bk5: 88a 160118i bk6: 16a 160778i bk7: 12a 160805i bk8: 64a 160785i bk9: 64a 160765i bk10: 60a 160805i bk11: 60a 160801i bk12: 0a 160934i bk13: 0a 160937i bk14: 0a 160940i bk15: 0a 160941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00649948
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160040 n_act=19 n_pre=7 n_req=435 n_rd=666 n_write=204 bw_util=0.01081
n_activity=3967 dram_eff=0.4386
bk0: 42a 160613i bk1: 44a 160614i bk2: 64a 160649i bk3: 64a 160656i bk4: 88a 160284i bk5: 88a 160128i bk6: 16a 160786i bk7: 12a 160839i bk8: 64a 160784i bk9: 64a 160755i bk10: 60a 160807i bk11: 60a 160806i bk12: 0a 160932i bk13: 0a 160935i bk14: 0a 160937i bk15: 0a 160939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00945718
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160046 n_act=17 n_pre=5 n_req=434 n_rd=660 n_write=208 bw_util=0.01079
n_activity=3859 dram_eff=0.4499
bk0: 40a 160621i bk1: 44a 160612i bk2: 64a 160623i bk3: 64a 160624i bk4: 84a 160169i bk5: 88a 160094i bk6: 16a 160757i bk7: 12a 160839i bk8: 64a 160776i bk9: 64a 160757i bk10: 60a 160806i bk11: 60a 160802i bk12: 0a 160933i bk13: 0a 160936i bk14: 0a 160936i bk15: 0a 160937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00969329
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160052 n_act=16 n_pre=4 n_req=432 n_rd=660 n_write=204 bw_util=0.01074
n_activity=3838 dram_eff=0.4502
bk0: 44a 160631i bk1: 40a 160638i bk2: 64a 160631i bk3: 64a 160649i bk4: 84a 160137i bk5: 88a 160106i bk6: 16a 160835i bk7: 12a 160840i bk8: 64a 160779i bk9: 64a 160750i bk10: 60a 160806i bk11: 60a 160809i bk12: 0a 160934i bk13: 0a 160934i bk14: 0a 160934i bk15: 0a 160934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00953174
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160048 n_act=17 n_pre=5 n_req=433 n_rd=662 n_write=204 bw_util=0.01076
n_activity=3884 dram_eff=0.4459
bk0: 46a 160611i bk1: 40a 160592i bk2: 64a 160625i bk3: 64a 160694i bk4: 84a 160189i bk5: 88a 160148i bk6: 16a 160827i bk7: 12a 160820i bk8: 64a 160787i bk9: 64a 160769i bk10: 60a 160803i bk11: 60a 160801i bk12: 0a 160932i bk13: 0a 160937i bk14: 0a 160937i bk15: 0a 160937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0096498
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160046 n_act=17 n_pre=5 n_req=434 n_rd=664 n_write=204 bw_util=0.01079
n_activity=3955 dram_eff=0.4389
bk0: 48a 160600i bk1: 40a 160644i bk2: 64a 160666i bk3: 64a 160722i bk4: 84a 160208i bk5: 88a 160180i bk6: 16a 160827i bk7: 12a 160820i bk8: 64a 160786i bk9: 64a 160781i bk10: 60a 160804i bk11: 60a 160800i bk12: 0a 160933i bk13: 0a 160936i bk14: 0a 160938i bk15: 0a 160938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00826416
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160054 n_act=17 n_pre=5 n_req=430 n_rd=656 n_write=204 bw_util=0.01069
n_activity=3892 dram_eff=0.4419
bk0: 44a 160617i bk1: 40a 160624i bk2: 64a 160658i bk3: 64a 160677i bk4: 84a 160145i bk5: 88a 160158i bk6: 16a 160806i bk7: 12a 160831i bk8: 64a 160785i bk9: 64a 160781i bk10: 60a 160805i bk11: 56a 160813i bk12: 0a 160933i bk13: 0a 160934i bk14: 0a 160934i bk15: 0a 160936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00753716
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160054 n_act=17 n_pre=5 n_req=430 n_rd=656 n_write=204 bw_util=0.01069
n_activity=3883 dram_eff=0.443
bk0: 44a 160628i bk1: 40a 160617i bk2: 64a 160649i bk3: 64a 160672i bk4: 84a 160207i bk5: 88a 160163i bk6: 16a 160799i bk7: 12a 160834i bk8: 64a 160786i bk9: 64a 160779i bk10: 60a 160801i bk11: 56a 160807i bk12: 0a 160934i bk13: 0a 160936i bk14: 0a 160936i bk15: 0a 160939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00918999
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160936 n_nop=160051 n_act=18 n_pre=5 n_req=431 n_rd=658 n_write=204 bw_util=0.01071
n_activity=3855 dram_eff=0.4472
bk0: 44a 160622i bk1: 40a 160604i bk2: 64a 160647i bk3: 64a 160630i bk4: 84a 160163i bk5: 88a 160145i bk6: 16a 160811i bk7: 12a 160845i bk8: 64a 160789i bk9: 64a 160784i bk10: 60a 160806i bk11: 56a 160814i bk12: 0a 160936i bk13: 0a 160936i bk14: 2a 160926i bk15: 0a 160938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00853134

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24930, Miss = 334, Miss_rate = 0.013, Pending_hits = 158, Reservation_fails = 107
L2_cache_bank[1]: Access = 26786, Miss = 330, Miss_rate = 0.012, Pending_hits = 153, Reservation_fails = 210
L2_cache_bank[2]: Access = 19433, Miss = 330, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 179
L2_cache_bank[3]: Access = 19403, Miss = 330, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 79
L2_cache_bank[4]: Access = 20416, Miss = 334, Miss_rate = 0.016, Pending_hits = 162, Reservation_fails = 281
L2_cache_bank[5]: Access = 19606, Miss = 334, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 256
L2_cache_bank[6]: Access = 18211, Miss = 335, Miss_rate = 0.018, Pending_hits = 166, Reservation_fails = 326
L2_cache_bank[7]: Access = 21151, Miss = 332, Miss_rate = 0.016, Pending_hits = 169, Reservation_fails = 360
L2_cache_bank[8]: Access = 20066, Miss = 333, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 317
L2_cache_bank[9]: Access = 18244, Miss = 330, Miss_rate = 0.018, Pending_hits = 150, Reservation_fails = 182
L2_cache_bank[10]: Access = 21321, Miss = 330, Miss_rate = 0.015, Pending_hits = 126, Reservation_fails = 67
L2_cache_bank[11]: Access = 20322, Miss = 331, Miss_rate = 0.016, Pending_hits = 129, Reservation_fails = 197
L2_cache_bank[12]: Access = 18372, Miss = 332, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 220
L2_cache_bank[13]: Access = 20381, Miss = 328, Miss_rate = 0.016, Pending_hits = 117, Reservation_fails = 232
L2_cache_bank[14]: Access = 21245, Miss = 328, Miss_rate = 0.015, Pending_hits = 137, Reservation_fails = 93
L2_cache_bank[15]: Access = 18145, Miss = 329, Miss_rate = 0.018, Pending_hits = 142, Reservation_fails = 118
L2_total_cache_accesses = 328032
L2_total_cache_misses = 5300
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 2346
L2_total_cache_reservation_fails = 3224
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=463946
icnt_total_pkts_simt_to_mem=870760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.798
	minimum = 6
	maximum = 94
Network latency average = 16.6668
	minimum = 6
	maximum = 71
Slowest packet = 654076
Flit latency average = 15.0494
	minimum = 6
	maximum = 67
Slowest flit = 1331566
Fragmentation average = 0.00562324
	minimum = 0
	maximum = 12
Injected packet rate average = 0.0621849
	minimum = 0.0487805 (at node 5)
	maximum = 0.0894309 (at node 19)
Accepted packet rate average = 0.0621849
	minimum = 0.0487805 (at node 5)
	maximum = 0.0894309 (at node 19)
Injected flit rate average = 0.151587
	minimum = 0.0876242 (at node 4)
	maximum = 0.317073 (at node 19)
Accepted flit rate average= 0.151587
	minimum = 0.0849142 (at node 24)
	maximum = 0.214995 (at node 0)
Injected packet length average = 2.43768
Accepted packet length average = 2.43768
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0394 (7 samples)
	minimum = 6 (7 samples)
	maximum = 163.857 (7 samples)
Network latency average = 14.3456 (7 samples)
	minimum = 6 (7 samples)
	maximum = 145.286 (7 samples)
Flit latency average = 13.1895 (7 samples)
	minimum = 6 (7 samples)
	maximum = 141.714 (7 samples)
Fragmentation average = 0.0011175 (7 samples)
	minimum = 0 (7 samples)
	maximum = 44.7143 (7 samples)
Injected packet rate average = 0.0532032 (7 samples)
	minimum = 0.0408785 (7 samples)
	maximum = 0.0817129 (7 samples)
Accepted packet rate average = 0.0532032 (7 samples)
	minimum = 0.0408785 (7 samples)
	maximum = 0.0817129 (7 samples)
Injected flit rate average = 0.128715 (7 samples)
	minimum = 0.0714555 (7 samples)
	maximum = 0.269322 (7 samples)
Accepted flit rate average = 0.128715 (7 samples)
	minimum = 0.0731554 (7 samples)
	maximum = 0.211623 (7 samples)
Injected packet size average = 2.41931 (7 samples)
Accepted packet size average = 2.41931 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 50 sec (110 sec)
gpgpu_simulation_rate = 178139 (inst/sec)
gpgpu_simulation_rate = 1921 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,211361)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,211361)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1840,211361), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2150,211361), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 4.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2151
gpu_sim_insn = 94721
gpu_ipc =      44.0358
gpu_tot_sim_cycle = 213512
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      92.2200
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7642
gpu_stall_icnt2sh    = 47495
gpu_total_sim_rate=179000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387633
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22602, Miss_rate = 0.506, Pending_hits = 3658, Reservation_fails = 56425
	L1D_cache_core[1]: Access = 45096, Miss = 23258, Miss_rate = 0.516, Pending_hits = 3647, Reservation_fails = 59752
	L1D_cache_core[2]: Access = 44708, Miss = 22733, Miss_rate = 0.508, Pending_hits = 3619, Reservation_fails = 61281
	L1D_cache_core[3]: Access = 44406, Miss = 22796, Miss_rate = 0.513, Pending_hits = 3478, Reservation_fails = 54263
	L1D_cache_core[4]: Access = 45550, Miss = 23215, Miss_rate = 0.510, Pending_hits = 3269, Reservation_fails = 59588
	L1D_cache_core[5]: Access = 45900, Miss = 23290, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58911
	L1D_cache_core[6]: Access = 45228, Miss = 23241, Miss_rate = 0.514, Pending_hits = 3234, Reservation_fails = 59036
	L1D_cache_core[7]: Access = 44058, Miss = 22210, Miss_rate = 0.504, Pending_hits = 3725, Reservation_fails = 54830
	L1D_cache_core[8]: Access = 33936, Miss = 16998, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38015
	L1D_cache_core[9]: Access = 35769, Miss = 17852, Miss_rate = 0.499, Pending_hits = 2745, Reservation_fails = 36471
	L1D_cache_core[10]: Access = 35880, Miss = 18198, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 28264
	L1D_cache_core[11]: Access = 36823, Miss = 18887, Miss_rate = 0.513, Pending_hits = 2764, Reservation_fails = 44744
	L1D_cache_core[12]: Access = 45988, Miss = 23041, Miss_rate = 0.501, Pending_hits = 3709, Reservation_fails = 50962
	L1D_cache_core[13]: Access = 46122, Miss = 23218, Miss_rate = 0.503, Pending_hits = 3283, Reservation_fails = 58995
	L1D_cache_core[14]: Access = 46138, Miss = 23168, Miss_rate = 0.502, Pending_hits = 3271, Reservation_fails = 58812
	L1D_total_cache_accesses = 640227
	L1D_total_cache_misses = 324707
	L1D_total_cache_miss_rate = 0.5072
	L1D_total_cache_pending_hits = 49167
	L1D_total_cache_reservation_fails = 780349
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227476
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 552873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5161, 5161, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1214410
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33895
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1214410
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1630713	W0_Idle:110139	W0_Scoreboard:2899330	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 271160 {8:33895,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4609720 {136:33895,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 775 
averagemflatency = 193 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 213511 
mrq_lat_table:3703 	827 	1508 	444 	451 	149 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	319294 	8515 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18085 	39325 	133824 	134955 	1833 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16273 	13848 	3489 	298 	2 	0 	0 	0 	144 	301 	7799 	22906 	36507 	114886 	111553 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	407 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0        12        10         0         0        28        30         0         0         0         0         0         0 
dram[1]:         0         0         0         0        12        10         0         0        28        30         0         0         0         0         0         0 
dram[2]:         0         0         0         0        12        10         0         0        28        30         0         0         0         0         0         0 
dram[3]:         0         0         0         0        12        10         0         0        28        30         0         0         0         0         0         0 
dram[4]:         0         0         0         0        12        11         0         0        28        30         0         0         0         0         0         0 
dram[5]:         0         0         0         0        12        12         0         0        28        30         0         0         0         0         0         0 
dram[6]:        30         0         0         0        12        12         0         0        28        30         0         0         0         0         0         0 
dram[7]:        30        34         0         0        12        12         0         0        28        30         0         0         0         0         0         0 
dram[8]:        30        34         0         0        12        12         0         0        28        30         0         0         0         0         0         0 
dram[9]:         0        34         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[10]:         0         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[11]:        36         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[12]:        36         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[13]:         1         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[14]:         2         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
dram[15]:         2         0         0         0        10        12         0         0        28        30         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2460      1961      1185      1168      1127      1416      1700      1619       431       405       890      6159      1386      1080         0      1080 
dram[1]:      2227      2559      1186      1168      1139      1378      1695      1629       481       401      4459     10317      1373      1134         0         0 
dram[2]:      2231      2913      1164      1236      1139      1349      1704      1626       416       398      4852     10729      1361      1130         0         0 
dram[3]:      2237      2937      1160      1223      1157      1506      1703      1625       409       402      5168     11089      1492      1118         0         0 
dram[4]:      2241      2941      1252      1211      1119      1115      1714      1641       408       416      5498     11522      1481      1114         0       450 
dram[5]:      2242      2973      1223      1210      1282      1122      1708      1637       404       413      5878     11824      1420      1295         0         0 
dram[6]:      2249      2984      1214      1252      1166      1118      1718      1634       434       401      1151       414      1408      1284         0         0 
dram[7]:      2253      3007      1256      1239      1352      1150      1722      1721       494       397       698       758      1444      1126         0         0 
dram[8]:      2258      3032      1310      1309      1355      1073      1730      1717       482       392      2862      1306      1432      1122         0         0 
dram[9]:      2263      3088      1207      1223      1396      1071      1729      1725       408       389      7429      1663      1470      1151         0         0 
dram[10]:      2211      2669      1154      1169      1376      1104      1672      1722       404       409      7796      2014      1457      1147         0         0 
dram[11]:      2216      3080      1150      1168      1450      1157      1703      1726       401       404      8122      2407      1070      1143         0         0 
dram[12]:      2790      3108      1160      1462      1396      1169      1668      1676       426       397      8478      2730      1066      1138         0         0 
dram[13]:      2614      3113      1158      1243      1372      1157      1676      1685       422       397      8880      3041      1092      1705         0         0 
dram[14]:      2403      3155      1197      1227      1381      1141      1615      1682       417       392       724       869      1088      1762         0         0 
dram[15]:      1443      3176      1169      1155      1484      1395      1622      1688       444       406       665       739      1084      1773      1066         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 15.000000 17.000000 34.000000 32.000000  6.000000  2.000000      -nan  1.000000 
dram[1]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 15.000000 17.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[2]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 15.000000 17.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[3]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.000000 14.000000 12.000000 15.000000 17.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[4]: 34.000000 34.000000 34.000000 36.000000 36.000000 36.500000 14.000000 12.000000 15.500000 17.000000 34.000000 32.000000  6.000000  2.000000      -nan  2.000000 
dram[5]: 34.000000 34.000000 34.000000 34.000000 36.000000 37.000000 14.000000 12.000000 16.000000 17.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[6]: 11.666667 34.000000 34.000000 34.000000 36.000000 37.000000 14.000000 12.000000 16.000000 17.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[7]: 12.000000 18.000000 32.000000 34.000000 36.000000 37.000000 14.000000 10.000000 16.000000 16.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[8]: 11.666667 18.000000 36.000000 34.000000 36.000000 37.000000 14.000000 10.000000 16.000000 16.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[9]: 34.000000 18.000000 36.000000 34.000000 36.000000 37.000000 14.000000 10.000000 16.000000 16.000000 34.000000 32.000000  4.000000  2.000000      -nan      -nan 
dram[10]: 36.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 32.000000 32.000000  2.000000  2.000000      -nan      -nan 
dram[11]: 18.500000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 32.000000 32.000000  2.000000  2.000000      -nan      -nan 
dram[12]: 19.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 32.000000 32.000000  2.000000  2.000000      -nan      -nan 
dram[13]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 32.000000 30.000000  2.000000  4.000000      -nan      -nan 
dram[14]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 32.000000 34.000000  2.000000  4.000000      -nan      -nan 
dram[15]: 18.000000 34.000000 36.000000 34.000000 36.000000 37.000000 12.000000 10.000000 16.000000 16.000000 32.000000 34.000000  2.000000  4.000000  1.000000      -nan 
average row locality = 7130/306 = 23.300653
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        32        32        44        42         8         8        30        34        32        32         4         2         0         1 
dram[1]:        20        20        32        32        44        42         8         8        30        34        32        32         4         2         0         0 
dram[2]:        20        20        32        32        44        42         8         8        30        34        32        32         4         2         0         0 
dram[3]:        20        20        32        32        44        42         8         8        30        34        32        32         4         2         0         0 
dram[4]:        20        20        32        32        44        43         8         8        31        34        32        32         4         2         0         2 
dram[5]:        20        20        32        32        44        44         8         8        32        34        32        32         4         2         0         0 
dram[6]:        21        20        32        32        44        44         8         8        32        34        32        32         4         2         0         0 
dram[7]:        22        22        30        32        44        44         8         6        32        32        32        32         4         2         0         0 
dram[8]:        21        22        32        32        44        44         8         6        32        32        32        32         4         2         0         0 
dram[9]:        20        22        32        32        42        44         8         6        32        32        32        32         3         2         0         0 
dram[10]:        22        20        32        32        42        44         8         6        32        32        31        32         2         2         0         0 
dram[11]:        23        20        32        32        42        44         8         6        32        32        32        32         2         2         0         0 
dram[12]:        24        20        32        32        42        44         8         6        32        32        32        32         2         2         0         0 
dram[13]:        22        20        32        32        42        44         8         6        32        32        32        30         2         2         0         0 
dram[14]:        22        20        32        32        42        44         8         6        32        32        32        32         2         2         0         0 
dram[15]:        22        20        32        32        42        44         8         6        32        32        32        32         2         2         1         0 
total reads: 5450
min_bank_accesses = 0!
chip skew: 345/336 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       2116      3648      6808      5229       393       372       121       147     70648     56076      2589      2644       148       234    none        3539
dram[1]:       2480      3656      6141      5185       362       343       140       162     76007     60238      2456      2694       143       248    none      none  
dram[2]:       2493      3677      6361      5669       363       321       122       143     33654     54229      2541      2779       143       256    none      none  
dram[3]:       2185      3947      6655      5514       394       332       127       157     29156     61122      2465      2789       144       327    none      none  
dram[4]:       2760      3030      4532      4382       376       341       123       151     33495     64951      2419      2560       144       281    none        6796
dram[5]:       2198      3558      5564      4794       389       351       127       158     31721     57589      2417      2570       144       219    none      none  
dram[6]:       2386      3317      5253      4892       383       384       129       154     29645     52932      2848      3233       143       218    none      none  
dram[7]:       2331      3206      4990      5097       393       406       131       133     35248     65483      2709      3416       146       280    none      none  
dram[8]:       2022      3566      4603      4486       337       368       138       143     35292     59795      2580      2659       147       288    none      none  
dram[9]:       2709      2953      4624      5867       316       361       125       131     27869     57134      2546      2954       163       272    none      none  
dram[10]:       2964      3660      5128      5299       366       376       165       152     33522     70231      2855      2739       220       280    none      none  
dram[11]:       3399      3424      4313      4871       317       351       153       137     32836     63878      2757      3072       229       289    none      none  
dram[12]:       3087      3356      4631      4921       329       346       148       129     32052     53512      2946      2896       222       297    none      none  
dram[13]:       3216      3815      5314      4535       330       355       160       139     35467     61749      2697      3178       235       104    none      none  
dram[14]:       3528      3211      4051      4848       338       387       146       130     35084     65889      3148      2729       243       107    none      none  
dram[15]:       2977      3914      4541      4036       363       374       155       152     28734     57799      2791      2948       253       112      5381    none  
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519       230       261       539       599       573       293       231       249         0       484
dram[1]:        488       516       545       612       439       488       379       317       462       485       308       314       220       275         0         0
dram[2]:        502       540       533       444       461       424       240       246       498       462       314       322       220       283         0         0
dram[3]:        514       538       481       484       493       480       263       316       524       535       284       290       221       351         0         0
dram[4]:        513       465       419       434       473       476       246       266       557       498       275       290       221       311         0       609
dram[5]:        405       416       559       421       506       516       272       318       522       518       290       290       220       219         0         0
dram[6]:        436       529       613       406       437       481       321       322       775       701       534       673       220       219         0         0
dram[7]:        343       501       431       425       473       536       323       256       449       456       391       461       221       310         0         0
dram[8]:        418       416       498       558       397       542       360       324       504       443       293       304       231       318         0         0
dram[9]:        425       534       521       432       461       452       272       263       445       473       290       285       221       302         0         0
dram[10]:        491       463       497       559       516       460       324       348       566       500       298       297       220       310         0         0
dram[11]:        495       520       455       569       372       445       296       317       502       465       292       310       238       319         0         0
dram[12]:        487       494       475       482       421       453       273       232       455       459       301       318       228       327         0         0
dram[13]:        575       529       504       455       387       496       322       326       456       454       291       308       247       211         0         0
dram[14]:        553       496       313       447       417       504       252       239       464       421       363       357       255       215         0         0
dram[15]:        617       564       663       610       575       531       316       370       405       386       300       301       265       228       525         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161643 n_act=21 n_pre=6 n_req=452 n_rd=688 n_write=216 bw_util=0.01112
n_activity=4095 dram_eff=0.4415
bk0: 42a 162235i bk1: 44a 162250i bk2: 64a 162347i bk3: 64a 162298i bk4: 88a 161829i bk5: 84a 161825i bk6: 16a 162435i bk7: 16a 162464i bk8: 60a 162436i bk9: 68a 162398i bk10: 64a 162406i bk11: 64a 162436i bk12: 8a 162510i bk13: 4a 162555i bk14: 0a 162572i bk15: 2a 162563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00721518
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161660 n_act=18 n_pre=4 n_req=446 n_rd=680 n_write=212 bw_util=0.01097
n_activity=3999 dram_eff=0.4461
bk0: 40a 162267i bk1: 40a 162260i bk2: 64a 162296i bk3: 64a 162282i bk4: 88a 161829i bk5: 84a 161722i bk6: 16a 162431i bk7: 16a 162477i bk8: 60a 162433i bk9: 68a 162402i bk10: 64a 162408i bk11: 64a 162429i bk12: 8a 162504i bk13: 4a 162554i bk14: 0a 162572i bk15: 0a 162573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0113979
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161660 n_act=18 n_pre=4 n_req=446 n_rd=680 n_write=212 bw_util=0.01097
n_activity=4019 dram_eff=0.4439
bk0: 40a 162268i bk1: 40a 162249i bk2: 64a 162383i bk3: 64a 162254i bk4: 88a 161792i bk5: 84a 161760i bk6: 16a 162415i bk7: 16a 162467i bk8: 60a 162442i bk9: 68a 162411i bk10: 64a 162407i bk11: 64a 162434i bk12: 8a 162518i bk13: 4a 162555i bk14: 0a 162570i bk15: 0a 162572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0116132
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161660 n_act=18 n_pre=4 n_req=446 n_rd=680 n_write=212 bw_util=0.01097
n_activity=3988 dram_eff=0.4473
bk0: 40a 162261i bk1: 40a 162259i bk2: 64a 162357i bk3: 64a 162270i bk4: 88a 161890i bk5: 84a 161748i bk6: 16a 162387i bk7: 16a 162453i bk8: 60a 162432i bk9: 68a 162405i bk10: 64a 162403i bk11: 64a 162436i bk12: 8a 162517i bk13: 4a 162542i bk14: 0a 162571i bk15: 0a 162574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00889441
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7f7f1f1ebbb0 :  mf: uid=1817324, sid04:w15, part=4, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (213511), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161652 n_act=19 n_pre=4 n_req=450 n_rd=687 n_write=212 bw_util=0.01106
n_activity=4064 dram_eff=0.4424
bk0: 40a 162270i bk1: 40a 162266i bk2: 64a 162347i bk3: 64a 162300i bk4: 88a 161813i bk5: 86a 161809i bk6: 16a 162417i bk7: 16a 162421i bk8: 62a 162430i bk9: 68a 162405i bk10: 64a 162406i bk11: 64a 162432i bk12: 7a 162500i bk13: 4a 162542i bk14: 0a 162571i bk15: 4a 162558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00799636
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7f7f1d06ca60 :  mf: uid=1817323, sid04:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (213506), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161656 n_act=18 n_pre=4 n_req=448 n_rd=688 n_write=208 bw_util=0.01102
n_activity=4045 dram_eff=0.443
bk0: 40a 162263i bk1: 40a 162248i bk2: 64a 162345i bk3: 64a 162360i bk4: 88a 161870i bk5: 88a 161752i bk6: 16a 162444i bk7: 16a 162436i bk8: 64a 162424i bk9: 68a 162407i bk10: 64a 162407i bk11: 64a 162433i bk12: 8a 162519i bk13: 4a 162554i bk14: 0a 162570i bk15: 0a 162573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00698759
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161650 n_act=20 n_pre=6 n_req=449 n_rd=690 n_write=208 bw_util=0.01105
n_activity=3986 dram_eff=0.4506
bk0: 42a 162262i bk1: 40a 162280i bk2: 64a 162367i bk3: 64a 162348i bk4: 88a 161827i bk5: 88a 161715i bk6: 16a 162407i bk7: 16a 162439i bk8: 64a 162415i bk9: 68a 162391i bk10: 64a 162397i bk11: 64a 162416i bk12: 8a 162513i bk13: 4a 162556i bk14: 0a 162574i bk15: 0a 162576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00781798
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161654 n_act=21 n_pre=7 n_req=446 n_rd=684 n_write=208 bw_util=0.01097
n_activity=4069 dram_eff=0.4384
bk0: 44a 162259i bk1: 44a 162270i bk2: 60a 162376i bk3: 64a 162356i bk4: 88a 161917i bk5: 88a 161756i bk6: 16a 162416i bk7: 12a 162443i bk8: 64a 162424i bk9: 64a 162404i bk10: 64a 162408i bk11: 64a 162428i bk12: 8a 162520i bk13: 4a 162546i bk14: 0a 162577i bk15: 0a 162578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00661237
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161648 n_act=21 n_pre=7 n_req=449 n_rd=686 n_write=212 bw_util=0.01105
n_activity=4097 dram_eff=0.4384
bk0: 42a 162250i bk1: 44a 162251i bk2: 64a 162287i bk3: 64a 162294i bk4: 88a 161922i bk5: 88a 161766i bk6: 16a 162424i bk7: 12a 162477i bk8: 64a 162423i bk9: 64a 162394i bk10: 64a 162392i bk11: 64a 162433i bk12: 8a 162503i bk13: 4a 162544i bk14: 0a 162573i bk15: 0a 162576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0097371
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161658 n_act=19 n_pre=5 n_req=446 n_rd=678 n_write=214 bw_util=0.01097
n_activity=3979 dram_eff=0.4484
bk0: 40a 162258i bk1: 44a 162249i bk2: 64a 162261i bk3: 64a 162262i bk4: 84a 161807i bk5: 88a 161732i bk6: 16a 162395i bk7: 12a 162477i bk8: 64a 162415i bk9: 64a 162396i bk10: 64a 162405i bk11: 64a 162431i bk12: 6a 162537i bk13: 4a 162557i bk14: 0a 162573i bk15: 0a 162574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00983552
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161672 n_act=18 n_pre=4 n_req=440 n_rd=674 n_write=206 bw_util=0.01083
n_activity=3914 dram_eff=0.4497
bk0: 44a 162268i bk1: 40a 162275i bk2: 64a 162269i bk3: 64a 162287i bk4: 84a 161775i bk5: 88a 161744i bk6: 16a 162473i bk7: 12a 162478i bk8: 64a 162418i bk9: 64a 162389i bk10: 62a 162427i bk11: 64a 162438i bk12: 4a 162556i bk13: 4a 162555i bk14: 0a 162571i bk15: 0a 162571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00954027
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161668 n_act=19 n_pre=5 n_req=441 n_rd=678 n_write=204 bw_util=0.01085
n_activity=3950 dram_eff=0.4466
bk0: 46a 162248i bk1: 40a 162230i bk2: 64a 162263i bk3: 64a 162332i bk4: 84a 161827i bk5: 88a 161786i bk6: 16a 162465i bk7: 12a 162458i bk8: 64a 162425i bk9: 64a 162407i bk10: 64a 162429i bk11: 64a 162430i bk12: 4a 162555i bk13: 4a 162558i bk14: 0a 162574i bk15: 0a 162574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00970635
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161666 n_act=19 n_pre=5 n_req=442 n_rd=680 n_write=204 bw_util=0.01088
n_activity=4021 dram_eff=0.4397
bk0: 48a 162237i bk1: 40a 162282i bk2: 64a 162304i bk3: 64a 162360i bk4: 84a 161846i bk5: 88a 161818i bk6: 16a 162465i bk7: 12a 162458i bk8: 64a 162424i bk9: 64a 162419i bk10: 64a 162430i bk11: 64a 162429i bk12: 4a 162556i bk13: 4a 162557i bk14: 0a 162575i bk15: 0a 162575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00833467
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161670 n_act=19 n_pre=5 n_req=440 n_rd=672 n_write=208 bw_util=0.01083
n_activity=3985 dram_eff=0.4417
bk0: 44a 162254i bk1: 40a 162261i bk2: 64a 162295i bk3: 64a 162315i bk4: 84a 161783i bk5: 88a 161796i bk6: 16a 162444i bk7: 12a 162469i bk8: 64a 162423i bk9: 64a 162420i bk10: 64a 162434i bk11: 60a 162443i bk12: 4a 162556i bk13: 4a 162534i bk14: 0a 162571i bk15: 0a 162573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00756579
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161662 n_act=19 n_pre=5 n_req=444 n_rd=676 n_write=212 bw_util=0.01092
n_activity=4020 dram_eff=0.4418
bk0: 44a 162265i bk1: 40a 162254i bk2: 64a 162286i bk3: 64a 162309i bk4: 84a 161844i bk5: 88a 161801i bk6: 16a 162437i bk7: 12a 162473i bk8: 64a 162425i bk9: 64a 162418i bk10: 64a 162430i bk11: 64a 162396i bk12: 4a 162557i bk13: 4a 162530i bk14: 0a 162572i bk15: 0a 162576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00931268
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162574 n_nop=161659 n_act=20 n_pre=5 n_req=445 n_rd=678 n_write=212 bw_util=0.01095
n_activity=3984 dram_eff=0.4468
bk0: 44a 162259i bk1: 40a 162241i bk2: 64a 162284i bk3: 64a 162267i bk4: 84a 161800i bk5: 88a 161783i bk6: 16a 162449i bk7: 12a 162484i bk8: 64a 162428i bk9: 64a 162423i bk10: 64a 162435i bk11: 64a 162398i bk12: 4a 162559i bk13: 4a 162524i bk14: 2a 162563i bk15: 0a 162575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00862992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24940, Miss = 344, Miss_rate = 0.014, Pending_hits = 158, Reservation_fails = 107
L2_cache_bank[1]: Access = 26796, Miss = 340, Miss_rate = 0.013, Pending_hits = 153, Reservation_fails = 210
L2_cache_bank[2]: Access = 19443, Miss = 340, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 179
L2_cache_bank[3]: Access = 19413, Miss = 340, Miss_rate = 0.018, Pending_hits = 149, Reservation_fails = 79
L2_cache_bank[4]: Access = 20426, Miss = 344, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 281
L2_cache_bank[5]: Access = 19616, Miss = 344, Miss_rate = 0.018, Pending_hits = 138, Reservation_fails = 256
L2_cache_bank[6]: Access = 18221, Miss = 345, Miss_rate = 0.019, Pending_hits = 166, Reservation_fails = 326
L2_cache_bank[7]: Access = 21161, Miss = 342, Miss_rate = 0.016, Pending_hits = 169, Reservation_fails = 360
L2_cache_bank[8]: Access = 20076, Miss = 343, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 317
L2_cache_bank[9]: Access = 18253, Miss = 339, Miss_rate = 0.019, Pending_hits = 150, Reservation_fails = 182
L2_cache_bank[10]: Access = 21328, Miss = 337, Miss_rate = 0.016, Pending_hits = 126, Reservation_fails = 67
L2_cache_bank[11]: Access = 20330, Miss = 339, Miss_rate = 0.017, Pending_hits = 129, Reservation_fails = 197
L2_cache_bank[12]: Access = 18380, Miss = 340, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 220
L2_cache_bank[13]: Access = 20389, Miss = 336, Miss_rate = 0.016, Pending_hits = 117, Reservation_fails = 232
L2_cache_bank[14]: Access = 21255, Miss = 338, Miss_rate = 0.016, Pending_hits = 137, Reservation_fails = 93
L2_cache_bank[15]: Access = 18155, Miss = 339, Miss_rate = 0.019, Pending_hits = 142, Reservation_fails = 118
L2_total_cache_accesses = 328182
L2_total_cache_misses = 5450
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 2346
L2_total_cache_reservation_fails = 3224
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.190
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=464496
icnt_total_pkts_simt_to_mem=871110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.9667
	minimum = 6
	maximum = 120
Network latency average = 16.4367
	minimum = 6
	maximum = 110
Slowest packet = 656181
Flit latency average = 17.6367
	minimum = 6
	maximum = 106
Slowest flit = 1334991
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00449903
	minimum = 0 (at node 0)
	maximum = 0.0446304 (at node 4)
Accepted packet rate average = 0.00449903
	minimum = 0 (at node 0)
	maximum = 0.0446304 (at node 4)
Injected flit rate average = 0.0134971
	minimum = 0 (at node 0)
	maximum = 0.104138 (at node 4)
Accepted flit rate average= 0.0134971
	minimum = 0 (at node 0)
	maximum = 0.163645 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9053 (8 samples)
	minimum = 6 (8 samples)
	maximum = 158.375 (8 samples)
Network latency average = 14.607 (8 samples)
	minimum = 6 (8 samples)
	maximum = 140.875 (8 samples)
Flit latency average = 13.7454 (8 samples)
	minimum = 6 (8 samples)
	maximum = 137.25 (8 samples)
Fragmentation average = 0.000977815 (8 samples)
	minimum = 0 (8 samples)
	maximum = 39.125 (8 samples)
Injected packet rate average = 0.0471152 (8 samples)
	minimum = 0.0357687 (8 samples)
	maximum = 0.0770776 (8 samples)
Accepted packet rate average = 0.0471152 (8 samples)
	minimum = 0.0357687 (8 samples)
	maximum = 0.0770776 (8 samples)
Injected flit rate average = 0.114313 (8 samples)
	minimum = 0.0625236 (8 samples)
	maximum = 0.248674 (8 samples)
Accepted flit rate average = 0.114313 (8 samples)
	minimum = 0.064011 (8 samples)
	maximum = 0.205626 (8 samples)
Injected packet size average = 2.42624 (8 samples)
Accepted packet size average = 2.42624 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 50 sec (110 sec)
gpgpu_simulation_rate = 179000 (inst/sec)
gpgpu_simulation_rate = 1941 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,213512)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,213512)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,213512)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,213512)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,213512)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,213512)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,213512)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,30,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (113,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (113,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (113,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (113,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (113,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (115,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (115,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (115,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (115,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (115,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (115,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (116,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (116,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (116,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (116,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (116,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (117,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (117,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (117,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (120,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (120,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (120,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (122,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (122,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (122,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (123,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (123,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (123,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (124,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (125,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (126,213512), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (126,213512), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (128,213512), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (128,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (129,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (129,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (129,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (129,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (130,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (131,213512), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (132,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (134,213512), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (136,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (136,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (141,213512), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (141,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (141,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 214012  inst.: 19774997 (ipc=169.8) sim_rate=178153 (inst/sec) elapsed = 0:0:01:51 / Sun Jul 29 10:20:19 2018
GPGPU-Sim uArch: cycles simulated: 226012  inst.: 19778453 (ipc= 7.1) sim_rate=176593 (inst/sec) elapsed = 0:0:01:52 / Sun Jul 29 10:20:20 2018
GPGPU-Sim uArch: cycles simulated: 240012  inst.: 19782413 (ipc= 3.5) sim_rate=175065 (inst/sec) elapsed = 0:0:01:53 / Sun Jul 29 10:20:21 2018
GPGPU-Sim uArch: cycles simulated: 254012  inst.: 19786373 (ipc= 2.4) sim_rate=173564 (inst/sec) elapsed = 0:0:01:54 / Sun Jul 29 10:20:22 2018
GPGPU-Sim uArch: cycles simulated: 268512  inst.: 19790477 (ipc= 1.8) sim_rate=172091 (inst/sec) elapsed = 0:0:01:55 / Sun Jul 29 10:20:23 2018
GPGPU-Sim uArch: cycles simulated: 283012  inst.: 19794653 (ipc= 1.5) sim_rate=170643 (inst/sec) elapsed = 0:0:01:56 / Sun Jul 29 10:20:24 2018
GPGPU-Sim uArch: cycles simulated: 297012  inst.: 19798613 (ipc= 1.3) sim_rate=169218 (inst/sec) elapsed = 0:0:01:57 / Sun Jul 29 10:20:25 2018
GPGPU-Sim uArch: cycles simulated: 311512  inst.: 19802717 (ipc= 1.1) sim_rate=167819 (inst/sec) elapsed = 0:0:01:58 / Sun Jul 29 10:20:26 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 326012  inst.: 19806821 (ipc= 1.0) sim_rate=166443 (inst/sec) elapsed = 0:0:01:59 / Sun Jul 29 10:20:27 2018
GPGPU-Sim uArch: cycles simulated: 340012  inst.: 19810781 (ipc= 1.0) sim_rate=165089 (inst/sec) elapsed = 0:0:02:00 / Sun Jul 29 10:20:28 2018
GPGPU-Sim uArch: cycles simulated: 354512  inst.: 19814885 (ipc= 0.9) sim_rate=163759 (inst/sec) elapsed = 0:0:02:01 / Sun Jul 29 10:20:29 2018
GPGPU-Sim uArch: cycles simulated: 369012  inst.: 19818989 (ipc= 0.8) sim_rate=162450 (inst/sec) elapsed = 0:0:02:02 / Sun Jul 29 10:20:30 2018
GPGPU-Sim uArch: cycles simulated: 383012  inst.: 19823021 (ipc= 0.8) sim_rate=161162 (inst/sec) elapsed = 0:0:02:03 / Sun Jul 29 10:20:31 2018
GPGPU-Sim uArch: cycles simulated: 397012  inst.: 19826981 (ipc= 0.7) sim_rate=159895 (inst/sec) elapsed = 0:0:02:04 / Sun Jul 29 10:20:32 2018
GPGPU-Sim uArch: cycles simulated: 411012  inst.: 19830941 (ipc= 0.7) sim_rate=158647 (inst/sec) elapsed = 0:0:02:05 / Sun Jul 29 10:20:33 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (203061,213512), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 6.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 203062
gpu_sim_insn = 142456
gpu_ipc =       0.7015
gpu_tot_sim_cycle = 416574
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      47.6087
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7642
gpu_stall_icnt2sh    = 47495
gpu_total_sim_rate=158660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 393156
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22602, Miss_rate = 0.506, Pending_hits = 3658, Reservation_fails = 56425
	L1D_cache_core[1]: Access = 45096, Miss = 23258, Miss_rate = 0.516, Pending_hits = 3647, Reservation_fails = 59752
	L1D_cache_core[2]: Access = 44708, Miss = 22733, Miss_rate = 0.508, Pending_hits = 3619, Reservation_fails = 61281
	L1D_cache_core[3]: Access = 44406, Miss = 22796, Miss_rate = 0.513, Pending_hits = 3478, Reservation_fails = 54263
	L1D_cache_core[4]: Access = 45550, Miss = 23215, Miss_rate = 0.510, Pending_hits = 3269, Reservation_fails = 59588
	L1D_cache_core[5]: Access = 45900, Miss = 23290, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58911
	L1D_cache_core[6]: Access = 47729, Miss = 24966, Miss_rate = 0.523, Pending_hits = 3234, Reservation_fails = 59036
	L1D_cache_core[7]: Access = 44058, Miss = 22210, Miss_rate = 0.504, Pending_hits = 3725, Reservation_fails = 54830
	L1D_cache_core[8]: Access = 33936, Miss = 16998, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38015
	L1D_cache_core[9]: Access = 35769, Miss = 17852, Miss_rate = 0.499, Pending_hits = 2745, Reservation_fails = 36471
	L1D_cache_core[10]: Access = 35880, Miss = 18198, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 28264
	L1D_cache_core[11]: Access = 36823, Miss = 18887, Miss_rate = 0.513, Pending_hits = 2764, Reservation_fails = 44744
	L1D_cache_core[12]: Access = 45988, Miss = 23041, Miss_rate = 0.501, Pending_hits = 3709, Reservation_fails = 50962
	L1D_cache_core[13]: Access = 46122, Miss = 23218, Miss_rate = 0.503, Pending_hits = 3283, Reservation_fails = 58995
	L1D_cache_core[14]: Access = 46138, Miss = 23168, Miss_rate = 0.502, Pending_hits = 3271, Reservation_fails = 58812
	L1D_total_cache_accesses = 642728
	L1D_total_cache_misses = 326432
	L1D_total_cache_miss_rate = 0.5079
	L1D_total_cache_pending_hits = 49167
	L1D_total_cache_reservation_fails = 780349
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227476
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 552873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5217, 5217, 5217, 5217, 5217, 5217, 5182, 5182, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1214510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34821
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1214510
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1630784	W0_Idle:318436	W0_Scoreboard:3090792	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278568 {8:34821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4735656 {136:34821,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 775 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 416573 
mrq_lat_table:4393 	1015 	1527 	473 	451 	149 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	321020 	8515 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19811 	39325 	133824 	134955 	1833 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17183 	13864 	3489 	298 	2 	0 	0 	0 	144 	301 	7799 	22906 	36507 	114886 	111744 	609 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	814 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        36        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        36        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140390    129878    129869    129866     71857     71014     82687     83282    105912    106425    115711    110957    137066    137887    129848    129845 
dram[1]:    129875    129874    129858    130887    129861    129861     81670     81221    104871    104382    111120    105777    136059    135783    129837    129839 
dram[2]:    129873    129875    141401    140371    129861    129861     80640     80194    102821    103361    109688    104335    135049    134765    140335    140330 
dram[3]:    129876    129875    140378    140378    129863    129864     79603     89671    101790    102340    118857    112421    132857    133746    140327    141354 
dram[4]:    129874    129876    129860    129861    129861    129863     88039     88627    100795    100259    117507    110960    131857    131709    140330    129864 
dram[5]:    129860    130890    129864    129863    130881     65236     87030     86586     98742     99244    115071    109640    130896    130506    129860    129863 
dram[6]:    140367    140376    129867    129867     63639     63185     85998     85567     97706     98214    118777    118999    129879    139990    129856    129859 
dram[7]:    141409    140379    129868    129868     62429     72605     83933     84449    107203    107629    118209    117627    138294    139127    129852    129848 
dram[8]:    129878    129878    129868    129869     71927     71636     82914     82412    106161    105645    113996    116067    137278    138110    129844    129847 
dram[9]:    129874    129874    130887    140354    129861    129861     81893     81382    104115    104631    108408    113659    136219    136023    129839    129840 
dram[10]:    129873    129873    140372    140364    129861    129861     79891     80357    103092    103610    107011    122777    134179    135005    140337    141363 
dram[11]:    129876    129876    140379    140377    129861    129863     89336     89827    102069    101462    116161    121361    133537    133986    141355    140326 
dram[12]:    129874    129871    129861    129860    129864    129863     88342     88857    100030    100458    113747    120010    132529    131943    140339    129864 
dram[13]:    129860    130890    129864    129864     64697     64448     87319     86795     99008     99425    112327    117651    130452    130354    129861    129864 
dram[14]:    141405    140374    129866    129866     63688     63424     85327     85776     97971     98480    119461    118801    139929    139770    129858    129855 
dram[15]:    140380    140380    129866    129868     62548     72628     84291     84747    107443    106941    117462    117903    138911    138737    129855    129851 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333 14.000000 24.666666 24.666666  8.500000  7.500000 10.333333 11.666667 18.500000 17.500000  5.000000  3.000000  2.500000  2.333333 
dram[1]: 12.666667 12.333333 12.666667 13.666667 19.000000 18.500000  8.500000  8.000000 10.333333 12.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 19.000000 18.500000  8.000000  7.500000 10.666667 12.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 19.250000 19.250000  8.000000  7.000000 11.000000 12.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 12.666667 19.250000 19.250000  8.000000  7.000000 11.333333 12.333333 17.500000 16.500000  5.500000  5.000000  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 19.000000 25.333334  7.500000  7.000000 12.000000 12.333333 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 25.333334 25.666666  7.500000  7.000000 11.666667 12.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 24.666666 25.333334  8.500000  7.000000 11.333333 11.000000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 24.333334 25.000000  8.500000  6.500000 11.333333 11.333333 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 18.750000 19.000000  8.000000  6.500000 11.333333 11.000000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 18.500000 19.500000  7.500000  7.000000 11.333333 11.333333 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]: 10.500000 13.666667 13.666667 12.333333 18.750000 19.500000  7.000000  5.500000 12.000000 11.666667 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 19.250000 19.500000  6.500000  5.500000 11.666667 11.666667 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 25.000000 26.000000  6.500000  6.000000 11.666667 11.333333 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 24.666666 25.666666  7.000000  6.000000 12.000000 11.333333 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]: 10.250000 12.333333 14.333333 13.333333 24.666666 25.333334  7.500000  6.000000 11.000000 11.333333 17.500000 19.000000  3.000000  3.500000  1.333333  2.500000 
average row locality = 8056/681 = 11.829662
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        38        46        44        11        11        31        35        35        35         8         6         5         7 
dram[1]:        24        23        36        37        48        44        11        12        31        36        35        34         6         6         8         6 
dram[2]:        24        26        36        38        48        44        10        11        32        36        36        34         7         9         5         3 
dram[3]:        23        25        37        35        49        47        10        10        33        36        33        34         9        10         5         4 
dram[4]:        26        26        34        34        49        47        10        10        34        37        33        33         9        10         5         6 
dram[5]:        26        27        35        37        48        46         9        10        36        37        34        33         8        10         4         3 
dram[6]:        24        25        38        36        48        47         9        10        35        36        34        36         9        10         5         3 
dram[7]:        26        27        35        36        46        46        11        10        34        33        34        35         8         6         6         5 
dram[8]:        25        26        38        38        45        45        11         9        34        34        35        35         6         6         6         6 
dram[9]:        23        27        39        37        45        46        10         9        34        33        35        36         5         8         6         4 
dram[10]:        25        25        37        35        44        48        11        10        34        34        33        34         9         8         6         4 
dram[11]:        28        27        37        35        45        48        10         7        36        35        33        34         6         7         4         5 
dram[12]:        30        26        36        36        47        48         9         7        35        35        34        34         7        10         3         2 
dram[13]:        26        25        37        36        45        48         9         8        35        34        33        32        10        10         4         3 
dram[14]:        26        26        37        35        44        47        10         8        36        34        34        35         7         6         4         6 
dram[15]:        27        23        39        38        44        46        11         8        33        34        35        36         6         5         4         5 
total reads: 6376
bank skew: 49/2 = 24.50
chip skew: 405/394 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5819      4513       388       367       137       160     68376     54480      2397      2435       173       222       212       687
dram[1]:       2242      3377      5517      4578       355       340       153       174     73562     56903      2274      2548       161       224       213       212
dram[2]:       2253      3158      5714      4890       355       319       133       157     31564     51228      2296      2628       166       221       214       214
dram[3]:       2025      3469      5829      5106       383       324       138       165     26525     57738      2401      2637       174       236       212       216
dram[4]:       2377      2607      4292      4163       366       335       135       161     30558     59702      2356      2489       174       224       217      2408
dram[5]:       1900      2987      5130      4207       379       348       133       166     28220     52937      2295      2498       170       213       213       215
dram[6]:       2215      2919      4497      4399       375       377       135       163     27122     50003      2701      2897       174       212       212       214
dram[7]:       2119      2841      4345      4583       388       401       146       156     33187     63505      2570      3141       172       234       217       212
dram[8]:       1836      3232      3976      3845       335       366       151       159     33229     56290      2388      2450       163       237       212       212
dram[9]:       2506      2619      3906      5142       312       357       136       150     26242     55410      2357      2650       180       227       212       213
dram[10]:       2753      3218      4529      4887       362       368       174       170     31563     66113      2700      2591     12658       230       214       213
dram[11]:       3020      2877      3813      4493       313       344       162       144     29212     58421      2680      2903       218       234       214       212
dram[12]:       2695      2884      4190      4425       322       340       154       137     29323     48944      2785      2738       214       228       215       217
dram[13]:       2916      3353      4692      4080       325       347       165       151     32445     58129      2622      2993       216       176       215       214
dram[14]:       3196      2762      3583      4473       334       380       156       144     31210     62026      2976      2525       220       160       214       213
dram[15]:       2640      3614      3837      3463       359       370       167       162     27870     54412      2569      2660       226       155      1507       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519       230       261       539       599       573       293       231       249       218       484
dram[1]:        488       516       545       612       439       488       379       317       462       485       308       314       220       275       220       219
dram[2]:        502       540       533       444       461       424       240       246       498       462       314       322       220       283       220       218
dram[3]:        514       538       481       484       493       480       263       316       524       535       284       290       221       351       218       219
dram[4]:        513       465       419       434       473       476       246       266       557       498       275       290       221       311       226       609
dram[5]:        405       416       559       421       506       516       272       318       522       518       290       290       220       219       219       219
dram[6]:        436       529       613       406       437       481       321       322       775       701       534       673       220       219       218       218
dram[7]:        343       501       431       425       473       536       323       256       449       456       391       461       221       310       225       218
dram[8]:        418       416       498       558       397       542       360       324       504       443       293       304       231       318       220       220
dram[9]:        425       534       521       432       461       452       272       263       445       473       290       285       221       302       219       218
dram[10]:        491       463       497       559       516       460       324       348       566       500       298       297       220       310       224       218
dram[11]:        495       520       455       569       372       445       296       317       502       465       292       310       238       319       222       219
dram[12]:        487       494       475       482       421       453       273       232       455       459       301       318       228       327       218       218
dram[13]:        575       529       504       455       387       496       322       326       456       454       291       308       247       219       218       218
dram[14]:        553       496       313       447       417       504       252       239       464       421       363       357       255       219       219       219
dram[15]:        617       564       663       610       575       531       316       370       405       386       300       301       265       228       525       220

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316109 n_act=43 n_pre=27 n_req=506 n_rd=796 n_write=216 bw_util=0.006381
n_activity=4674 dram_eff=0.433
bk0: 48a 316822i bk1: 48a 316844i bk2: 76a 316923i bk3: 76a 316874i bk4: 92a 316426i bk5: 88a 316426i bk6: 22a 317032i bk7: 22a 317061i bk8: 62a 317042i bk9: 70a 317004i bk10: 70a 317004i bk11: 70a 317035i bk12: 16a 317104i bk13: 12a 317147i bk14: 10a 317156i bk15: 14a 317141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00376114
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316117 n_act=42 n_pre=26 n_req=503 n_rd=794 n_write=212 bw_util=0.006343
n_activity=4615 dram_eff=0.436
bk0: 48a 316853i bk1: 46a 316850i bk2: 72a 316880i bk3: 74a 316862i bk4: 96a 316412i bk5: 88a 316314i bk6: 22a 317027i bk7: 24a 317070i bk8: 62a 317039i bk9: 72a 317003i bk10: 70a 317005i bk11: 68a 317032i bk12: 12a 317109i bk13: 12a 317150i bk14: 16a 317140i bk15: 12a 317153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00586713
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316113 n_act=42 n_pre=26 n_req=505 n_rd=798 n_write=212 bw_util=0.006368
n_activity=4651 dram_eff=0.4343
bk0: 48a 316855i bk1: 52a 316826i bk2: 72a 316969i bk3: 76a 316830i bk4: 96a 316377i bk5: 88a 316354i bk6: 20a 317015i bk7: 22a 317064i bk8: 64a 317042i bk9: 72a 317012i bk10: 72a 316998i bk11: 68a 317036i bk12: 14a 317116i bk13: 18a 317138i bk14: 10a 317152i bk15: 6a 317163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00601846
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316111 n_act=42 n_pre=26 n_req=506 n_rd=800 n_write=212 bw_util=0.006381
n_activity=4624 dram_eff=0.4377
bk0: 46a 316850i bk1: 50a 316839i bk2: 74a 316935i bk3: 70a 316859i bk4: 98a 316468i bk5: 94a 316329i bk6: 20a 316986i bk7: 20a 317054i bk8: 66a 317029i bk9: 72a 317006i bk10: 66a 317010i bk11: 68a 317039i bk12: 18a 317107i bk13: 20a 317118i bk14: 10a 317157i bk15: 8a 317159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00464704
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316103 n_act=43 n_pre=27 n_req=509 n_rd=806 n_write=212 bw_util=0.006419
n_activity=4703 dram_eff=0.4329
bk0: 52a 316848i bk1: 52a 316843i bk2: 68a 316941i bk3: 68a 316893i bk4: 98a 316394i bk5: 94a 316395i bk6: 20a 317017i bk7: 20a 317020i bk8: 68a 317027i bk9: 74a 317002i bk10: 66a 317010i bk11: 66a 317038i bk12: 18a 317088i bk13: 20a 317121i bk14: 10a 317152i bk15: 12a 317145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00417099
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316111 n_act=41 n_pre=25 n_req=507 n_rd=806 n_write=208 bw_util=0.006394
n_activity=4665 dram_eff=0.4347
bk0: 52a 316841i bk1: 54a 316820i bk2: 70a 316936i bk3: 74a 316941i bk4: 96a 316453i bk5: 92a 316351i bk6: 18a 317049i bk7: 20a 317037i bk8: 72a 317015i bk9: 74a 317005i bk10: 68a 317009i bk11: 66a 317039i bk12: 16a 317113i bk13: 20a 317131i bk14: 8a 317156i bk15: 6a 317164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00360351
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316105 n_act=42 n_pre=26 n_req=509 n_rd=810 n_write=208 bw_util=0.006419
n_activity=4610 dram_eff=0.4416
bk0: 48a 316853i bk1: 50a 316862i bk2: 76a 316941i bk3: 72a 316934i bk4: 96a 316419i bk5: 94a 316314i bk6: 18a 317012i bk7: 20a 317040i bk8: 70a 317011i bk9: 72a 316993i bk10: 68a 317000i bk11: 72a 317007i bk12: 18a 317101i bk13: 20a 317131i bk14: 10a 317157i bk15: 6a 317167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00406064
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316117 n_act=43 n_pre=27 n_req=502 n_rd=796 n_write=208 bw_util=0.006331
n_activity=4663 dram_eff=0.4306
bk0: 52a 316845i bk1: 54a 316851i bk2: 70a 316956i bk3: 72a 316942i bk4: 92a 316518i bk5: 92a 316357i bk6: 22a 317013i bk7: 20a 317035i bk8: 68a 317025i bk9: 66a 317009i bk10: 68a 317010i bk11: 70a 317026i bk12: 16a 317113i bk13: 12a 317141i bk14: 12a 317152i bk15: 10a 317163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00346794
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316111 n_act=43 n_pre=27 n_req=505 n_rd=798 n_write=212 bw_util=0.006368
n_activity=4691 dram_eff=0.4306
bk0: 50a 316835i bk1: 52a 316833i bk2: 76a 316863i bk3: 76a 316869i bk4: 90a 316522i bk5: 90a 316372i bk6: 22a 317022i bk7: 18a 317075i bk8: 68a 317022i bk9: 68a 316996i bk10: 70a 316990i bk11: 70a 317031i bk12: 12a 317105i bk13: 12a 317139i bk14: 12a 317154i bk15: 12a 317156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00508211
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316113 n_act=43 n_pre=27 n_req=504 n_rd=794 n_write=214 bw_util=0.006356
n_activity=4603 dram_eff=0.438
bk0: 46a 316850i bk1: 54a 316830i bk2: 78a 316829i bk3: 74a 316843i bk4: 90a 316396i bk5: 92a 316325i bk6: 20a 316995i bk7: 18a 317073i bk8: 68a 317016i bk9: 66a 317002i bk10: 70a 317004i bk11: 72a 317025i bk12: 10a 317139i bk13: 16a 317143i bk14: 12a 317151i bk15: 8a 317162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00506004
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316119 n_act=44 n_pre=28 n_req=500 n_rd=794 n_write=206 bw_util=0.006305
n_activity=4568 dram_eff=0.4378
bk0: 50a 316857i bk1: 50a 316855i bk2: 74a 316848i bk3: 70a 316877i bk4: 88a 316369i bk5: 96a 316330i bk6: 22a 317069i bk7: 20a 317070i bk8: 68a 317020i bk9: 68a 316991i bk10: 66a 317029i bk11: 68a 317040i bk12: 18a 317137i bk13: 16a 317128i bk14: 12a 317147i bk15: 8a 317158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00495285
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316121 n_act=44 n_pre=28 n_req=499 n_rd=794 n_write=204 bw_util=0.006293
n_activity=4581 dram_eff=0.4357
bk0: 56a 316830i bk1: 54a 316800i bk2: 74a 316844i bk3: 70a 316921i bk4: 90a 316416i bk5: 96a 316370i bk6: 20a 317063i bk7: 14a 317062i bk8: 72a 317016i bk9: 70a 317006i bk10: 66a 317037i bk11: 68a 317033i bk12: 12a 317149i bk13: 14a 317143i bk14: 8a 317162i bk15: 10a 317157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0050632
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316117 n_act=44 n_pre=28 n_req=501 n_rd=798 n_write=204 bw_util=0.006318
n_activity=4660 dram_eff=0.43
bk0: 60a 316814i bk1: 52a 316860i bk2: 72a 316885i bk3: 72a 316944i bk4: 94a 316424i bk5: 96a 316401i bk6: 18a 317069i bk7: 14a 317065i bk8: 70a 317023i bk9: 70a 317018i bk10: 68a 317032i bk11: 68a 317030i bk12: 14a 317147i bk13: 20a 317128i bk14: 6a 317164i bk15: 4a 317171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00436645
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316125 n_act=42 n_pre=26 n_req=499 n_rd=790 n_write=208 bw_util=0.006293
n_activity=4610 dram_eff=0.433
bk0: 52a 316839i bk1: 50a 316841i bk2: 74a 316873i bk3: 72a 316898i bk4: 90a 316377i bk5: 96a 316388i bk6: 18a 317049i bk7: 16a 317071i bk8: 70a 317020i bk9: 68a 317024i bk10: 66a 317043i bk11: 64a 317047i bk12: 20a 317131i bk13: 20a 317106i bk14: 8a 317158i bk15: 6a 317165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00390301
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316121 n_act=42 n_pre=26 n_req=501 n_rd=790 n_write=212 bw_util=0.006318
n_activity=4629 dram_eff=0.4329
bk0: 52a 316850i bk1: 52a 316829i bk2: 74a 316865i bk3: 70a 316897i bk4: 88a 316442i bk5: 94a 316396i bk6: 20a 317037i bk7: 16a 317075i bk8: 72a 317017i bk9: 68a 317022i bk10: 68a 317033i bk11: 70a 316996i bk12: 14a 317147i bk13: 12a 317118i bk14: 8a 317160i bk15: 12a 317154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00484251
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317191 n_nop=316123 n_act=42 n_pre=26 n_req=500 n_rd=788 n_write=212 bw_util=0.006305
n_activity=4571 dram_eff=0.4375
bk0: 54a 316838i bk1: 46a 316831i bk2: 78a 316855i bk3: 76a 316844i bk4: 88a 316398i bk5: 92a 316383i bk6: 22a 317045i bk7: 16a 317084i bk8: 66a 317036i bk9: 68a 317026i bk10: 70a 317033i bk11: 72a 316991i bk12: 12a 317154i bk13: 10a 317124i bk14: 8a 317154i bk15: 10a 317157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00451148

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24994, Miss = 398, Miss_rate = 0.016, Pending_hits = 158, Reservation_fails = 107
L2_cache_bank[1]: Access = 26853, Miss = 397, Miss_rate = 0.015, Pending_hits = 153, Reservation_fails = 210
L2_cache_bank[2]: Access = 19502, Miss = 399, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 179
L2_cache_bank[3]: Access = 19473, Miss = 400, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 79
L2_cache_bank[4]: Access = 20485, Miss = 403, Miss_rate = 0.020, Pending_hits = 162, Reservation_fails = 281
L2_cache_bank[5]: Access = 19675, Miss = 403, Miss_rate = 0.020, Pending_hits = 138, Reservation_fails = 256
L2_cache_bank[6]: Access = 18281, Miss = 405, Miss_rate = 0.022, Pending_hits = 166, Reservation_fails = 326
L2_cache_bank[7]: Access = 21217, Miss = 398, Miss_rate = 0.019, Pending_hits = 169, Reservation_fails = 360
L2_cache_bank[8]: Access = 20132, Miss = 399, Miss_rate = 0.020, Pending_hits = 168, Reservation_fails = 317
L2_cache_bank[9]: Access = 18311, Miss = 397, Miss_rate = 0.022, Pending_hits = 150, Reservation_fails = 182
L2_cache_bank[10]: Access = 22188, Miss = 397, Miss_rate = 0.018, Pending_hits = 126, Reservation_fails = 67
L2_cache_bank[11]: Access = 20388, Miss = 397, Miss_rate = 0.019, Pending_hits = 129, Reservation_fails = 197
L2_cache_bank[12]: Access = 18439, Miss = 399, Miss_rate = 0.022, Pending_hits = 133, Reservation_fails = 220
L2_cache_bank[13]: Access = 20448, Miss = 395, Miss_rate = 0.019, Pending_hits = 117, Reservation_fails = 232
L2_cache_bank[14]: Access = 21312, Miss = 395, Miss_rate = 0.019, Pending_hits = 137, Reservation_fails = 93
L2_cache_bank[15]: Access = 18210, Miss = 394, Miss_rate = 0.022, Pending_hits = 142, Reservation_fails = 118
L2_total_cache_accesses = 329908
L2_total_cache_misses = 6376
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 2346
L2_total_cache_reservation_fails = 3224
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469926
icnt_total_pkts_simt_to_mem=873636
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.3821
	minimum = 6
	maximum = 16
Network latency average = 7.38181
	minimum = 6
	maximum = 16
Slowest packet = 656417
Flit latency average = 6.10432
	minimum = 6
	maximum = 12
Slowest flit = 1335730
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000548379
	minimum = 0 (at node 0)
	maximum = 0.00849987 (at node 6)
Accepted packet rate average = 0.000548379
	minimum = 0 (at node 0)
	maximum = 0.00849987 (at node 6)
Injected flit rate average = 0.00126388
	minimum = 0 (at node 0)
	maximum = 0.0124396 (at node 6)
Accepted flit rate average= 0.00126388
	minimum = 0 (at node 0)
	maximum = 0.0267406 (at node 6)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.625 (9 samples)
	minimum = 6 (9 samples)
	maximum = 142.556 (9 samples)
Network latency average = 13.8042 (9 samples)
	minimum = 6 (9 samples)
	maximum = 127 (9 samples)
Flit latency average = 12.8964 (9 samples)
	minimum = 6 (9 samples)
	maximum = 123.333 (9 samples)
Fragmentation average = 0.000869169 (9 samples)
	minimum = 0 (9 samples)
	maximum = 34.7778 (9 samples)
Injected packet rate average = 0.0419411 (9 samples)
	minimum = 0.0317944 (9 samples)
	maximum = 0.0694578 (9 samples)
Accepted packet rate average = 0.0419411 (9 samples)
	minimum = 0.0317944 (9 samples)
	maximum = 0.0694578 (9 samples)
Injected flit rate average = 0.101752 (9 samples)
	minimum = 0.0555765 (9 samples)
	maximum = 0.222425 (9 samples)
Accepted flit rate average = 0.101752 (9 samples)
	minimum = 0.0568986 (9 samples)
	maximum = 0.185749 (9 samples)
Injected packet size average = 2.42606 (9 samples)
Accepted packet size average = 2.42606 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 158660 (inst/sec)
gpgpu_simulation_rate = 3332 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,416574)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,416574)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,416574)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,416574)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,416574)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,416574)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,416574)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,17,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (109,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (109,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (115,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (115,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (115,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (115,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (116,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (116,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (116,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (116,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (116,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (116,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (116,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (116,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (116,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (117,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (117,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (117,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (118,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (120,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (120,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (120,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (122,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (123,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (123,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (124,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (124,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (124,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (124,416574), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (124,416574), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (124,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (124,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (125,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (125,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (125,416574), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (125,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (125,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (127,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (128,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (129,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (130,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (130,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (131,416574), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (136,416574), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (136,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (138,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (139,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (144,416574), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (145,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (551,416574), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 9.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 552
gpu_sim_insn = 84776
gpu_ipc =     153.5797
gpu_tot_sim_cycle = 417126
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      47.7489
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7642
gpu_stall_icnt2sh    = 47495
gpu_total_sim_rate=159338

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394674
	L1I_total_cache_misses = 2477
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22602, Miss_rate = 0.506, Pending_hits = 3658, Reservation_fails = 56425
	L1D_cache_core[1]: Access = 45096, Miss = 23258, Miss_rate = 0.516, Pending_hits = 3647, Reservation_fails = 59752
	L1D_cache_core[2]: Access = 44708, Miss = 22733, Miss_rate = 0.508, Pending_hits = 3619, Reservation_fails = 61281
	L1D_cache_core[3]: Access = 44406, Miss = 22796, Miss_rate = 0.513, Pending_hits = 3478, Reservation_fails = 54263
	L1D_cache_core[4]: Access = 45550, Miss = 23215, Miss_rate = 0.510, Pending_hits = 3269, Reservation_fails = 59588
	L1D_cache_core[5]: Access = 45900, Miss = 23290, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58911
	L1D_cache_core[6]: Access = 47729, Miss = 24966, Miss_rate = 0.523, Pending_hits = 3234, Reservation_fails = 59036
	L1D_cache_core[7]: Access = 44058, Miss = 22210, Miss_rate = 0.504, Pending_hits = 3725, Reservation_fails = 54830
	L1D_cache_core[8]: Access = 33936, Miss = 16998, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38015
	L1D_cache_core[9]: Access = 35772, Miss = 17854, Miss_rate = 0.499, Pending_hits = 2745, Reservation_fails = 36471
	L1D_cache_core[10]: Access = 35880, Miss = 18198, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 28264
	L1D_cache_core[11]: Access = 36823, Miss = 18887, Miss_rate = 0.513, Pending_hits = 2764, Reservation_fails = 44744
	L1D_cache_core[12]: Access = 45988, Miss = 23041, Miss_rate = 0.501, Pending_hits = 3709, Reservation_fails = 50962
	L1D_cache_core[13]: Access = 46122, Miss = 23218, Miss_rate = 0.503, Pending_hits = 3283, Reservation_fails = 58995
	L1D_cache_core[14]: Access = 46138, Miss = 23168, Miss_rate = 0.502, Pending_hits = 3271, Reservation_fails = 58812
	L1D_total_cache_accesses = 642731
	L1D_total_cache_misses = 326434
	L1D_total_cache_miss_rate = 0.5079
	L1D_total_cache_pending_hits = 49167
	L1D_total_cache_reservation_fails = 780349
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227476
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 552873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5203, 5203, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1214510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34823
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1214510
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1630852	W0_Idle:319429	W0_Scoreboard:3091745	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278584 {8:34823,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4735928 {136:34823,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 775 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 417125 
mrq_lat_table:4394 	1015 	1527 	473 	451 	149 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	321023 	8515 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19814 	39325 	133824 	134955 	1833 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17185 	13864 	3489 	298 	2 	0 	0 	0 	144 	301 	7799 	22906 	36507 	114886 	111744 	610 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	816 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        36        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        36        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140390    129878    129869    129866     71857     71014     82687     83282    105912    106425    115711    110957    137066    137887    129848    129845 
dram[1]:    129875    129874    129858    130887    129861    129861     81670     81221    104871    104382    111120    105777    136059    135783    129837    129839 
dram[2]:    129873    129875    141401    140371    129861    129861     80640     80194    102821    103361    109688    104335    135049    134765    140335    140330 
dram[3]:    129876    129875    140378    140378    129863    129864     79603     89671    101790    102340    118857    112421    132857    133746    140327    141354 
dram[4]:    129874    129876    129860    129861    129861    129863     88039     88627    100795    100259    117507    110960    131857    131709    140330    129864 
dram[5]:    129860    130890    129864    129863    130881     65236     87030     86586     98742     99244    115071    109640    130896    130506    129860    129863 
dram[6]:    140367    140376    129867    129867     63639     63185     85998     85567     97706     98214    118777    118999    129879    139990    129856    129859 
dram[7]:    141409    140379    129868    129868     62429     72605     83933     84449    107203    107629    118209    117627    138294    139127    129852    129848 
dram[8]:    129878    129878    129868    129869     71927     71636     82914     82412    106161    105645    113996    116067    137278    138110    129844    129847 
dram[9]:    129874    129874    130887    140354    129861    129861     81893     81382    104115    104631    108408    113659    136219    136023    129839    129840 
dram[10]:    129873    129873    140372    140364    129861    129861     79891     80357    103092    103610    107011    122777    134179    135005    140337    141363 
dram[11]:    129876    129876    140379    140377    129861    129863     89336     89827    102069    101462    116161    121361    133537    133986    141355    140326 
dram[12]:    129874    129871    129861    129860    129864    129863     88342     88857    100030    100458    113747    120010    132529    131943    140339    129864 
dram[13]:    129860    130890    129864    129864     64697     64448     87319     86795     99008     99425    112327    117651    130452    130354    129861    129864 
dram[14]:    141405    140374    129866    129866     63688     63424     85327     85776     97971     98480    119461    118801    139929    139770    129858    129855 
dram[15]:    140380    140380    129866    129868     62548     72628     84291     84747    107443    106941    117462    117903    138911    138737    129855    129851 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333 14.000000 24.666666 24.666666  8.500000  7.500000 10.333333 11.666667 18.500000 17.500000  5.000000  3.000000  2.500000  2.333333 
dram[1]: 12.666667 12.333333 12.666667 13.666667 19.000000 18.500000  8.500000  8.000000 10.333333 12.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 19.000000 18.500000  8.000000  7.500000 10.666667 12.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 19.250000 19.250000  8.000000  7.000000 11.000000 12.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 12.666667 19.250000 19.250000  8.000000  7.000000 11.333333 12.333333 17.500000 16.500000  5.500000  5.000000  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 19.000000 25.333334  7.500000  7.000000 12.000000 12.333333 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 25.333334 25.666666  7.500000  7.000000 11.666667 12.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 24.666666 25.333334  8.500000  7.000000 11.333333 11.000000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 24.333334 25.000000  8.500000  6.500000 11.333333 11.333333 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 19.000000 19.000000  8.000000  6.500000 11.333333 11.000000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 18.500000 19.500000  7.500000  7.000000 11.333333 11.333333 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]: 10.500000 13.666667 13.666667 12.333333 18.750000 19.500000  7.000000  5.500000 12.000000 11.666667 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 19.250000 19.500000  6.500000  5.500000 11.666667 11.666667 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 25.000000 26.000000  6.500000  6.000000 11.666667 11.333333 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 24.666666 25.666666  7.000000  6.000000 12.000000 11.333333 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]: 10.250000 12.333333 14.333333 13.333333 24.666666 25.333334  7.500000  6.000000 11.000000 11.333333 17.500000 19.000000  3.000000  3.500000  1.333333  2.500000 
average row locality = 8057/681 = 11.831131
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        38        46        44        11        11        31        35        35        35         8         6         5         7 
dram[1]:        24        23        36        37        48        44        11        12        31        36        35        34         6         6         8         6 
dram[2]:        24        26        36        38        48        44        10        11        32        36        36        34         7         9         5         3 
dram[3]:        23        25        37        35        49        47        10        10        33        36        33        34         9        10         5         4 
dram[4]:        26        26        34        34        49        47        10        10        34        37        33        33         9        10         5         6 
dram[5]:        26        27        35        37        48        46         9        10        36        37        34        33         8        10         4         3 
dram[6]:        24        25        38        36        48        47         9        10        35        36        34        36         9        10         5         3 
dram[7]:        26        27        35        36        46        46        11        10        34        33        34        35         8         6         6         5 
dram[8]:        25        26        38        38        45        45        11         9        34        34        35        35         6         6         6         6 
dram[9]:        23        27        39        37        46        46        10         9        34        33        35        36         5         8         6         4 
dram[10]:        25        25        37        35        44        48        11        10        34        34        33        34         9         8         6         4 
dram[11]:        28        27        37        35        45        48        10         7        36        35        33        34         6         7         4         5 
dram[12]:        30        26        36        36        47        48         9         7        35        35        34        34         7        10         3         2 
dram[13]:        26        25        37        36        45        48         9         8        35        34        33        32        10        10         4         3 
dram[14]:        26        26        37        35        44        47        10         8        36        34        34        35         7         6         4         6 
dram[15]:        27        23        39        38        44        46        11         8        33        34        35        36         6         5         4         5 
total reads: 6377
bank skew: 49/2 = 24.50
chip skew: 405/394 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5819      4513       388       367       137       160     68376     54480      2397      2435       173       222       212       687
dram[1]:       2242      3377      5517      4578       355       340       153       174     73562     56903      2274      2548       161       224       213       212
dram[2]:       2253      3158      5714      4890       355       319       133       157     31564     51228      2296      2628       166       221       214       214
dram[3]:       2025      3469      5829      5106       383       324       138       165     26525     57738      2401      2637       174       236       212       216
dram[4]:       2377      2607      4292      4163       366       335       135       161     30558     59702      2356      2489       174       224       217      2408
dram[5]:       1900      2987      5130      4207       379       348       133       166     28220     52937      2295      2498       170       213       213       215
dram[6]:       2215      2919      4497      4399       375       377       135       163     27122     50003      2701      2897       174       212       212       214
dram[7]:       2119      2841      4345      4583       388       401       146       156     33187     63505      2570      3141       172       234       217       212
dram[8]:       1836      3232      3976      3845       335       366       151       159     33229     56290      2388      2450       163       237       212       212
dram[9]:       2506      2619      3906      5142       311       357       136       150     26242     55410      2357      2650       180       227       212       213
dram[10]:       2753      3218      4529      4887       362       368       174       170     31563     66113      2700      2591     12689       230       214       213
dram[11]:       3020      2877      3813      4493       313       344       162       144     29212     58421      2680      2903       218       234       214       212
dram[12]:       2695      2884      4190      4425       322       340       154       137     29323     48944      2785      2738       214       228       215       217
dram[13]:       2916      3353      4692      4080       325       347       165       151     32445     58129      2622      2993       216       176       215       214
dram[14]:       3196      2762      3583      4473       334       380       156       144     31210     62026      2976      2525       220       160       214       213
dram[15]:       2640      3614      3837      3463       359       370       167       162     27870     54412      2569      2660       226       155      1507       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519       230       261       539       599       573       293       231       249       218       484
dram[1]:        488       516       545       612       439       488       379       317       462       485       308       314       220       275       220       219
dram[2]:        502       540       533       444       461       424       240       246       498       462       314       322       220       283       220       218
dram[3]:        514       538       481       484       493       480       263       316       524       535       284       290       221       351       218       219
dram[4]:        513       465       419       434       473       476       246       266       557       498       275       290       221       311       226       609
dram[5]:        405       416       559       421       506       516       272       318       522       518       290       290       220       219       219       219
dram[6]:        436       529       613       406       437       481       321       322       775       701       534       673       220       219       218       218
dram[7]:        343       501       431       425       473       536       323       256       449       456       391       461       221       310       225       218
dram[8]:        418       416       498       558       397       542       360       324       504       443       293       304       231       318       220       220
dram[9]:        425       534       521       432       461       452       272       263       445       473       290       285       221       302       219       218
dram[10]:        491       463       497       559       516       460       324       348       566       500       298       297       220       310       224       218
dram[11]:        495       520       455       569       372       445       296       317       502       465       292       310       238       319       222       219
dram[12]:        487       494       475       482       421       453       273       232       455       459       301       318       228       327       218       218
dram[13]:        575       529       504       455       387       496       322       326       456       454       291       308       247       219       218       218
dram[14]:        553       496       313       447       417       504       252       239       464       421       363       357       255       219       219       219
dram[15]:        617       564       663       610       575       531       316       370       405       386       300       301       265       228       525       220

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316529 n_act=43 n_pre=27 n_req=506 n_rd=796 n_write=216 bw_util=0.006373
n_activity=4674 dram_eff=0.433
bk0: 48a 317242i bk1: 48a 317264i bk2: 76a 317343i bk3: 76a 317294i bk4: 92a 316846i bk5: 88a 316846i bk6: 22a 317452i bk7: 22a 317481i bk8: 62a 317462i bk9: 70a 317424i bk10: 70a 317424i bk11: 70a 317455i bk12: 16a 317524i bk13: 12a 317567i bk14: 10a 317576i bk15: 14a 317561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00375617
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316537 n_act=42 n_pre=26 n_req=503 n_rd=794 n_write=212 bw_util=0.006335
n_activity=4615 dram_eff=0.436
bk0: 48a 317273i bk1: 46a 317270i bk2: 72a 317300i bk3: 74a 317282i bk4: 96a 316832i bk5: 88a 316734i bk6: 22a 317447i bk7: 24a 317490i bk8: 62a 317459i bk9: 72a 317423i bk10: 70a 317425i bk11: 68a 317452i bk12: 12a 317529i bk13: 12a 317570i bk14: 16a 317560i bk15: 12a 317573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00585937
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316533 n_act=42 n_pre=26 n_req=505 n_rd=798 n_write=212 bw_util=0.00636
n_activity=4651 dram_eff=0.4343
bk0: 48a 317275i bk1: 52a 317246i bk2: 72a 317389i bk3: 76a 317250i bk4: 96a 316797i bk5: 88a 316774i bk6: 20a 317435i bk7: 22a 317484i bk8: 64a 317462i bk9: 72a 317432i bk10: 72a 317418i bk11: 68a 317456i bk12: 14a 317536i bk13: 18a 317558i bk14: 10a 317572i bk15: 6a 317583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0060105
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316531 n_act=42 n_pre=26 n_req=506 n_rd=800 n_write=212 bw_util=0.006373
n_activity=4624 dram_eff=0.4377
bk0: 46a 317270i bk1: 50a 317259i bk2: 74a 317355i bk3: 70a 317279i bk4: 98a 316888i bk5: 94a 316749i bk6: 20a 317406i bk7: 20a 317474i bk8: 66a 317449i bk9: 72a 317426i bk10: 66a 317430i bk11: 68a 317459i bk12: 18a 317527i bk13: 20a 317538i bk14: 10a 317577i bk15: 8a 317579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0046409
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316523 n_act=43 n_pre=27 n_req=509 n_rd=806 n_write=212 bw_util=0.00641
n_activity=4703 dram_eff=0.4329
bk0: 52a 317268i bk1: 52a 317263i bk2: 68a 317361i bk3: 68a 317313i bk4: 98a 316814i bk5: 94a 316815i bk6: 20a 317437i bk7: 20a 317440i bk8: 68a 317447i bk9: 74a 317422i bk10: 66a 317430i bk11: 66a 317458i bk12: 18a 317508i bk13: 20a 317541i bk14: 10a 317572i bk15: 12a 317565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00416547
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316531 n_act=41 n_pre=25 n_req=507 n_rd=806 n_write=208 bw_util=0.006385
n_activity=4665 dram_eff=0.4347
bk0: 52a 317261i bk1: 54a 317240i bk2: 70a 317356i bk3: 74a 317361i bk4: 96a 316873i bk5: 92a 316771i bk6: 18a 317469i bk7: 20a 317457i bk8: 72a 317435i bk9: 74a 317425i bk10: 68a 317429i bk11: 66a 317459i bk12: 16a 317533i bk13: 20a 317551i bk14: 8a 317576i bk15: 6a 317584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00359874
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316525 n_act=42 n_pre=26 n_req=509 n_rd=810 n_write=208 bw_util=0.00641
n_activity=4610 dram_eff=0.4416
bk0: 48a 317273i bk1: 50a 317282i bk2: 76a 317361i bk3: 72a 317354i bk4: 96a 316839i bk5: 94a 316734i bk6: 18a 317432i bk7: 20a 317460i bk8: 70a 317431i bk9: 72a 317413i bk10: 68a 317420i bk11: 72a 317427i bk12: 18a 317521i bk13: 20a 317551i bk14: 10a 317577i bk15: 6a 317587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00405528
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316537 n_act=43 n_pre=27 n_req=502 n_rd=796 n_write=208 bw_util=0.006322
n_activity=4663 dram_eff=0.4306
bk0: 52a 317265i bk1: 54a 317271i bk2: 70a 317376i bk3: 72a 317362i bk4: 92a 316938i bk5: 92a 316777i bk6: 22a 317433i bk7: 20a 317455i bk8: 68a 317445i bk9: 66a 317429i bk10: 68a 317430i bk11: 70a 317446i bk12: 16a 317533i bk13: 12a 317561i bk14: 12a 317572i bk15: 10a 317583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00346336
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316531 n_act=43 n_pre=27 n_req=505 n_rd=798 n_write=212 bw_util=0.00636
n_activity=4691 dram_eff=0.4306
bk0: 50a 317255i bk1: 52a 317253i bk2: 76a 317283i bk3: 76a 317289i bk4: 90a 316942i bk5: 90a 316792i bk6: 22a 317442i bk7: 18a 317495i bk8: 68a 317442i bk9: 68a 317416i bk10: 70a 317410i bk11: 70a 317451i bk12: 12a 317525i bk13: 12a 317559i bk14: 12a 317574i bk15: 12a 317576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00507539
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316531 n_act=43 n_pre=27 n_req=505 n_rd=796 n_write=214 bw_util=0.00636
n_activity=4611 dram_eff=0.4381
bk0: 46a 317270i bk1: 54a 317250i bk2: 78a 317249i bk3: 74a 317263i bk4: 92a 316812i bk5: 92a 316745i bk6: 20a 317415i bk7: 18a 317493i bk8: 68a 317436i bk9: 66a 317422i bk10: 70a 317424i bk11: 72a 317445i bk12: 10a 317559i bk13: 16a 317563i bk14: 12a 317571i bk15: 8a 317582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00505335
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316539 n_act=44 n_pre=28 n_req=500 n_rd=794 n_write=206 bw_util=0.006297
n_activity=4568 dram_eff=0.4378
bk0: 50a 317277i bk1: 50a 317275i bk2: 74a 317268i bk3: 70a 317297i bk4: 88a 316789i bk5: 96a 316750i bk6: 22a 317489i bk7: 20a 317490i bk8: 68a 317440i bk9: 68a 317411i bk10: 66a 317449i bk11: 68a 317460i bk12: 18a 317557i bk13: 16a 317548i bk14: 12a 317567i bk15: 8a 317578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0049463
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316541 n_act=44 n_pre=28 n_req=499 n_rd=794 n_write=204 bw_util=0.006284
n_activity=4581 dram_eff=0.4357
bk0: 56a 317250i bk1: 54a 317220i bk2: 74a 317264i bk3: 70a 317341i bk4: 90a 316836i bk5: 96a 316790i bk6: 20a 317483i bk7: 14a 317482i bk8: 72a 317436i bk9: 70a 317426i bk10: 66a 317457i bk11: 68a 317453i bk12: 12a 317569i bk13: 14a 317563i bk14: 8a 317582i bk15: 10a 317577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0050565
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316537 n_act=44 n_pre=28 n_req=501 n_rd=798 n_write=204 bw_util=0.00631
n_activity=4660 dram_eff=0.43
bk0: 60a 317234i bk1: 52a 317280i bk2: 72a 317305i bk3: 72a 317364i bk4: 94a 316844i bk5: 96a 316821i bk6: 18a 317489i bk7: 14a 317485i bk8: 70a 317443i bk9: 70a 317438i bk10: 68a 317452i bk11: 68a 317450i bk12: 14a 317567i bk13: 20a 317548i bk14: 6a 317584i bk15: 4a 317591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00436068
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316545 n_act=42 n_pre=26 n_req=499 n_rd=790 n_write=208 bw_util=0.006284
n_activity=4610 dram_eff=0.433
bk0: 52a 317259i bk1: 50a 317261i bk2: 74a 317293i bk3: 72a 317318i bk4: 90a 316797i bk5: 96a 316808i bk6: 18a 317469i bk7: 16a 317491i bk8: 70a 317440i bk9: 68a 317444i bk10: 66a 317463i bk11: 64a 317467i bk12: 20a 317551i bk13: 20a 317526i bk14: 8a 317578i bk15: 6a 317585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00389785
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316541 n_act=42 n_pre=26 n_req=501 n_rd=790 n_write=212 bw_util=0.00631
n_activity=4629 dram_eff=0.4329
bk0: 52a 317270i bk1: 52a 317249i bk2: 74a 317285i bk3: 70a 317317i bk4: 88a 316862i bk5: 94a 316816i bk6: 20a 317457i bk7: 16a 317495i bk8: 72a 317437i bk9: 68a 317442i bk10: 68a 317453i bk11: 70a 317416i bk12: 14a 317567i bk13: 12a 317538i bk14: 8a 317580i bk15: 12a 317574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0048361
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317611 n_nop=316543 n_act=42 n_pre=26 n_req=500 n_rd=788 n_write=212 bw_util=0.006297
n_activity=4571 dram_eff=0.4375
bk0: 54a 317258i bk1: 46a 317251i bk2: 78a 317275i bk3: 76a 317264i bk4: 88a 316818i bk5: 92a 316803i bk6: 22a 317465i bk7: 16a 317504i bk8: 66a 317456i bk9: 68a 317446i bk10: 70a 317453i bk11: 72a 317411i bk12: 12a 317574i bk13: 10a 317544i bk14: 8a 317574i bk15: 10a 317577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00450551

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24994, Miss = 398, Miss_rate = 0.016, Pending_hits = 158, Reservation_fails = 107
L2_cache_bank[1]: Access = 26853, Miss = 397, Miss_rate = 0.015, Pending_hits = 153, Reservation_fails = 210
L2_cache_bank[2]: Access = 19502, Miss = 399, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 179
L2_cache_bank[3]: Access = 19473, Miss = 400, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 79
L2_cache_bank[4]: Access = 20485, Miss = 403, Miss_rate = 0.020, Pending_hits = 162, Reservation_fails = 281
L2_cache_bank[5]: Access = 19675, Miss = 403, Miss_rate = 0.020, Pending_hits = 138, Reservation_fails = 256
L2_cache_bank[6]: Access = 18281, Miss = 405, Miss_rate = 0.022, Pending_hits = 166, Reservation_fails = 326
L2_cache_bank[7]: Access = 21217, Miss = 398, Miss_rate = 0.019, Pending_hits = 169, Reservation_fails = 360
L2_cache_bank[8]: Access = 20132, Miss = 399, Miss_rate = 0.020, Pending_hits = 168, Reservation_fails = 317
L2_cache_bank[9]: Access = 18312, Miss = 398, Miss_rate = 0.022, Pending_hits = 150, Reservation_fails = 182
L2_cache_bank[10]: Access = 22190, Miss = 397, Miss_rate = 0.018, Pending_hits = 126, Reservation_fails = 67
L2_cache_bank[11]: Access = 20388, Miss = 397, Miss_rate = 0.019, Pending_hits = 129, Reservation_fails = 197
L2_cache_bank[12]: Access = 18439, Miss = 399, Miss_rate = 0.022, Pending_hits = 133, Reservation_fails = 220
L2_cache_bank[13]: Access = 20448, Miss = 395, Miss_rate = 0.019, Pending_hits = 117, Reservation_fails = 232
L2_cache_bank[14]: Access = 21312, Miss = 395, Miss_rate = 0.019, Pending_hits = 137, Reservation_fails = 93
L2_cache_bank[15]: Access = 18210, Miss = 394, Miss_rate = 0.022, Pending_hits = 142, Reservation_fails = 118
L2_total_cache_accesses = 329911
L2_total_cache_misses = 6377
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 2346
L2_total_cache_reservation_fails = 3224
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469937
icnt_total_pkts_simt_to_mem=873640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659818
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1343562
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000350631
	minimum = 0 (at node 0)
	maximum = 0.00543478 (at node 9)
Accepted packet rate average = 0.000350631
	minimum = 0 (at node 0)
	maximum = 0.00543478 (at node 9)
Injected flit rate average = 0.000876578
	minimum = 0 (at node 0)
	maximum = 0.0108696 (at node 25)
Accepted flit rate average= 0.000876578
	minimum = 0 (at node 0)
	maximum = 0.0199275 (at node 9)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6125 (10 samples)
	minimum = 6 (10 samples)
	maximum = 129.3 (10 samples)
Network latency average = 13.1738 (10 samples)
	minimum = 6 (10 samples)
	maximum = 115.3 (10 samples)
Flit latency average = 12.2068 (10 samples)
	minimum = 6 (10 samples)
	maximum = 111.6 (10 samples)
Fragmentation average = 0.000782252 (10 samples)
	minimum = 0 (10 samples)
	maximum = 31.3 (10 samples)
Injected packet rate average = 0.0377821 (10 samples)
	minimum = 0.028615 (10 samples)
	maximum = 0.0630555 (10 samples)
Accepted packet rate average = 0.0377821 (10 samples)
	minimum = 0.028615 (10 samples)
	maximum = 0.0630555 (10 samples)
Injected flit rate average = 0.0916642 (10 samples)
	minimum = 0.0500188 (10 samples)
	maximum = 0.20127 (10 samples)
Accepted flit rate average = 0.0916642 (10 samples)
	minimum = 0.0512088 (10 samples)
	maximum = 0.169167 (10 samples)
Injected packet size average = 2.42613 (10 samples)
Accepted packet size average = 2.42613 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 159338 (inst/sec)
gpgpu_simulation_rate = 3337 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,417126)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1096,417126), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 12.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1097
gpu_sim_insn = 13620
gpu_ipc =      12.4157
gpu_tot_sim_cycle = 418223
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      47.6562
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7642
gpu_stall_icnt2sh    = 47495
gpu_total_sim_rate=159447

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394946
	L1I_total_cache_misses = 2509
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22602, Miss_rate = 0.506, Pending_hits = 3658, Reservation_fails = 56425
	L1D_cache_core[1]: Access = 45096, Miss = 23258, Miss_rate = 0.516, Pending_hits = 3647, Reservation_fails = 59752
	L1D_cache_core[2]: Access = 44708, Miss = 22733, Miss_rate = 0.508, Pending_hits = 3619, Reservation_fails = 61281
	L1D_cache_core[3]: Access = 44406, Miss = 22796, Miss_rate = 0.513, Pending_hits = 3478, Reservation_fails = 54263
	L1D_cache_core[4]: Access = 45550, Miss = 23215, Miss_rate = 0.510, Pending_hits = 3269, Reservation_fails = 59588
	L1D_cache_core[5]: Access = 45900, Miss = 23290, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58911
	L1D_cache_core[6]: Access = 47729, Miss = 24966, Miss_rate = 0.523, Pending_hits = 3234, Reservation_fails = 59036
	L1D_cache_core[7]: Access = 44058, Miss = 22210, Miss_rate = 0.504, Pending_hits = 3725, Reservation_fails = 54830
	L1D_cache_core[8]: Access = 33936, Miss = 16998, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38015
	L1D_cache_core[9]: Access = 35772, Miss = 17854, Miss_rate = 0.499, Pending_hits = 2745, Reservation_fails = 36471
	L1D_cache_core[10]: Access = 35880, Miss = 18198, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 28264
	L1D_cache_core[11]: Access = 36823, Miss = 18887, Miss_rate = 0.513, Pending_hits = 2764, Reservation_fails = 44744
	L1D_cache_core[12]: Access = 46020, Miss = 23073, Miss_rate = 0.501, Pending_hits = 3709, Reservation_fails = 50962
	L1D_cache_core[13]: Access = 46122, Miss = 23218, Miss_rate = 0.503, Pending_hits = 3283, Reservation_fails = 58995
	L1D_cache_core[14]: Access = 46138, Miss = 23168, Miss_rate = 0.502, Pending_hits = 3271, Reservation_fails = 58812
	L1D_total_cache_accesses = 642763
	L1D_total_cache_misses = 326466
	L1D_total_cache_miss_rate = 0.5079
	L1D_total_cache_pending_hits = 49167
	L1D_total_cache_reservation_fails = 780349
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227476
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 552873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5203, 5203, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1214510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34839
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1214510
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1630857	W0_Idle:320650	W0_Scoreboard:3092277	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278712 {8:34839,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4738104 {136:34839,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 775 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 418222 
mrq_lat_table:4413 	1025 	1535 	485 	452 	149 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	321051 	8519 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19844 	39329 	133824 	134955 	1833 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17188 	13870 	3496 	298 	2 	0 	0 	0 	144 	301 	7799 	22906 	36507 	114886 	111744 	626 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	818 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        36        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        36        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140390    129878    129869    129866     71857     71014     82687     83282    105912    106425    115711    110957    137066    137887    129848    129845 
dram[1]:    129875    129874    129858    130887    129861    129861     81670     81221    104871    104382    111120    105777    136059    135783    129837    129839 
dram[2]:    129873    129875    141401    140371    129861    129861     80640     80194    102821    103361    109688    104335    135049    134765    140335    140330 
dram[3]:    129876    129875    140378    140378    129863    129864     79603     89671    101790    102340    118857    112421    132857    133746    140327    141354 
dram[4]:    129874    129876    129860    129861    129861    129863     88039     88627    100795    100259    117507    110960    131857    131709    140330    129864 
dram[5]:    129860    130890    129864    129863    130881     65236     87030     86586     98742     99244    115071    109640    130896    130506    129860    129863 
dram[6]:    140367    140376    129867    129867     63639     63185     85998     85567     97706     98214    118777    118999    129879    139990    129856    129859 
dram[7]:    141409    140379    129868    129868     62429     72605     83933     84449    107203    107629    118209    117627    138294    139127    129852    129848 
dram[8]:    129878    129878    129868    129869     71927     71636     82914     82412    106161    105645    113996    116067    137278    138110    129844    129847 
dram[9]:    129874    129874    130887    140354    129861    129861     81893     81382    104115    104631    108408    113659    136219    136023    129839    129840 
dram[10]:    129873    129873    140372    140364    129861    129861     79891     80357    103092    103610    107011    122777    134179    135005    140337    141363 
dram[11]:    129876    129876    140379    140377    129861    129863     89336     89827    102069    101462    116161    121361    133537    133986    141355    140326 
dram[12]:    129874    129871    129861    129860    129864    129863     88342     88857    100030    100458    113747    120010    132529    131943    140339    129864 
dram[13]:    129860    130890    129864    129864     64697     64448     87319     86795     99008     99425    112327    117651    130452    130354    129861    129864 
dram[14]:    141405    140374    129866    129866     63688     63424     85327     85776     97971     98480    119461    118801    139929    139770    129858    129855 
dram[15]:    140380    140380    129866    129868     62548     72628     84291     84747    107443    106941    117462    117903    138911    138737    129855    129851 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333 14.000000 19.000000 24.666666  8.500000  7.500000 10.333333 11.666667 18.500000 17.500000  5.000000  3.000000  2.500000  2.333333 
dram[1]: 12.666667 12.333333 12.666667 13.666667 19.000000 19.500000  8.500000  8.000000 10.333333 12.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 19.000000 19.500000  8.000000  7.500000 10.666667 12.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 19.250000 20.250000  8.000000  7.000000 11.000000 12.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 12.666667 19.250000 20.250000  8.000000  7.000000 11.333333 12.333333 17.500000 16.500000  5.500000  5.000000  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 19.000000 20.000000  7.500000  7.000000 12.000000 12.333333 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 25.333334 20.250000  7.500000  7.000000 11.666667 12.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 24.666666 20.000000  8.500000  7.000000 11.333333 11.000000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 24.333334 19.750000  8.500000  6.500000 11.333333 11.333333 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 19.000000 19.500000  8.000000  6.500000 11.333333 11.000000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 18.500000 20.000000  7.500000  7.000000 11.333333 11.333333 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 13.666667 12.333333 18.750000 20.000000  7.000000  5.500000 12.000000 11.666667 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 19.250000 20.000000  6.500000  5.500000 11.666667 11.666667 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 25.000000 20.000000  6.500000  6.000000 11.666667 11.333333 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 24.666666 19.750000  7.000000  6.000000 12.000000 11.333333 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]: 10.250000 12.333333 14.333333 13.333333 24.666666 19.500000  7.500000  6.000000 11.000000 11.333333 17.500000 19.000000  3.000000  3.500000  1.333333  2.500000 
average row locality = 8107/690 = 11.749275
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        38        48        44        11        11        31        35        35        35         8         6         5         7 
dram[1]:        24        23        36        37        48        46        11        12        31        36        35        34         6         6         8         6 
dram[2]:        24        26        36        38        48        46        10        11        32        36        36        34         7         9         5         3 
dram[3]:        23        25        37        35        49        49        10        10        33        36        33        34         9        10         5         4 
dram[4]:        26        26        34        34        49        49        10        10        34        37        33        33         9        10         5         6 
dram[5]:        26        27        35        37        48        48         9        10        36        37        34        33         8        10         4         3 
dram[6]:        24        25        38        36        48        49         9        10        35        36        34        36         9        10         5         3 
dram[7]:        26        27        35        36        46        48        11        10        34        33        34        35         8         6         6         5 
dram[8]:        25        26        38        38        45        47        11         9        34        34        35        35         6         6         6         6 
dram[9]:        23        27        39        37        46        48        10         9        34        33        35        36         5         8         6         4 
dram[10]:        25        25        37        35        44        50        11        10        34        34        33        34         9         8         6         4 
dram[11]:        28        29        37        35        45        50        10         7        36        35        33        34         6         7         4         5 
dram[12]:        30        26        36        36        47        50         9         7        35        35        34        34         7        10         3         2 
dram[13]:        26        25        37        36        45        50         9         8        35        34        33        32        10        10         4         3 
dram[14]:        26        26        37        35        44        49        10         8        36        34        34        35         7         6         4         6 
dram[15]:        27        23        39        38        44        48        11         8        33        34        35        36         6         5         4         5 
total reads: 6411
bank skew: 50/2 = 25.00
chip skew: 407/396 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5819      4513       385       367       137       160     68376     54480      2397      2435       173       222       212       687
dram[1]:       2242      3377      5517      4578       355       328       153       174     73562     56903      2274      2548       161       224       213       212
dram[2]:       2253      3158      5714      4890       355       308       133       157     31564     51228      2296      2628       166       221       214       214
dram[3]:       2025      3469      5829      5106       383       313       138       165     26525     57738      2401      2637       174       236       212       216
dram[4]:       2377      2607      4292      4163       366       323       135       161     30558     59702      2356      2489       174       224       217      2408
dram[5]:       1900      2987      5130      4207       379       336       133       166     28220     52937      2295      2498       170       213       213       215
dram[6]:       2215      2919      4497      4399       375       364       135       163     27122     50003      2701      2897       174       212       212       214
dram[7]:       2119      2841      4345      4583       388       386       146       156     33187     63505      2570      3141       172       234       217       212
dram[8]:       1836      3232      3976      3845       335       353       151       159     33229     56290      2388      2450       163       237       212       212
dram[9]:       2506      2619      3906      5142       311       353       136       150     26242     55410      2357      2650       180       227       212       213
dram[10]:       2753      3218      4529      4887       362       364       174       170     31563     66113      2700      2591     12689       230       214       213
dram[11]:       3020      2743      3813      4493       313       341       162       144     29212     58421      2680      2903       218       234       214       212
dram[12]:       2695      2884      4190      4425       322       337       154       137     29323     48944      2785      2738       214       228       215       217
dram[13]:       2916      3353      4692      4080       325       344       165       151     32445     58129      2622      2993       216       176       215       214
dram[14]:       3196      2762      3583      4473       334       377       156       144     31210     62026      2976      2525       220       160       214       213
dram[15]:       2640      3614      3837      3463       359       367       167       162     27870     54412      2569      2660       226       155      1507       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519       230       261       539       599       573       293       231       249       218       484
dram[1]:        488       516       545       612       439       488       379       317       462       485       308       314       220       275       220       219
dram[2]:        502       540       533       444       461       424       240       246       498       462       314       322       220       283       220       218
dram[3]:        514       538       481       484       493       480       263       316       524       535       284       290       221       351       218       219
dram[4]:        513       465       419       434       473       476       246       266       557       498       275       290       221       311       226       609
dram[5]:        405       416       559       421       506       516       272       318       522       518       290       290       220       219       219       219
dram[6]:        436       529       613       406       437       481       321       322       775       701       534       673       220       219       218       218
dram[7]:        343       501       431       425       473       536       323       256       449       456       391       461       221       310       225       218
dram[8]:        418       416       498       558       397       542       360       324       504       443       293       304       231       318       220       220
dram[9]:        425       534       521       432       461       452       272       263       445       473       290       285       221       302       219       218
dram[10]:        491       463       497       559       516       460       324       348       566       500       298       297       220       310       224       218
dram[11]:        495       520       455       569       372       445       296       317       502       465       292       310       238       319       222       219
dram[12]:        487       494       475       482       421       453       273       232       455       459       301       318       228       327       218       218
dram[13]:        575       529       504       455       387       496       322       326       456       454       291       308       247       219       218       218
dram[14]:        553       496       313       447       417       504       252       239       464       421       363       357       255       219       219       219
dram[15]:        617       564       663       610       575       531       316       370       405       386       300       301       265       228       525       220

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317358 n_act=44 n_pre=28 n_req=508 n_rd=800 n_write=216 bw_util=0.006381
n_activity=4695 dram_eff=0.4328
bk0: 48a 318077i bk1: 48a 318099i bk2: 76a 318179i bk3: 76a 318130i bk4: 96a 317664i bk5: 88a 317680i bk6: 22a 318286i bk7: 22a 318315i bk8: 62a 318297i bk9: 70a 318259i bk10: 70a 318259i bk11: 70a 318290i bk12: 16a 318359i bk13: 12a 318402i bk14: 10a 318411i bk15: 14a 318396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00377772
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317364 n_act=42 n_pre=26 n_req=507 n_rd=798 n_write=216 bw_util=0.006368
n_activity=4659 dram_eff=0.4353
bk0: 48a 318108i bk1: 46a 318105i bk2: 72a 318135i bk3: 74a 318117i bk4: 96a 317667i bk5: 92a 317530i bk6: 22a 318282i bk7: 24a 318325i bk8: 62a 318294i bk9: 72a 318258i bk10: 70a 318260i bk11: 68a 318287i bk12: 12a 318364i bk13: 12a 318405i bk14: 16a 318395i bk15: 12a 318408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00586599
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317360 n_act=42 n_pre=26 n_req=509 n_rd=802 n_write=216 bw_util=0.006394
n_activity=4695 dram_eff=0.4337
bk0: 48a 318110i bk1: 52a 318081i bk2: 72a 318224i bk3: 76a 318085i bk4: 96a 317632i bk5: 92a 317570i bk6: 20a 318270i bk7: 22a 318319i bk8: 64a 318297i bk9: 72a 318267i bk10: 72a 318253i bk11: 68a 318291i bk12: 14a 318371i bk13: 18a 318393i bk14: 10a 318407i bk15: 6a 318418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.006023
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317358 n_act=42 n_pre=26 n_req=510 n_rd=804 n_write=216 bw_util=0.006406
n_activity=4668 dram_eff=0.437
bk0: 46a 318105i bk1: 50a 318094i bk2: 74a 318190i bk3: 70a 318114i bk4: 98a 317723i bk5: 98a 317545i bk6: 20a 318241i bk7: 20a 318309i bk8: 66a 318284i bk9: 72a 318261i bk10: 66a 318265i bk11: 68a 318294i bk12: 18a 318362i bk13: 20a 318373i bk14: 10a 318412i bk15: 8a 318414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00465699
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317350 n_act=43 n_pre=27 n_req=513 n_rd=810 n_write=216 bw_util=0.006444
n_activity=4747 dram_eff=0.4323
bk0: 52a 318103i bk1: 52a 318098i bk2: 68a 318196i bk3: 68a 318148i bk4: 98a 317649i bk5: 98a 317614i bk6: 20a 318272i bk7: 20a 318275i bk8: 68a 318282i bk9: 74a 318257i bk10: 66a 318265i bk11: 66a 318293i bk12: 18a 318343i bk13: 20a 318376i bk14: 10a 318407i bk15: 12a 318400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00417339
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317356 n_act=42 n_pre=26 n_req=511 n_rd=810 n_write=212 bw_util=0.006419
n_activity=4711 dram_eff=0.4339
bk0: 52a 318096i bk1: 54a 318075i bk2: 70a 318191i bk3: 74a 318196i bk4: 96a 317708i bk5: 96a 317568i bk6: 18a 318304i bk7: 20a 318292i bk8: 72a 318270i bk9: 74a 318260i bk10: 68a 318264i bk11: 66a 318294i bk12: 16a 318368i bk13: 20a 318386i bk14: 8a 318411i bk15: 6a 318419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00361443
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317350 n_act=43 n_pre=27 n_req=513 n_rd=814 n_write=212 bw_util=0.006444
n_activity=4656 dram_eff=0.4407
bk0: 48a 318108i bk1: 50a 318117i bk2: 76a 318197i bk3: 72a 318190i bk4: 96a 317675i bk5: 98a 317529i bk6: 18a 318266i bk7: 20a 318294i bk8: 70a 318265i bk9: 72a 318247i bk10: 68a 318255i bk11: 72a 318262i bk12: 18a 318356i bk13: 20a 318386i bk14: 10a 318412i bk15: 6a 318422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00407604
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents
MSHR: tag=0x8024b780, atomic=0 1 entries : 0x7f7f1c95fe20 :  mf: uid=1827746, sid12:w13, part=7, addr=0x8024b780, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (418222), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317362 n_act=44 n_pre=28 n_req=506 n_rd=800 n_write=212 bw_util=0.006356
n_activity=4709 dram_eff=0.4298
bk0: 52a 318100i bk1: 54a 318106i bk2: 70a 318211i bk3: 72a 318197i bk4: 92a 317774i bk5: 96a 317570i bk6: 22a 318267i bk7: 20a 318289i bk8: 68a 318280i bk9: 66a 318264i bk10: 68a 318265i bk11: 70a 318281i bk12: 16a 318368i bk13: 12a 318396i bk14: 12a 318407i bk15: 10a 318418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00350766
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8024b880, atomic=0 1 entries : 0x7f7f1c960b50 :  mf: uid=1827747, sid12:w15, part=8, addr=0x8024b880, load , size=128, unknown  status = IN_PARTITION_DRAM (418222), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317357 n_act=44 n_pre=28 n_req=509 n_rd=801 n_write=216 bw_util=0.006387
n_activity=4731 dram_eff=0.4299
bk0: 50a 318090i bk1: 52a 318088i bk2: 76a 318118i bk3: 76a 318124i bk4: 90a 317778i bk5: 93a 317587i bk6: 22a 318276i bk7: 18a 318329i bk8: 68a 318277i bk9: 68a 318251i bk10: 70a 318245i bk11: 70a 318286i bk12: 12a 318360i bk13: 12a 318394i bk14: 12a 318409i bk15: 12a 318411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00513745
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317362 n_act=43 n_pre=27 n_req=507 n_rd=800 n_write=214 bw_util=0.006368
n_activity=4625 dram_eff=0.4385
bk0: 46a 318105i bk1: 54a 318085i bk2: 78a 318084i bk3: 74a 318098i bk4: 92a 317647i bk5: 96a 317570i bk6: 20a 318250i bk7: 18a 318328i bk8: 68a 318271i bk9: 66a 318257i bk10: 70a 318259i bk11: 72a 318280i bk12: 10a 318394i bk13: 16a 318398i bk14: 12a 318406i bk15: 8a 318417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00504324
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317370 n_act=44 n_pre=28 n_req=502 n_rd=798 n_write=206 bw_util=0.006306
n_activity=4584 dram_eff=0.438
bk0: 50a 318112i bk1: 50a 318110i bk2: 74a 318103i bk3: 70a 318132i bk4: 88a 317624i bk5: 100a 317577i bk6: 22a 318324i bk7: 20a 318325i bk8: 68a 318275i bk9: 68a 318246i bk10: 66a 318284i bk11: 68a 318295i bk12: 18a 318392i bk13: 16a 318383i bk14: 12a 318402i bk15: 8a 318413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00493333
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317366 n_act=45 n_pre=29 n_req=503 n_rd=802 n_write=204 bw_util=0.006318
n_activity=4620 dram_eff=0.4355
bk0: 56a 318086i bk1: 58a 318040i bk2: 74a 318098i bk3: 70a 318175i bk4: 90a 317670i bk5: 100a 317616i bk6: 20a 318318i bk7: 14a 318317i bk8: 72a 318271i bk9: 70a 318261i bk10: 66a 318292i bk11: 68a 318288i bk12: 12a 318404i bk13: 14a 318398i bk14: 8a 318418i bk15: 10a 318413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00504324
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317368 n_act=44 n_pre=28 n_req=503 n_rd=802 n_write=204 bw_util=0.006318
n_activity=4674 dram_eff=0.4305
bk0: 60a 318069i bk1: 52a 318115i bk2: 72a 318140i bk3: 72a 318199i bk4: 94a 317679i bk5: 100a 317646i bk6: 18a 318324i bk7: 14a 318320i bk8: 70a 318278i bk9: 70a 318273i bk10: 68a 318287i bk11: 68a 318285i bk12: 14a 318402i bk13: 20a 318383i bk14: 6a 318419i bk15: 4a 318426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00435239
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317374 n_act=43 n_pre=27 n_req=501 n_rd=794 n_write=208 bw_util=0.006293
n_activity=4631 dram_eff=0.4327
bk0: 52a 318094i bk1: 50a 318096i bk2: 74a 318129i bk3: 72a 318154i bk4: 90a 317633i bk5: 100a 317628i bk6: 18a 318303i bk7: 16a 318325i bk8: 70a 318274i bk9: 68a 318278i bk10: 66a 318298i bk11: 64a 318302i bk12: 20a 318386i bk13: 20a 318361i bk14: 8a 318413i bk15: 6a 318420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388763
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317370 n_act=43 n_pre=27 n_req=503 n_rd=794 n_write=212 bw_util=0.006318
n_activity=4650 dram_eff=0.4327
bk0: 52a 318105i bk1: 52a 318085i bk2: 74a 318121i bk3: 70a 318153i bk4: 88a 317698i bk5: 98a 317634i bk6: 20a 318291i bk7: 16a 318329i bk8: 72a 318271i bk9: 68a 318276i bk10: 68a 318287i bk11: 70a 318251i bk12: 14a 318402i bk13: 12a 318373i bk14: 8a 318415i bk15: 12a 318409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00485483
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=318446 n_nop=317372 n_act=43 n_pre=27 n_req=502 n_rd=792 n_write=212 bw_util=0.006306
n_activity=4592 dram_eff=0.4373
bk0: 54a 318093i bk1: 46a 318086i bk2: 78a 318110i bk3: 76a 318100i bk4: 88a 317654i bk5: 96a 317621i bk6: 22a 318299i bk7: 16a 318338i bk8: 66a 318290i bk9: 68a 318281i bk10: 70a 318288i bk11: 72a 318246i bk12: 12a 318409i bk13: 10a 318379i bk14: 8a 318409i bk15: 10a 318412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0045251

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24996, Miss = 400, Miss_rate = 0.016, Pending_hits = 158, Reservation_fails = 107
L2_cache_bank[1]: Access = 26855, Miss = 399, Miss_rate = 0.015, Pending_hits = 153, Reservation_fails = 210
L2_cache_bank[2]: Access = 19504, Miss = 401, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 179
L2_cache_bank[3]: Access = 19475, Miss = 402, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 79
L2_cache_bank[4]: Access = 20487, Miss = 405, Miss_rate = 0.020, Pending_hits = 162, Reservation_fails = 281
L2_cache_bank[5]: Access = 19677, Miss = 405, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 256
L2_cache_bank[6]: Access = 18283, Miss = 407, Miss_rate = 0.022, Pending_hits = 166, Reservation_fails = 326
L2_cache_bank[7]: Access = 21219, Miss = 400, Miss_rate = 0.019, Pending_hits = 169, Reservation_fails = 360
L2_cache_bank[8]: Access = 20134, Miss = 401, Miss_rate = 0.020, Pending_hits = 168, Reservation_fails = 317
L2_cache_bank[9]: Access = 18314, Miss = 400, Miss_rate = 0.022, Pending_hits = 150, Reservation_fails = 182
L2_cache_bank[10]: Access = 22192, Miss = 399, Miss_rate = 0.018, Pending_hits = 126, Reservation_fails = 67
L2_cache_bank[11]: Access = 20392, Miss = 401, Miss_rate = 0.020, Pending_hits = 129, Reservation_fails = 197
L2_cache_bank[12]: Access = 18441, Miss = 401, Miss_rate = 0.022, Pending_hits = 133, Reservation_fails = 220
L2_cache_bank[13]: Access = 20450, Miss = 397, Miss_rate = 0.019, Pending_hits = 117, Reservation_fails = 232
L2_cache_bank[14]: Access = 21314, Miss = 397, Miss_rate = 0.019, Pending_hits = 137, Reservation_fails = 93
L2_cache_bank[15]: Access = 18212, Miss = 396, Miss_rate = 0.022, Pending_hits = 142, Reservation_fails = 118
L2_total_cache_accesses = 329945
L2_total_cache_misses = 6411
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 2346
L2_total_cache_reservation_fails = 3224
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=470043
icnt_total_pkts_simt_to_mem=873738
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3382
	minimum = 6
	maximum = 53
Network latency average = 13.1176
	minimum = 6
	maximum = 53
Slowest packet = 659851
Flit latency average = 13.4118
	minimum = 6
	maximum = 49
Slowest flit = 1343650
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00199959
	minimum = 0 (at node 0)
	maximum = 0.0309936 (at node 12)
Accepted packet rate average = 0.00199959
	minimum = 0 (at node 0)
	maximum = 0.0309936 (at node 12)
Injected flit rate average = 0.00599876
	minimum = 0 (at node 0)
	maximum = 0.0893345 (at node 12)
Accepted flit rate average= 0.00599876
	minimum = 0 (at node 0)
	maximum = 0.0966272 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3148 (11 samples)
	minimum = 6 (11 samples)
	maximum = 122.364 (11 samples)
Network latency average = 13.1687 (11 samples)
	minimum = 6 (11 samples)
	maximum = 109.636 (11 samples)
Flit latency average = 12.3163 (11 samples)
	minimum = 6 (11 samples)
	maximum = 105.909 (11 samples)
Fragmentation average = 0.000711138 (11 samples)
	minimum = 0 (11 samples)
	maximum = 28.4545 (11 samples)
Injected packet rate average = 0.0345291 (11 samples)
	minimum = 0.0260136 (11 samples)
	maximum = 0.0601408 (11 samples)
Accepted packet rate average = 0.0345291 (11 samples)
	minimum = 0.0260136 (11 samples)
	maximum = 0.0601408 (11 samples)
Injected flit rate average = 0.0838764 (11 samples)
	minimum = 0.0454717 (11 samples)
	maximum = 0.191094 (11 samples)
Accepted flit rate average = 0.0838764 (11 samples)
	minimum = 0.0465534 (11 samples)
	maximum = 0.162573 (11 samples)
Injected packet size average = 2.42915 (11 samples)
Accepted packet size average = 2.42915 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 159447 (inst/sec)
gpgpu_simulation_rate = 3345 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,418223)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,418223)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (98,418223), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 420223  inst.: 19934945 (ipc= 2.0) sim_rate=158213 (inst/sec) elapsed = 0:0:02:06 / Sun Jul 29 10:20:34 2018
GPGPU-Sim uArch: cycles simulated: 434223  inst.: 19944649 (ipc= 0.9) sim_rate=157044 (inst/sec) elapsed = 0:0:02:07 / Sun Jul 29 10:20:35 2018
GPGPU-Sim uArch: cycles simulated: 447723  inst.: 19954025 (ipc= 0.8) sim_rate=155890 (inst/sec) elapsed = 0:0:02:08 / Sun Jul 29 10:20:36 2018
GPGPU-Sim uArch: cycles simulated: 462223  inst.: 19964177 (ipc= 0.8) sim_rate=154761 (inst/sec) elapsed = 0:0:02:09 / Sun Jul 29 10:20:37 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (52173,418223), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 13.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 52174
gpu_sim_insn = 38872
gpu_ipc =       0.7450
gpu_tot_sim_cycle = 470397
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      42.4531
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7642
gpu_stall_icnt2sh    = 47495
gpu_total_sim_rate=154804

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397505
	L1I_total_cache_misses = 2509
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44625, Miss = 22602, Miss_rate = 0.506, Pending_hits = 3658, Reservation_fails = 56425
	L1D_cache_core[1]: Access = 45096, Miss = 23258, Miss_rate = 0.516, Pending_hits = 3647, Reservation_fails = 59752
	L1D_cache_core[2]: Access = 44708, Miss = 22733, Miss_rate = 0.508, Pending_hits = 3619, Reservation_fails = 61281
	L1D_cache_core[3]: Access = 44406, Miss = 22796, Miss_rate = 0.513, Pending_hits = 3478, Reservation_fails = 54263
	L1D_cache_core[4]: Access = 45550, Miss = 23215, Miss_rate = 0.510, Pending_hits = 3269, Reservation_fails = 59588
	L1D_cache_core[5]: Access = 45900, Miss = 23290, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58911
	L1D_cache_core[6]: Access = 47729, Miss = 24966, Miss_rate = 0.523, Pending_hits = 3234, Reservation_fails = 59036
	L1D_cache_core[7]: Access = 44058, Miss = 22210, Miss_rate = 0.504, Pending_hits = 3725, Reservation_fails = 54830
	L1D_cache_core[8]: Access = 33936, Miss = 16998, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38015
	L1D_cache_core[9]: Access = 35772, Miss = 17854, Miss_rate = 0.499, Pending_hits = 2745, Reservation_fails = 36471
	L1D_cache_core[10]: Access = 35880, Miss = 18198, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 28264
	L1D_cache_core[11]: Access = 36823, Miss = 18887, Miss_rate = 0.513, Pending_hits = 2764, Reservation_fails = 44744
	L1D_cache_core[12]: Access = 46020, Miss = 23073, Miss_rate = 0.501, Pending_hits = 3709, Reservation_fails = 50962
	L1D_cache_core[13]: Access = 47717, Miss = 23891, Miss_rate = 0.501, Pending_hits = 3283, Reservation_fails = 58995
	L1D_cache_core[14]: Access = 46138, Miss = 23168, Miss_rate = 0.502, Pending_hits = 3271, Reservation_fails = 58812
	L1D_total_cache_accesses = 644358
	L1D_total_cache_misses = 327139
	L1D_total_cache_miss_rate = 0.5077
	L1D_total_cache_pending_hits = 49167
	L1D_total_cache_reservation_fails = 780349
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227476
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 552873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5203, 5203, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1214604
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35013
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1214604
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1630859	W0_Idle:375965	W0_Scoreboard:3136922	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280104 {8:35013,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4761768 {136:35013,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 775 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 470396 
mrq_lat_table:4571 	1041 	1535 	485 	452 	149 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	321725 	8519 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20518 	39329 	133824 	134955 	1833 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17354 	13878 	3496 	298 	2 	0 	0 	0 	144 	301 	7799 	22906 	36507 	114886 	111744 	1126 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	923 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        36        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        36        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140390    129878    129869    129866     71857     71014     82687     83282    105912    106425    115711    110957    137066    137887    129848    129845 
dram[1]:    129875    129874    129858    130887    129861    129861     81670     81221    104871    104382    111120    105777    136059    135783    129837    129839 
dram[2]:    129873    129875    141401    140371    129861    129861     80640     80194    102821    103361    109688    104335    135049    134765    140335    140330 
dram[3]:    129876    129875    140378    140378    129863    129864     79603     89671    101790    102340    118857    112421    132857    133746    140327    141354 
dram[4]:    129874    129876    129860    129861    129861    129863     88039     88627    100795    100259    117507    110960    131857    131709    140330    129864 
dram[5]:    129860    130890    129864    129863    130881     65236     87030     86586     98742     99244    115071    109640    130896    130506    129860    129863 
dram[6]:    140367    140376    129867    129867     63639     63185     85998     85567     97706     98214    118777    118999    129879    139990    129856    129859 
dram[7]:    141409    140379    129868    129868     62429     72605     83933     84449    107203    107629    118209    117627    138294    139127    129852    129848 
dram[8]:    129878    129878    129868    129869     71927     71636     82914     82412    106161    105645    113996    116067    137278    138110    129844    129847 
dram[9]:    129874    129874    130887    140354    129861    129861     81893     81382    104115    104631    108408    113659    136219    136023    129839    129840 
dram[10]:    129873    129873    140372    140364    129861    129861     79891     80357    103092    103610    107011    122777    134179    135005    140337    141363 
dram[11]:    129876    129876    140379    140377    129861    129863     89336     89827    102069    101462    116161    121361    133537    133986    141355    140326 
dram[12]:    129874    129871    129861    129860    129864    129863     88342     88857    100030    100458    113747    120010    132529    131943    140339    129864 
dram[13]:    129860    130890    129864    129864     64697     64448     87319     86795     99008     99425    112327    117651    130452    130354    129861    129864 
dram[14]:    141405    140374    129866    129866     63688     63424     85327     85776     97971     98480    119461    118801    139929    139770    129858    129855 
dram[15]:    140380    140380    129866    129868     62548     72628     84291     84747    107443    106941    117462    117903    138911    138737    129855    129851 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333 14.000000 20.000000 20.000000  8.500000  7.500000 10.333333 11.666667 18.500000 17.500000  5.000000  3.000000  2.500000  2.333333 
dram[1]: 12.666667 12.333333 12.666667 13.666667 20.250000 21.000000  8.500000  8.000000 10.333333 12.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 20.500000 21.000000  8.000000  7.500000 10.666667 12.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 20.750000 21.750000  8.000000  7.000000 11.000000 12.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 12.666667 20.750000 21.750000  8.000000  7.000000 11.333333 12.333333 17.500000 16.500000  5.500000  5.000000  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 20.500000 21.500000  7.500000  7.000000 12.000000 12.333333 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 20.500000 21.750000  7.500000  7.000000 11.666667 12.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 20.000000 21.500000  8.500000  7.000000 11.333333 11.000000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 19.750000 21.000000  8.500000  6.500000 11.333333 11.333333 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 20.500000 20.500000  8.000000  6.500000 11.333333 11.000000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 20.000000 21.000000  7.500000  7.000000 11.333333 11.333333 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 13.666667 12.333333 20.250000 21.000000  7.000000  5.500000 12.000000 11.666667 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 20.750000 21.000000  6.500000  5.500000 11.666667 11.666667 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 20.250000 21.000000  6.500000  6.000000 11.666667 11.333333 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 20.000000 20.750000  7.000000  6.000000 12.000000 11.333333 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]: 10.250000 12.333333 14.333333 13.333333 20.000000 20.500000  7.500000  6.000000 11.000000 11.333333 17.500000 19.000000  3.000000  3.500000  1.333333  2.500000 
average row locality = 8281/697 = 11.880919
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        38        52        50        11        11        31        35        35        35         8         6         5         7 
dram[1]:        24        23        36        37        53        52        11        12        31        36        35        34         6         6         8         6 
dram[2]:        24        26        36        38        54        52        10        11        32        36        36        34         7         9         5         3 
dram[3]:        23        25        37        35        55        55        10        10        33        36        33        34         9        10         5         4 
dram[4]:        26        26        34        34        55        55        10        10        34        37        33        33         9        10         5         6 
dram[5]:        26        27        35        37        54        54         9        10        36        37        34        33         8        10         4         3 
dram[6]:        24        25        38        36        54        55         9        10        35        36        34        36         9        10         5         3 
dram[7]:        26        27        35        36        52        54        11        10        34        33        34        35         8         6         6         5 
dram[8]:        25        26        38        38        51        52        11         9        34        34        35        35         6         6         6         6 
dram[9]:        23        27        39        37        52        52        10         9        34        33        35        36         5         8         6         4 
dram[10]:        25        25        37        35        50        54        11        10        34        34        33        34         9         8         6         4 
dram[11]:        28        29        37        35        51        54        10         7        36        35        33        34         6         7         4         5 
dram[12]:        30        26        36        36        53        54         9         7        35        35        34        34         7        10         3         2 
dram[13]:        26        25        37        36        51        54         9         8        35        34        33        32        10        10         4         3 
dram[14]:        26        26        37        35        50        53        10         8        36        34        34        35         7         6         4         6 
dram[15]:        27        23        39        38        50        52        11         8        33        34        35        36         6         5         4         5 
total reads: 6585
bank skew: 55/2 = 27.50
chip skew: 419/406 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5819      4513       376       356       137       160     68376     54480      2397      2435       173       222       212       687
dram[1]:       2242      3377      5517      4578      1210       319       153       174     73562     56903      2274      2548       161       224       213       212
dram[2]:       2253      3158      5714      4890       344       301       133       157     31564     51228      2296      2628       166       221       214       214
dram[3]:       2025      3469      5829      5106       370       306       138       165     26525     57738      2401      2637       174       236       212       216
dram[4]:       2377      2607      4292      4163       354       316       135       161     30558     59702      2356      2489       174       224       217      2408
dram[5]:       1900      2987      5130      4207       367       327       133       166     28220     52937      2295      2498       170       213       213       215
dram[6]:       2215      2919      4497      4399       363       353       135       163     27122     50003      2701      2897       174       212       212       214
dram[7]:       2119      2841      4345      4583       375       374       146       156     33187     63505      2570      3141       172       234       217       212
dram[8]:       1836      3232      3976      3845       326       345       151       159     33229     56290      2388      2450       163       237       212       212
dram[9]:       2506      2619      3906      5142       304       346       136       150     26242     55410      2357      2650       180       227       212       213
dram[10]:       2753      3218      4529      4887       351       357       174       170     31563     66113      2700      2591     12689       230       214       213
dram[11]:       3020      2743      3813      4493       306       334       162       144     29212     58421      2680      2903       218       234       214       212
dram[12]:       2695      2884      4190      4425       314       331       154       137     29323     48944      2785      2738       214       228       215       217
dram[13]:       2916      3353      4692      4080       316       338       165       151     32445     58129      2622      2993       216       176       215       214
dram[14]:       3196      2762      3583      4473       325       369       156       144     31210     62026      2976      2525       220       160       214       213
dram[15]:       2640      3614      3837      3463       348       359       167       162     27870     54412      2569      2660       226       155      1507       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519       230       261       539       599       573       293       231       249       218       484
dram[1]:        488       516       545       612       439       488       379       317       462       485       308       314       220       275       220       219
dram[2]:        502       540       533       444       461       424       240       246       498       462       314       322       220       283       220       218
dram[3]:        514       538       481       484       493       480       263       316       524       535       284       290       221       351       218       219
dram[4]:        513       465       419       434       473       476       246       266       557       498       275       290       221       311       226       609
dram[5]:        405       416       559       421       506       516       272       318       522       518       290       290       220       219       219       219
dram[6]:        436       529       613       406       437       481       321       322       775       701       534       673       220       219       218       218
dram[7]:        343       501       431       425       473       536       323       256       449       456       391       461       221       310       225       218
dram[8]:        418       416       498       558       397       542       360       324       504       443       293       304       231       318       220       220
dram[9]:        425       534       521       432       461       452       272       263       445       473       290       285       221       302       219       218
dram[10]:        491       463       497       559       516       460       324       348       566       500       298       297       220       310       224       218
dram[11]:        495       520       455       569       372       445       296       317       502       465       292       310       238       319       222       219
dram[12]:        487       494       475       482       421       453       273       232       455       459       301       318       228       327       218       218
dram[13]:        575       529       504       455       387       496       322       326       456       454       291       308       247       219       218       218
dram[14]:        553       496       313       447       417       504       252       239       464       421       363       357       255       219       219       219
dram[15]:        617       564       663       610       575       531       316       370       405       386       300       301       265       228       525       220

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357063 n_act=45 n_pre=29 n_req=518 n_rd=820 n_write=216 bw_util=0.005785
n_activity=4782 dram_eff=0.4333
bk0: 48a 357804i bk1: 48a 357826i bk2: 76a 357906i bk3: 76a 357857i bk4: 104a 357375i bk5: 100a 357376i bk6: 22a 358012i bk7: 22a 358042i bk8: 62a 358024i bk9: 70a 357986i bk10: 70a 357986i bk11: 70a 358017i bk12: 16a 358086i bk13: 12a 358129i bk14: 10a 358138i bk15: 14a 358123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00335871
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357069 n_act=42 n_pre=26 n_req=518 n_rd=820 n_write=216 bw_util=0.005785
n_activity=4747 dram_eff=0.4365
bk0: 48a 357835i bk1: 46a 357832i bk2: 72a 357862i bk3: 74a 357844i bk4: 106a 357374i bk5: 104a 357233i bk6: 22a 358009i bk7: 24a 358052i bk8: 62a 358021i bk9: 72a 357985i bk10: 70a 357987i bk11: 68a 358014i bk12: 12a 358091i bk13: 12a 358132i bk14: 16a 358122i bk15: 12a 358135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00521536
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357063 n_act=42 n_pre=26 n_req=521 n_rd=826 n_write=216 bw_util=0.005818
n_activity=4791 dram_eff=0.435
bk0: 48a 357837i bk1: 52a 357808i bk2: 72a 357951i bk3: 76a 357812i bk4: 108a 357335i bk5: 104a 357273i bk6: 20a 357997i bk7: 22a 358046i bk8: 64a 358024i bk9: 72a 357994i bk10: 72a 357980i bk11: 68a 358018i bk12: 14a 358098i bk13: 18a 358120i bk14: 10a 358134i bk15: 6a 358145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00535495
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357061 n_act=42 n_pre=26 n_req=522 n_rd=828 n_write=216 bw_util=0.00583
n_activity=4764 dram_eff=0.4383
bk0: 46a 357832i bk1: 50a 357821i bk2: 74a 357917i bk3: 70a 357841i bk4: 110a 357426i bk5: 110a 357248i bk6: 20a 357968i bk7: 20a 358036i bk8: 66a 358011i bk9: 72a 357988i bk10: 66a 357992i bk11: 68a 358021i bk12: 18a 358089i bk13: 20a 358100i bk14: 10a 358139i bk15: 8a 358141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00414046
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357053 n_act=43 n_pre=27 n_req=525 n_rd=834 n_write=216 bw_util=0.005863
n_activity=4843 dram_eff=0.4336
bk0: 52a 357830i bk1: 52a 357825i bk2: 68a 357923i bk3: 68a 357875i bk4: 110a 357352i bk5: 110a 357317i bk6: 20a 357999i bk7: 20a 358002i bk8: 68a 358009i bk9: 74a 357984i bk10: 66a 357992i bk11: 66a 358020i bk12: 18a 358070i bk13: 20a 358103i bk14: 10a 358134i bk15: 12a 358127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0037105
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357059 n_act=42 n_pre=26 n_req=523 n_rd=834 n_write=212 bw_util=0.005841
n_activity=4807 dram_eff=0.4352
bk0: 52a 357823i bk1: 54a 357802i bk2: 70a 357918i bk3: 74a 357923i bk4: 108a 357411i bk5: 108a 357271i bk6: 18a 358031i bk7: 20a 358019i bk8: 72a 357997i bk9: 74a 357987i bk10: 68a 357991i bk11: 66a 358021i bk12: 16a 358095i bk13: 20a 358113i bk14: 8a 358138i bk15: 6a 358146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00321353
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357051 n_act=44 n_pre=28 n_req=525 n_rd=838 n_write=212 bw_util=0.005863
n_activity=4759 dram_eff=0.4413
bk0: 48a 357836i bk1: 50a 357845i bk2: 76a 357925i bk3: 72a 357918i bk4: 108a 357371i bk5: 110a 357231i bk6: 18a 357992i bk7: 20a 358020i bk8: 70a 357991i bk9: 72a 357973i bk10: 68a 357981i bk11: 72a 357988i bk12: 18a 358083i bk13: 20a 358113i bk14: 10a 358140i bk15: 6a 358150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00362395
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357063 n_act=45 n_pre=29 n_req=518 n_rd=824 n_write=212 bw_util=0.005785
n_activity=4812 dram_eff=0.4306
bk0: 52a 357828i bk1: 54a 357834i bk2: 70a 357939i bk3: 72a 357925i bk4: 104a 357470i bk5: 108a 357272i bk6: 22a 357993i bk7: 20a 358015i bk8: 68a 358006i bk9: 66a 357990i bk10: 68a 357991i bk11: 70a 358007i bk12: 16a 358095i bk13: 12a 358123i bk14: 12a 358135i bk15: 10a 358146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0031186
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357059 n_act=45 n_pre=29 n_req=520 n_rd=824 n_write=216 bw_util=0.005807
n_activity=4832 dram_eff=0.4305
bk0: 50a 357818i bk1: 52a 357816i bk2: 76a 357846i bk3: 76a 357852i bk4: 102a 357474i bk5: 104a 357291i bk6: 22a 358002i bk7: 18a 358055i bk8: 68a 358003i bk9: 68a 357977i bk10: 70a 357971i bk11: 70a 358012i bk12: 12a 358087i bk13: 12a 358121i bk14: 12a 358137i bk15: 12a 358139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00456763
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357069 n_act=43 n_pre=27 n_req=517 n_rd=820 n_write=214 bw_util=0.005774
n_activity=4705 dram_eff=0.4395
bk0: 46a 357832i bk1: 54a 357812i bk2: 78a 357811i bk3: 74a 357825i bk4: 104a 357350i bk5: 104a 357281i bk6: 20a 357977i bk7: 18a 358055i bk8: 68a 357998i bk9: 66a 357984i bk10: 70a 357986i bk11: 72a 358007i bk12: 10a 358121i bk13: 16a 358125i bk14: 12a 358133i bk15: 8a 358144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00448387
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357077 n_act=44 n_pre=28 n_req=512 n_rd=818 n_write=206 bw_util=0.005718
n_activity=4664 dram_eff=0.4391
bk0: 50a 357839i bk1: 50a 357837i bk2: 74a 357830i bk3: 70a 357859i bk4: 100a 357327i bk5: 108a 357288i bk6: 22a 358051i bk7: 20a 358052i bk8: 68a 358002i bk9: 68a 357973i bk10: 66a 358011i bk11: 68a 358022i bk12: 18a 358119i bk13: 16a 358110i bk14: 12a 358129i bk15: 8a 358140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00438615
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357073 n_act=45 n_pre=29 n_req=513 n_rd=822 n_write=204 bw_util=0.005729
n_activity=4700 dram_eff=0.4366
bk0: 56a 357813i bk1: 58a 357767i bk2: 74a 357825i bk3: 70a 357902i bk4: 102a 357373i bk5: 108a 357327i bk6: 20a 358045i bk7: 14a 358044i bk8: 72a 357998i bk9: 70a 357988i bk10: 66a 358019i bk11: 68a 358015i bk12: 12a 358131i bk13: 14a 358125i bk14: 8a 358145i bk15: 10a 358140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00448387
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357075 n_act=44 n_pre=28 n_req=513 n_rd=822 n_write=204 bw_util=0.005729
n_activity=4754 dram_eff=0.4316
bk0: 60a 357796i bk1: 52a 357842i bk2: 72a 357867i bk3: 72a 357926i bk4: 106a 357382i bk5: 108a 357357i bk6: 18a 358051i bk7: 14a 358047i bk8: 70a 358005i bk9: 70a 358000i bk10: 68a 358014i bk11: 68a 358012i bk12: 14a 358129i bk13: 20a 358110i bk14: 6a 358146i bk15: 4a 358153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00386964
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357079 n_act=44 n_pre=28 n_req=511 n_rd=814 n_write=208 bw_util=0.005707
n_activity=4718 dram_eff=0.4332
bk0: 52a 357821i bk1: 50a 357823i bk2: 74a 357857i bk3: 72a 357882i bk4: 102a 357329i bk5: 108a 357338i bk6: 18a 358029i bk7: 16a 358051i bk8: 70a 358001i bk9: 68a 358005i bk10: 66a 358025i bk11: 64a 358029i bk12: 20a 358113i bk13: 20a 358088i bk14: 8a 358140i bk15: 6a 358147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00345643
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357075 n_act=44 n_pre=28 n_req=513 n_rd=814 n_write=212 bw_util=0.005729
n_activity=4737 dram_eff=0.4332
bk0: 52a 357832i bk1: 52a 357812i bk2: 74a 357849i bk3: 70a 357881i bk4: 100a 357394i bk5: 106a 357344i bk6: 20a 358017i bk7: 16a 358055i bk8: 72a 357998i bk9: 68a 358003i bk10: 68a 358014i bk11: 70a 357978i bk12: 14a 358129i bk13: 12a 358100i bk14: 8a 358142i bk15: 12a 358136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00431635
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358173 n_nop=357077 n_act=44 n_pre=28 n_req=512 n_rd=812 n_write=212 bw_util=0.005718
n_activity=4679 dram_eff=0.4377
bk0: 54a 357820i bk1: 46a 357813i bk2: 78a 357838i bk3: 76a 357828i bk4: 100a 357350i bk5: 104a 357331i bk6: 22a 358025i bk7: 16a 358064i bk8: 66a 358017i bk9: 68a 358008i bk10: 70a 358015i bk11: 72a 357973i bk12: 12a 358136i bk13: 10a 358106i bk14: 8a 358136i bk15: 10a 358139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0040232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25006, Miss = 410, Miss_rate = 0.016, Pending_hits = 158, Reservation_fails = 107
L2_cache_bank[1]: Access = 27366, Miss = 410, Miss_rate = 0.015, Pending_hits = 153, Reservation_fails = 210
L2_cache_bank[2]: Access = 19516, Miss = 413, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 179
L2_cache_bank[3]: Access = 19487, Miss = 414, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 79
L2_cache_bank[4]: Access = 20499, Miss = 417, Miss_rate = 0.020, Pending_hits = 162, Reservation_fails = 281
L2_cache_bank[5]: Access = 19689, Miss = 417, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 256
L2_cache_bank[6]: Access = 18295, Miss = 419, Miss_rate = 0.023, Pending_hits = 166, Reservation_fails = 326
L2_cache_bank[7]: Access = 21231, Miss = 412, Miss_rate = 0.019, Pending_hits = 169, Reservation_fails = 360
L2_cache_bank[8]: Access = 20145, Miss = 412, Miss_rate = 0.020, Pending_hits = 168, Reservation_fails = 317
L2_cache_bank[9]: Access = 18324, Miss = 410, Miss_rate = 0.022, Pending_hits = 150, Reservation_fails = 182
L2_cache_bank[10]: Access = 22202, Miss = 409, Miss_rate = 0.018, Pending_hits = 126, Reservation_fails = 67
L2_cache_bank[11]: Access = 20402, Miss = 411, Miss_rate = 0.020, Pending_hits = 129, Reservation_fails = 197
L2_cache_bank[12]: Access = 18451, Miss = 411, Miss_rate = 0.022, Pending_hits = 133, Reservation_fails = 220
L2_cache_bank[13]: Access = 20460, Miss = 407, Miss_rate = 0.020, Pending_hits = 117, Reservation_fails = 232
L2_cache_bank[14]: Access = 21324, Miss = 407, Miss_rate = 0.019, Pending_hits = 137, Reservation_fails = 93
L2_cache_bank[15]: Access = 18222, Miss = 406, Miss_rate = 0.022, Pending_hits = 142, Reservation_fails = 118
L2_total_cache_accesses = 330619
L2_total_cache_misses = 6585
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 2346
L2_total_cache_reservation_fails = 3224
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=471413
icnt_total_pkts_simt_to_mem=874912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.9362
	minimum = 6
	maximum = 16
Network latency average = 6.9362
	minimum = 6
	maximum = 16
Slowest packet = 660669
Flit latency average = 6.10456
	minimum = 6
	maximum = 12
Slowest flit = 1345252
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000833439
	minimum = 0 (at node 0)
	maximum = 0.0129183 (at node 13)
Accepted packet rate average = 0.000833439
	minimum = 0 (at node 0)
	maximum = 0.0129183 (at node 13)
Injected flit rate average = 0.0015729
	minimum = 0 (at node 0)
	maximum = 0.0225016 (at node 13)
Accepted flit rate average= 0.0015729
	minimum = 0 (at node 0)
	maximum = 0.0262583 (at node 13)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5333 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.5 (12 samples)
Network latency average = 12.6493 (12 samples)
	minimum = 6 (12 samples)
	maximum = 101.833 (12 samples)
Flit latency average = 11.7987 (12 samples)
	minimum = 6 (12 samples)
	maximum = 98.0833 (12 samples)
Fragmentation average = 0.000651876 (12 samples)
	minimum = 0 (12 samples)
	maximum = 26.0833 (12 samples)
Injected packet rate average = 0.0317211 (12 samples)
	minimum = 0.0238458 (12 samples)
	maximum = 0.0562056 (12 samples)
Accepted packet rate average = 0.0317211 (12 samples)
	minimum = 0.0238458 (12 samples)
	maximum = 0.0562056 (12 samples)
Injected flit rate average = 0.0770178 (12 samples)
	minimum = 0.0416824 (12 samples)
	maximum = 0.177045 (12 samples)
Accepted flit rate average = 0.0770178 (12 samples)
	minimum = 0.042674 (12 samples)
	maximum = 0.151213 (12 samples)
Injected packet size average = 2.42796 (12 samples)
Accepted packet size average = 2.42796 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 9 sec (129 sec)
gpgpu_simulation_rate = 154804 (inst/sec)
gpgpu_simulation_rate = 3646 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,470397)
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,470397)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (98,470397), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (531,470397), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 0.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 532
gpu_sim_insn = 2792
gpu_ipc =       5.2481
gpu_tot_sim_cycle = 470929
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      42.4111
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7642
gpu_stall_icnt2sh    = 47495
gpu_total_sim_rate=154826

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397559
	L1I_total_cache_misses = 2509
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44628, Miss = 22604, Miss_rate = 0.506, Pending_hits = 3658, Reservation_fails = 56425
	L1D_cache_core[1]: Access = 45096, Miss = 23258, Miss_rate = 0.516, Pending_hits = 3647, Reservation_fails = 59752
	L1D_cache_core[2]: Access = 44708, Miss = 22733, Miss_rate = 0.508, Pending_hits = 3619, Reservation_fails = 61281
	L1D_cache_core[3]: Access = 44406, Miss = 22796, Miss_rate = 0.513, Pending_hits = 3478, Reservation_fails = 54263
	L1D_cache_core[4]: Access = 45550, Miss = 23215, Miss_rate = 0.510, Pending_hits = 3269, Reservation_fails = 59588
	L1D_cache_core[5]: Access = 45900, Miss = 23290, Miss_rate = 0.507, Pending_hits = 3269, Reservation_fails = 58911
	L1D_cache_core[6]: Access = 47729, Miss = 24966, Miss_rate = 0.523, Pending_hits = 3234, Reservation_fails = 59036
	L1D_cache_core[7]: Access = 44058, Miss = 22210, Miss_rate = 0.504, Pending_hits = 3725, Reservation_fails = 54830
	L1D_cache_core[8]: Access = 33936, Miss = 16998, Miss_rate = 0.501, Pending_hits = 2766, Reservation_fails = 38015
	L1D_cache_core[9]: Access = 35772, Miss = 17854, Miss_rate = 0.499, Pending_hits = 2745, Reservation_fails = 36471
	L1D_cache_core[10]: Access = 35880, Miss = 18198, Miss_rate = 0.507, Pending_hits = 2730, Reservation_fails = 28264
	L1D_cache_core[11]: Access = 36823, Miss = 18887, Miss_rate = 0.513, Pending_hits = 2764, Reservation_fails = 44744
	L1D_cache_core[12]: Access = 46020, Miss = 23073, Miss_rate = 0.501, Pending_hits = 3709, Reservation_fails = 50962
	L1D_cache_core[13]: Access = 47717, Miss = 23891, Miss_rate = 0.501, Pending_hits = 3283, Reservation_fails = 58995
	L1D_cache_core[14]: Access = 46138, Miss = 23168, Miss_rate = 0.502, Pending_hits = 3271, Reservation_fails = 58812
	L1D_total_cache_accesses = 644361
	L1D_total_cache_misses = 327141
	L1D_total_cache_miss_rate = 0.5077
	L1D_total_cache_pending_hits = 49167
	L1D_total_cache_reservation_fails = 780349
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227476
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 552873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5273, 5259, 5238, 5238, 5238, 5238, 5203, 5203, 579, 579, 579, 579, 307, 307, 307, 307, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1214604
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35015
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1214604
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1630861	W0_Idle:376653	W0_Scoreboard:3137422	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280120 {8:35015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4762040 {136:35015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 775 
averagemflatency = 192 
max_icnt2mem_latency = 417 
max_icnt2sh_latency = 470928 
mrq_lat_table:4572 	1041 	1535 	485 	452 	149 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	321728 	8519 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20521 	39329 	133824 	134955 	1833 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17356 	13878 	3496 	298 	2 	0 	0 	0 	144 	301 	7799 	22906 	36507 	114886 	111744 	1127 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	925 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        34        36        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        34        36        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        34        36        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        34        36        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        34        36        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        34        34        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        34        34        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        32        34        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        36        34        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        36        34        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        36        34        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        36        34        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        36        34        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        36        34        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        36        34        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        36        34        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    140390    129878    129869    129866     71857     71014     82687     83282    105912    106425    115711    110957    137066    137887    129848    129845 
dram[1]:    129875    129874    129858    130887    129861    129861     81670     81221    104871    104382    111120    105777    136059    135783    129837    129839 
dram[2]:    129873    129875    141401    140371    129861    129861     80640     80194    102821    103361    109688    104335    135049    134765    140335    140330 
dram[3]:    129876    129875    140378    140378    129863    129864     79603     89671    101790    102340    118857    112421    132857    133746    140327    141354 
dram[4]:    129874    129876    129860    129861    129861    129863     88039     88627    100795    100259    117507    110960    131857    131709    140330    129864 
dram[5]:    129860    130890    129864    129863    130881     65236     87030     86586     98742     99244    115071    109640    130896    130506    129860    129863 
dram[6]:    140367    140376    129867    129867     63639     63185     85998     85567     97706     98214    118777    118999    129879    139990    129856    129859 
dram[7]:    141409    140379    129868    129868     62429     72605     83933     84449    107203    107629    118209    117627    138294    139127    129852    129848 
dram[8]:    129878    129878    129868    129869     71927     71636     82914     82412    106161    105645    113996    116067    137278    138110    129844    129847 
dram[9]:    129874    129874    130887    140354    129861    129861     81893     81382    104115    104631    108408    113659    136219    136023    129839    129840 
dram[10]:    129873    129873    140372    140364    129861    129861     79891     80357    103092    103610    107011    122777    134179    135005    140337    141363 
dram[11]:    129876    129876    140379    140377    129861    129863     89336     89827    102069    101462    116161    121361    133537    133986    141355    140326 
dram[12]:    129874    129871    129861    129860    129864    129863     88342     88857    100030    100458    113747    120010    132529    131943    140339    129864 
dram[13]:    129860    130890    129864    129864     64697     64448     87319     86795     99008     99425    112327    117651    130452    130354    129861    129864 
dram[14]:    141405    140374    129866    129866     63688     63424     85327     85776     97971     98480    119461    118801    139929    139770    129858    129855 
dram[15]:    140380    140380    129866    129868     62548     72628     84291     84747    107443    106941    117462    117903    138911    138737    129855    129851 
average row accesses per activate:
dram[0]: 13.333333  9.500000 13.333333 14.000000 20.000000 20.000000  8.500000  7.500000 10.333333 11.666667 18.500000 17.500000  5.000000  3.000000  2.500000  2.333333 
dram[1]: 12.666667 12.333333 12.666667 13.666667 20.250000 21.000000  8.500000  8.000000 10.333333 12.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 12.666667 13.333333 12.666667 14.000000 20.500000 21.000000  8.000000  7.500000 10.666667 12.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]: 12.333333 13.000000 13.000000 13.000000 20.750000 21.750000  8.000000  7.000000 11.000000 12.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 13.333333 13.333333 12.000000 12.666667 20.750000 21.750000  8.000000  7.000000 11.333333 12.333333 17.500000 16.500000  5.500000  5.000000  2.500000  2.000000 
dram[5]: 13.333333 13.666667 12.333333 13.000000 20.500000 21.500000  7.500000  7.000000 12.000000 12.333333 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.600000 13.000000 13.333333 12.666667 20.500000 21.750000  7.500000  7.000000 11.666667 12.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  8.000000 10.250000 12.333333 12.666667 20.000000 21.500000  8.500000  7.000000 11.333333 11.000000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.800000 10.000000 14.000000 13.333333 19.750000 21.000000  8.500000  6.500000 11.333333 11.333333 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 12.333333 10.250000 14.333333 13.000000 20.500000 20.750000  8.000000  6.500000 11.333333 11.000000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 13.000000 13.000000 13.666667 12.333333 20.000000 21.000000  7.500000  7.000000 11.333333 11.333333 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 13.666667 12.333333 20.250000 21.000000  7.000000  5.500000 12.000000 11.666667 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]: 11.000000 13.333333 13.333333 12.666667 20.750000 21.000000  6.500000  5.500000 11.666667 11.666667 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]: 10.000000 13.000000 13.666667 12.666667 20.250000 21.000000  6.500000  6.000000 11.666667 11.333333 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 13.666667 12.333333 20.000000 20.750000  7.000000  6.000000 12.000000 11.333333 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]: 10.250000 12.333333 14.333333 13.333333 20.000000 20.500000  7.500000  6.000000 11.000000 11.333333 17.500000 19.000000  3.000000  3.500000  1.333333  2.500000 
average row locality = 8282/697 = 11.882353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        38        38        52        50        11        11        31        35        35        35         8         6         5         7 
dram[1]:        24        23        36        37        53        52        11        12        31        36        35        34         6         6         8         6 
dram[2]:        24        26        36        38        54        52        10        11        32        36        36        34         7         9         5         3 
dram[3]:        23        25        37        35        55        55        10        10        33        36        33        34         9        10         5         4 
dram[4]:        26        26        34        34        55        55        10        10        34        37        33        33         9        10         5         6 
dram[5]:        26        27        35        37        54        54         9        10        36        37        34        33         8        10         4         3 
dram[6]:        24        25        38        36        54        55         9        10        35        36        34        36         9        10         5         3 
dram[7]:        26        27        35        36        52        54        11        10        34        33        34        35         8         6         6         5 
dram[8]:        25        26        38        38        51        52        11         9        34        34        35        35         6         6         6         6 
dram[9]:        23        27        39        37        52        53        10         9        34        33        35        36         5         8         6         4 
dram[10]:        25        25        37        35        50        54        11        10        34        34        33        34         9         8         6         4 
dram[11]:        28        29        37        35        51        54        10         7        36        35        33        34         6         7         4         5 
dram[12]:        30        26        36        36        53        54         9         7        35        35        34        34         7        10         3         2 
dram[13]:        26        25        37        36        51        54         9         8        35        34        33        32        10        10         4         3 
dram[14]:        26        26        37        35        50        53        10         8        36        34        34        35         7         6         4         6 
dram[15]:        27        23        39        38        50        52        11         8        33        34        35        36         6         5         4         5 
total reads: 6586
bank skew: 55/2 = 27.50
chip skew: 419/406 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1973      3468      5819      4513       376       356       137       160     68376     54480      2397      2435       173       222       212       687
dram[1]:       2242      3377      5517      4578      1213       319       153       174     73562     56903      2274      2548       161       224       213       212
dram[2]:       2253      3158      5714      4890       344       301       133       157     31564     51228      2296      2628       166       221       214       214
dram[3]:       2025      3469      5829      5106       370       306       138       165     26525     57738      2401      2637       174       236       212       216
dram[4]:       2377      2607      4292      4163       354       316       135       161     30558     59702      2356      2489       174       224       217      2408
dram[5]:       1900      2987      5130      4207       367       327       133       166     28220     52937      2295      2498       170       213       213       215
dram[6]:       2215      2919      4497      4399       363       353       135       163     27122     50003      2701      2897       174       212       212       214
dram[7]:       2119      2841      4345      4583       375       374       146       156     33187     63505      2570      3141       172       234       217       212
dram[8]:       1836      3232      3976      3845       326       345       151       159     33229     56290      2388      2450       163       237       212       212
dram[9]:       2506      2619      3906      5142       304       345       136       150     26242     55410      2357      2650       180       227       212       213
dram[10]:       2753      3218      4529      4887       351       357       174       170     31563     66113      2700      2591     12689       230       214       213
dram[11]:       3020      2743      3813      4493       306       334       162       144     29212     58421      2680      2903       218       234       214       212
dram[12]:       2695      2884      4190      4425       314       331       154       137     29323     48944      2785      2738       214       228       215       217
dram[13]:       2916      3353      4692      4080       316       338       165       151     32445     58129      2622      2993       216       176       215       214
dram[14]:       3196      2762      3583      4473       325       369       156       144     31210     62026      2976      2525       220       160       214       213
dram[15]:       2640      3614      3837      3463       348       359       167       162     27870     54412      2569      2660       226       155      1507       214
maximum mf latency per bank:
dram[0]:        510       437       537       598       432       519       230       261       539       599       573       293       231       249       218       484
dram[1]:        488       516       545       612       439       488       379       317       462       485       308       314       220       275       220       219
dram[2]:        502       540       533       444       461       424       240       246       498       462       314       322       220       283       220       218
dram[3]:        514       538       481       484       493       480       263       316       524       535       284       290       221       351       218       219
dram[4]:        513       465       419       434       473       476       246       266       557       498       275       290       221       311       226       609
dram[5]:        405       416       559       421       506       516       272       318       522       518       290       290       220       219       219       219
dram[6]:        436       529       613       406       437       481       321       322       775       701       534       673       220       219       218       218
dram[7]:        343       501       431       425       473       536       323       256       449       456       391       461       221       310       225       218
dram[8]:        418       416       498       558       397       542       360       324       504       443       293       304       231       318       220       220
dram[9]:        425       534       521       432       461       452       272       263       445       473       290       285       221       302       219       218
dram[10]:        491       463       497       559       516       460       324       348       566       500       298       297       220       310       224       218
dram[11]:        495       520       455       569       372       445       296       317       502       465       292       310       238       319       222       219
dram[12]:        487       494       475       482       421       453       273       232       455       459       301       318       228       327       218       218
dram[13]:        575       529       504       455       387       496       322       326       456       454       291       308       247       219       218       218
dram[14]:        553       496       313       447       417       504       252       239       464       421       363       357       255       219       219       219
dram[15]:        617       564       663       610       575       531       316       370       405       386       300       301       265       228       525       220

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357468 n_act=45 n_pre=29 n_req=518 n_rd=820 n_write=216 bw_util=0.005778
n_activity=4782 dram_eff=0.4333
bk0: 48a 358209i bk1: 48a 358231i bk2: 76a 358311i bk3: 76a 358262i bk4: 104a 357780i bk5: 100a 357781i bk6: 22a 358417i bk7: 22a 358447i bk8: 62a 358429i bk9: 70a 358391i bk10: 70a 358391i bk11: 70a 358422i bk12: 16a 358491i bk13: 12a 358534i bk14: 10a 358543i bk15: 14a 358528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00335492
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357474 n_act=42 n_pre=26 n_req=518 n_rd=820 n_write=216 bw_util=0.005778
n_activity=4747 dram_eff=0.4365
bk0: 48a 358240i bk1: 46a 358237i bk2: 72a 358267i bk3: 74a 358249i bk4: 106a 357779i bk5: 104a 357638i bk6: 22a 358414i bk7: 24a 358457i bk8: 62a 358426i bk9: 72a 358390i bk10: 70a 358392i bk11: 68a 358419i bk12: 12a 358496i bk13: 12a 358537i bk14: 16a 358527i bk15: 12a 358540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00520947
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357468 n_act=42 n_pre=26 n_req=521 n_rd=826 n_write=216 bw_util=0.005812
n_activity=4791 dram_eff=0.435
bk0: 48a 358242i bk1: 52a 358213i bk2: 72a 358356i bk3: 76a 358217i bk4: 108a 357740i bk5: 104a 357678i bk6: 20a 358402i bk7: 22a 358451i bk8: 64a 358429i bk9: 72a 358399i bk10: 72a 358385i bk11: 68a 358423i bk12: 14a 358503i bk13: 18a 358525i bk14: 10a 358539i bk15: 6a 358550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00534891
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357466 n_act=42 n_pre=26 n_req=522 n_rd=828 n_write=216 bw_util=0.005823
n_activity=4764 dram_eff=0.4383
bk0: 46a 358237i bk1: 50a 358226i bk2: 74a 358322i bk3: 70a 358246i bk4: 110a 357831i bk5: 110a 357653i bk6: 20a 358373i bk7: 20a 358441i bk8: 66a 358416i bk9: 72a 358393i bk10: 66a 358397i bk11: 68a 358426i bk12: 18a 358494i bk13: 20a 358505i bk14: 10a 358544i bk15: 8a 358546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00413578
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357458 n_act=43 n_pre=27 n_req=525 n_rd=834 n_write=216 bw_util=0.005856
n_activity=4843 dram_eff=0.4336
bk0: 52a 358235i bk1: 52a 358230i bk2: 68a 358328i bk3: 68a 358280i bk4: 110a 357757i bk5: 110a 357722i bk6: 20a 358404i bk7: 20a 358407i bk8: 68a 358414i bk9: 74a 358389i bk10: 66a 358397i bk11: 66a 358425i bk12: 18a 358475i bk13: 20a 358508i bk14: 10a 358539i bk15: 12a 358532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00370631
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357464 n_act=42 n_pre=26 n_req=523 n_rd=834 n_write=212 bw_util=0.005834
n_activity=4807 dram_eff=0.4352
bk0: 52a 358228i bk1: 54a 358207i bk2: 70a 358323i bk3: 74a 358328i bk4: 108a 357816i bk5: 108a 357676i bk6: 18a 358436i bk7: 20a 358424i bk8: 72a 358402i bk9: 74a 358392i bk10: 68a 358396i bk11: 66a 358426i bk12: 16a 358500i bk13: 20a 358518i bk14: 8a 358543i bk15: 6a 358551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0032099
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357456 n_act=44 n_pre=28 n_req=525 n_rd=838 n_write=212 bw_util=0.005856
n_activity=4759 dram_eff=0.4413
bk0: 48a 358241i bk1: 50a 358250i bk2: 76a 358330i bk3: 72a 358323i bk4: 108a 357776i bk5: 110a 357636i bk6: 18a 358397i bk7: 20a 358425i bk8: 70a 358396i bk9: 72a 358378i bk10: 68a 358386i bk11: 72a 358393i bk12: 18a 358488i bk13: 20a 358518i bk14: 10a 358545i bk15: 6a 358555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00361985
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357468 n_act=45 n_pre=29 n_req=518 n_rd=824 n_write=212 bw_util=0.005778
n_activity=4812 dram_eff=0.4306
bk0: 52a 358233i bk1: 54a 358239i bk2: 70a 358344i bk3: 72a 358330i bk4: 104a 357875i bk5: 108a 357677i bk6: 22a 358398i bk7: 20a 358420i bk8: 68a 358411i bk9: 66a 358395i bk10: 68a 358396i bk11: 70a 358412i bk12: 16a 358500i bk13: 12a 358528i bk14: 12a 358540i bk15: 10a 358551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00311508
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357464 n_act=45 n_pre=29 n_req=520 n_rd=824 n_write=216 bw_util=0.005801
n_activity=4832 dram_eff=0.4305
bk0: 50a 358223i bk1: 52a 358221i bk2: 76a 358251i bk3: 76a 358257i bk4: 102a 357879i bk5: 104a 357696i bk6: 22a 358407i bk7: 18a 358460i bk8: 68a 358408i bk9: 68a 358382i bk10: 70a 358376i bk11: 70a 358417i bk12: 12a 358492i bk13: 12a 358526i bk14: 12a 358542i bk15: 12a 358544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00456247
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357472 n_act=43 n_pre=27 n_req=518 n_rd=822 n_write=214 bw_util=0.005778
n_activity=4713 dram_eff=0.4396
bk0: 46a 358237i bk1: 54a 358217i bk2: 78a 358216i bk3: 74a 358230i bk4: 104a 357755i bk5: 106a 357682i bk6: 20a 358382i bk7: 18a 358460i bk8: 68a 358403i bk9: 66a 358389i bk10: 70a 358391i bk11: 72a 358412i bk12: 10a 358526i bk13: 16a 358530i bk14: 12a 358538i bk15: 8a 358549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0044788
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357482 n_act=44 n_pre=28 n_req=512 n_rd=818 n_write=206 bw_util=0.005711
n_activity=4664 dram_eff=0.4391
bk0: 50a 358244i bk1: 50a 358242i bk2: 74a 358235i bk3: 70a 358264i bk4: 100a 357732i bk5: 108a 357693i bk6: 22a 358456i bk7: 20a 358457i bk8: 68a 358407i bk9: 68a 358378i bk10: 66a 358416i bk11: 68a 358427i bk12: 18a 358524i bk13: 16a 358515i bk14: 12a 358534i bk15: 8a 358545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00438119
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357478 n_act=45 n_pre=29 n_req=513 n_rd=822 n_write=204 bw_util=0.005723
n_activity=4700 dram_eff=0.4366
bk0: 56a 358218i bk1: 58a 358172i bk2: 74a 358230i bk3: 70a 358307i bk4: 102a 357778i bk5: 108a 357732i bk6: 20a 358450i bk7: 14a 358449i bk8: 72a 358403i bk9: 70a 358393i bk10: 66a 358424i bk11: 68a 358420i bk12: 12a 358536i bk13: 14a 358530i bk14: 8a 358550i bk15: 10a 358545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0044788
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357480 n_act=44 n_pre=28 n_req=513 n_rd=822 n_write=204 bw_util=0.005723
n_activity=4754 dram_eff=0.4316
bk0: 60a 358201i bk1: 52a 358247i bk2: 72a 358272i bk3: 72a 358331i bk4: 106a 357787i bk5: 108a 357762i bk6: 18a 358456i bk7: 14a 358452i bk8: 70a 358410i bk9: 70a 358405i bk10: 68a 358419i bk11: 68a 358417i bk12: 14a 358534i bk13: 20a 358515i bk14: 6a 358551i bk15: 4a 358558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00386527
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357484 n_act=44 n_pre=28 n_req=511 n_rd=814 n_write=208 bw_util=0.0057
n_activity=4718 dram_eff=0.4332
bk0: 52a 358226i bk1: 50a 358228i bk2: 74a 358262i bk3: 72a 358287i bk4: 102a 357734i bk5: 108a 357743i bk6: 18a 358434i bk7: 16a 358456i bk8: 70a 358406i bk9: 68a 358410i bk10: 66a 358430i bk11: 64a 358434i bk12: 20a 358518i bk13: 20a 358493i bk14: 8a 358545i bk15: 6a 358552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00345253
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357480 n_act=44 n_pre=28 n_req=513 n_rd=814 n_write=212 bw_util=0.005723
n_activity=4737 dram_eff=0.4332
bk0: 52a 358237i bk1: 52a 358217i bk2: 74a 358254i bk3: 70a 358286i bk4: 100a 357799i bk5: 106a 357749i bk6: 20a 358422i bk7: 16a 358460i bk8: 72a 358403i bk9: 68a 358408i bk10: 68a 358419i bk11: 70a 358383i bk12: 14a 358534i bk13: 12a 358505i bk14: 8a 358547i bk15: 12a 358541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00431147
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=358578 n_nop=357482 n_act=44 n_pre=28 n_req=512 n_rd=812 n_write=212 bw_util=0.005711
n_activity=4679 dram_eff=0.4377
bk0: 54a 358225i bk1: 46a 358218i bk2: 78a 358243i bk3: 76a 358233i bk4: 100a 357755i bk5: 104a 357736i bk6: 22a 358430i bk7: 16a 358469i bk8: 66a 358422i bk9: 68a 358413i bk10: 70a 358420i bk11: 72a 358378i bk12: 12a 358541i bk13: 10a 358511i bk14: 8a 358541i bk15: 10a 358544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00401865

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25006, Miss = 410, Miss_rate = 0.016, Pending_hits = 158, Reservation_fails = 107
L2_cache_bank[1]: Access = 27368, Miss = 410, Miss_rate = 0.015, Pending_hits = 153, Reservation_fails = 210
L2_cache_bank[2]: Access = 19516, Miss = 413, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 179
L2_cache_bank[3]: Access = 19487, Miss = 414, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 79
L2_cache_bank[4]: Access = 20499, Miss = 417, Miss_rate = 0.020, Pending_hits = 162, Reservation_fails = 281
L2_cache_bank[5]: Access = 19689, Miss = 417, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 256
L2_cache_bank[6]: Access = 18295, Miss = 419, Miss_rate = 0.023, Pending_hits = 166, Reservation_fails = 326
L2_cache_bank[7]: Access = 21231, Miss = 412, Miss_rate = 0.019, Pending_hits = 169, Reservation_fails = 360
L2_cache_bank[8]: Access = 20145, Miss = 412, Miss_rate = 0.020, Pending_hits = 168, Reservation_fails = 317
L2_cache_bank[9]: Access = 18325, Miss = 411, Miss_rate = 0.022, Pending_hits = 150, Reservation_fails = 182
L2_cache_bank[10]: Access = 22202, Miss = 409, Miss_rate = 0.018, Pending_hits = 126, Reservation_fails = 67
L2_cache_bank[11]: Access = 20402, Miss = 411, Miss_rate = 0.020, Pending_hits = 129, Reservation_fails = 197
L2_cache_bank[12]: Access = 18451, Miss = 411, Miss_rate = 0.022, Pending_hits = 133, Reservation_fails = 220
L2_cache_bank[13]: Access = 20460, Miss = 407, Miss_rate = 0.020, Pending_hits = 117, Reservation_fails = 232
L2_cache_bank[14]: Access = 21324, Miss = 407, Miss_rate = 0.019, Pending_hits = 137, Reservation_fails = 93
L2_cache_bank[15]: Access = 18222, Miss = 406, Miss_rate = 0.022, Pending_hits = 142, Reservation_fails = 118
L2_total_cache_accesses = 330622
L2_total_cache_misses = 6586
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 2346
L2_total_cache_reservation_fails = 3224
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=471424
icnt_total_pkts_simt_to_mem=874916
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 661240
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1346325
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000363813
	minimum = 0 (at node 1)
	maximum = 0.0056391 (at node 0)
Accepted packet rate average = 0.000363813
	minimum = 0 (at node 1)
	maximum = 0.0056391 (at node 0)
Injected flit rate average = 0.000909532
	minimum = 0 (at node 1)
	maximum = 0.0112782 (at node 16)
Accepted flit rate average= 0.000909532
	minimum = 0 (at node 1)
	maximum = 0.0206767 (at node 0)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9153 (13 samples)
	minimum = 6 (13 samples)
	maximum = 105.538 (13 samples)
Network latency average = 12.2532 (13 samples)
	minimum = 6 (13 samples)
	maximum = 94.7692 (13 samples)
Flit latency average = 11.3526 (13 samples)
	minimum = 6 (13 samples)
	maximum = 91 (13 samples)
Fragmentation average = 0.000601732 (13 samples)
	minimum = 0 (13 samples)
	maximum = 24.0769 (13 samples)
Injected packet rate average = 0.029309 (13 samples)
	minimum = 0.0220115 (13 samples)
	maximum = 0.0523159 (13 samples)
Accepted packet rate average = 0.029309 (13 samples)
	minimum = 0.0220115 (13 samples)
	maximum = 0.0523159 (13 samples)
Injected flit rate average = 0.0711633 (13 samples)
	minimum = 0.038476 (13 samples)
	maximum = 0.164293 (13 samples)
Accepted flit rate average = 0.0711633 (13 samples)
	minimum = 0.0393914 (13 samples)
	maximum = 0.141172 (13 samples)
Injected packet size average = 2.42803 (13 samples)
Accepted packet size average = 2.42803 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 9 sec (129 sec)
gpgpu_simulation_rate = 154826 (inst/sec)
gpgpu_simulation_rate = 3650 (cycle/sec)
