Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 16 Nov 2018 00:29:23 -0000
Received: from icoremail.net (unknown [209.85.210.169])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH3qAse1bq9CbAQ--.45914S3;
	Fri, 16 Nov 2018 01:48:50 +0800 (CST)
Received: from mail-pf1-f169.google.com (unknown [209.85.210.169])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwDHr0t9se1b0AhFAA--.12485S3;
	Fri, 16 Nov 2018 01:48:45 +0800 (CST)
Received: by mail-pf1-f169.google.com with SMTP id e22-v6so10034858pfn.8
        for <xuliker@zju.edu.cn>; Thu, 15 Nov 2018 09:48:45 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to:user-agent:sender:precedence
         :list-id;
        bh=e6l2fyXGz1E45TKWqNiXChEfJW/ramJx38Hkq6ibdxU=;
        b=TMJYVBVrcfPVLwm16Li5xPQWvwNQa02ZIMOYYZXGYmyLsW7AbOm3p3wXlfG5wtGt+X
         okV44yDG93nKLAlGnXeoSBEl+j29FFxZ53q8RQlnS0ES9rtvYoEiFmXb2zq0ZrPhxl6M
         apwxligmeFq1FtZxXh7b9CMIaGjZvyzlC3OuEpWX0DOX36+jCqPDOrines2pPFtDWs4m
         nf+uFQK73yQRuwAW2T2YmYJB67orOWu/4peBmTxOnLkyqE6Zf9byAIon+NUNA/YckqB4
         fTlRrz1Rgr3v0IY+bKnqPx6av7gI9F0j6V5nIZaCiGplH1h6MHU4AZNPJPcwLFXHYExP
         6lug==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gKD7srOfC1A+DSS6+GH6Nk1jENKTlb6c3C9r7n2tL/hNOvVR7VD
	EhFrbl7LbVKhImmyJPF1k+rnek0kpyRXjnLgo0YBNWhRCXxFkcZdJA==
X-Received: by 2002:a63:1e17:: with SMTP id e23mr6650211pge.130.1542304124880;
        Thu, 15 Nov 2018 09:48:44 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp869504pju;
        Thu, 15 Nov 2018 09:48:44 -0800 (PST)
X-Google-Smtp-Source: AJdET5eIIvEJewUw55tp4ytI6bn92OsMLDf1yjQVfoTYC+YJ0H9ASPtDzRFSYdkNuwN1TsXnRMc1
X-Received: by 2002:a63:1e17:: with SMTP id e23mr6650185pge.130.1542304124230;
        Thu, 15 Nov 2018 09:48:44 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542304124; cv=none;
        d=google.com; s=arc-20160816;
        b=diN4/+5IltU+d/P4JB8UhKwumHeNQbu7PgHrO03PhFY6rfk4eNLx2Q1ig0mezjWG9Q
         YtfNRFsFStxElua5O/fpk0iB+sAXb45dJn5IBa95ldjWiE19PJ9biYNiEdQdtbGu3ZIH
         xrMk+W9RCyPT+D09Dm8jmNotJ0S+gMu+G7MYVBFV6yi/eUT8ev5gqUpD3ZDiZpW91orC
         JImIuFkm068hd4kwBnlJfkQpLZNVzgb0BQL4pXj103EwCS1SH2HYyMIPuVpemkIudMoy
         EPZuTX9UdtJ4msa5+FWLo1auPLj4W+RVs7LBH5prQKd1zY7pcpnq1ZHTOqw8G2Z9b3wR
         M9HA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date;
        bh=e6l2fyXGz1E45TKWqNiXChEfJW/ramJx38Hkq6ibdxU=;
        b=HIs55bg+af6f+kI+oIBeseTg2rEY1fHqwa6IInnb+7hIDOf5dVJqdrIf0aDgO9YHJ0
         cH390u8EpHac14zyc+SULUp2wDPnbc2H1IOy9NPuU3lcegbhXYBz1JCOSEvFFijztafu
         EK+mZkEEdG7fnMG9/dwZgBS629UaIbFEvwIUoiTBRdMlcZxOrqeT1GOUKi+nkYZlzmhW
         +v1Pysw+pBgioXJzGcgqfb5+fLjNF4Pbqq+ThlsBH7K4PJRZlDdkbW3TsI7ORwHP3G7m
         6sikITfvGiVRk3LhjIKfCgr7h7qBYCSPn7w8ZF30FBm1Kig6Ds7TIX8i7ifGBX+lpdq0
         FqfA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id c13-v6si24875797pfn.184.2018.11.15.09.48.21;
        Thu, 15 Nov 2018 09:48:44 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2388676AbeKPD4w (ORCPT <rfc822;kristofer.rye@gmail.com>
        + 99 others); Thu, 15 Nov 2018 22:56:52 -0500
Received: from foss.arm.com ([217.140.101.70]:38812 "EHLO foss.arm.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726746AbeKPD4w (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Nov 2018 22:56:52 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
        by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 086DD80D;
        Thu, 15 Nov 2018 09:48:05 -0800 (PST)
Received: from brain-police (usa-sjc-mx-foss1.foss.arm.com [217.140.101.70])
        by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id A88BA3F718;
        Thu, 15 Nov 2018 09:48:04 -0800 (PST)
Date: Thu, 15 Nov 2018 17:48:03 +0000
From: Will Deacon <will.deacon@arm.com>
To: Yinbo Zhu <yinbo.zhu@nxp.com>
Cc: Catalin Marinas <catalin.marinas@arm.com>,
        linux-kernel@vger.kernel.org, xiaobo.xie@nxp.com,
        ran.wang_1@nxp.com, linux-arm-kernel@lists.infradead.org,
        Rajesh Bhagat <rajesh.bhagat@nxp.com>
Subject: Re: [PATCH v1] arch: arm64: add ARM64 specific fucntions required
 for ehci fsl driver
Message-ID: <20181115174802.GB3087@brain-police>
References: <20181115092357.1556-1-yinbo.zhu@nxp.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20181115092357.1556-1-yinbo.zhu@nxp.com>
User-Agent: Mutt/1.9.4 (2018-02-28)
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwDHr0t9se1b0AhFAA--.12485S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7trykKFyrGrW8GFWkCry5CFg_yoW8Ww1DpF
	W7Za95tryjgr13Cwn3tF12gF9xZ3WrJr48K3W7Xr909r4Yqry8Gr409ry5CayjqrWjyw45
	XFsY9a45WFWjvwUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPIb7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_Gr1j6F4UJwA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwAS0I0E0x
	vYzxvE52x082IY62kv0487Mc02F40EFcxC0VAKzVAqx4xG6I80ewAv7VC0I7IYx2IY67AK
	xVWUGVWUXwAv7VC2z280aVAFwI0_Jr0_Gr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcV
	AKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkFs20EY4vE44CYbxCE4x80FwCY
	02Avz4vEIxC_GwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_Gr0_Xr1lcI
	IF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280aVAFwI0_Cr0_Gr1UMxvI
	42IY6I8E87Iv6xkF7I0E14v26r4j6r4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26c
	xK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v2
	6r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2
	Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r4j6FyUYxBIdaVFxhVjvjDU0xZFpf9x07bU
	DGOUUUUU=

On Thu, Nov 15, 2018 at 05:23:57PM +0800, Yinbo Zhu wrote:
> From: Rajesh Bhagat <rajesh.bhagat@nxp.com>
> 
> Add set/clear bits functions for ARM platform which are used by ehci fsl
> driver
> 
> Signed-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com>
> Signed-off-by: Yinbo Zhu <yinbo.zhu@nxp.com>
> ---
>  arch/arm64/include/asm/io.h |   29 +++++++++++++++++++++++++++++
>  1 files changed, 29 insertions(+), 0 deletions(-)
> 
> diff --git a/arch/arm64/include/asm/io.h b/arch/arm64/include/asm/io.h
> index e97b861..0dc4334 100644
> --- a/arch/arm64/include/asm/io.h
> +++ b/arch/arm64/include/asm/io.h
> @@ -185,6 +185,35 @@ extern void __iomem *ioremap_cache(phys_addr_t phys_addr, size_t size);
>  #define iowrite32be(v,p)	({ __iowmb(); __raw_writel((__force __u32)cpu_to_be32(v), p); })
>  #define iowrite64be(v,p)	({ __iowmb(); __raw_writeq((__force __u64)cpu_to_be64(v), p); })
>  
> +/* access ports */
> +#define setbits32(_addr, _v) iowrite32be(ioread32be(_addr) |  (_v), (_addr))
> +#define clrbits32(_addr, _v) iowrite32be(ioread32be(_addr) & ~(_v), (_addr))
> +
> +#define setbits16(_addr, _v) iowrite16be(ioread16be(_addr) |  (_v), (_addr))
> +#define clrbits16(_addr, _v) iowrite16be(ioread16be(_addr) & ~(_v), (_addr))
> +
> +#define setbits8(_addr, _v) iowrite8(ioread8(_addr) |  (_v), (_addr))
> +#define clrbits8(_addr, _v) iowrite8(ioread8(_addr) & ~(_v), (_addr))

Why isn't this defined in the driver? Adding it to the arch-code leads to
duplication of the definitions and encourages other drivers to start using
this weird interface.

So no, I don't want this in the arch code.

Will
