
TSAT_P_P_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aad4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  0800ab90  0800ab90  0001ab90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0fc  0800b0fc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0fc  0800b0fc  0001b0fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b104  0800b104  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b104  0800b104  0001b104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b108  0800b108  0001b108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b10c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e4  200001e0  0800b2ec  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006c4  0800b2ec  000206c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001412d  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002add  00000000  00000000  00034378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001268  00000000  00000000  00036e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e7b  00000000  00000000  000380c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001aaee  00000000  00000000  00038f3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001724f  00000000  00000000  00053a29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6974  00000000  00000000  0006ac78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000057dc  00000000  00000000  001115ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00116dc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001e0 	.word	0x200001e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800ab78 	.word	0x0800ab78

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e4 	.word	0x200001e4
 8000100:	0800ab78 	.word	0x0800ab78

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f885 	bl	8001548 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ffd5 	bl	80013f8 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f877 	bl	8001548 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f86d 	bl	8001548 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f000 fffd 	bl	800147c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f000 fff3 	bl	800147c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f876 	bl	80005c4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_d2uiz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	2200      	movs	r2, #0
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <__aeabi_d2uiz+0x38>)
 80004ea:	0004      	movs	r4, r0
 80004ec:	000d      	movs	r5, r1
 80004ee:	f7ff ffcf 	bl	8000490 <__aeabi_dcmpge>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d104      	bne.n	8000500 <__aeabi_d2uiz+0x1c>
 80004f6:	0020      	movs	r0, r4
 80004f8:	0029      	movs	r1, r5
 80004fa:	f001 feeb 	bl	80022d4 <__aeabi_d2iz>
 80004fe:	bd70      	pop	{r4, r5, r6, pc}
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <__aeabi_d2uiz+0x38>)
 8000502:	2200      	movs	r2, #0
 8000504:	0020      	movs	r0, r4
 8000506:	0029      	movs	r1, r5
 8000508:	f001 fb44 	bl	8001b94 <__aeabi_dsub>
 800050c:	f001 fee2 	bl	80022d4 <__aeabi_d2iz>
 8000510:	2380      	movs	r3, #128	; 0x80
 8000512:	061b      	lsls	r3, r3, #24
 8000514:	469c      	mov	ip, r3
 8000516:	4460      	add	r0, ip
 8000518:	e7f1      	b.n	80004fe <__aeabi_d2uiz+0x1a>
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	41e00000 	.word	0x41e00000

08000520 <__aeabi_d2lz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	0005      	movs	r5, r0
 8000524:	000c      	movs	r4, r1
 8000526:	2200      	movs	r2, #0
 8000528:	2300      	movs	r3, #0
 800052a:	0028      	movs	r0, r5
 800052c:	0021      	movs	r1, r4
 800052e:	f7ff ff91 	bl	8000454 <__aeabi_dcmplt>
 8000532:	2800      	cmp	r0, #0
 8000534:	d108      	bne.n	8000548 <__aeabi_d2lz+0x28>
 8000536:	0028      	movs	r0, r5
 8000538:	0021      	movs	r1, r4
 800053a:	f000 f80f 	bl	800055c <__aeabi_d2ulz>
 800053e:	0002      	movs	r2, r0
 8000540:	000b      	movs	r3, r1
 8000542:	0010      	movs	r0, r2
 8000544:	0019      	movs	r1, r3
 8000546:	bd70      	pop	{r4, r5, r6, pc}
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	061b      	lsls	r3, r3, #24
 800054c:	18e1      	adds	r1, r4, r3
 800054e:	0028      	movs	r0, r5
 8000550:	f000 f804 	bl	800055c <__aeabi_d2ulz>
 8000554:	2300      	movs	r3, #0
 8000556:	4242      	negs	r2, r0
 8000558:	418b      	sbcs	r3, r1
 800055a:	e7f2      	b.n	8000542 <__aeabi_d2lz+0x22>

0800055c <__aeabi_d2ulz>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	2200      	movs	r2, #0
 8000560:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <__aeabi_d2ulz+0x34>)
 8000562:	000d      	movs	r5, r1
 8000564:	0004      	movs	r4, r0
 8000566:	f001 f853 	bl	8001610 <__aeabi_dmul>
 800056a:	f7ff ffbb 	bl	80004e4 <__aeabi_d2uiz>
 800056e:	0006      	movs	r6, r0
 8000570:	f001 ff16 	bl	80023a0 <__aeabi_ui2d>
 8000574:	2200      	movs	r2, #0
 8000576:	4b07      	ldr	r3, [pc, #28]	; (8000594 <__aeabi_d2ulz+0x38>)
 8000578:	f001 f84a 	bl	8001610 <__aeabi_dmul>
 800057c:	0002      	movs	r2, r0
 800057e:	000b      	movs	r3, r1
 8000580:	0020      	movs	r0, r4
 8000582:	0029      	movs	r1, r5
 8000584:	f001 fb06 	bl	8001b94 <__aeabi_dsub>
 8000588:	f7ff ffac 	bl	80004e4 <__aeabi_d2uiz>
 800058c:	0031      	movs	r1, r6
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	3df00000 	.word	0x3df00000
 8000594:	41f00000 	.word	0x41f00000

08000598 <__aeabi_l2d>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	0006      	movs	r6, r0
 800059c:	0008      	movs	r0, r1
 800059e:	f001 fecf 	bl	8002340 <__aeabi_i2d>
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <__aeabi_l2d+0x28>)
 80005a6:	f001 f833 	bl	8001610 <__aeabi_dmul>
 80005aa:	000d      	movs	r5, r1
 80005ac:	0004      	movs	r4, r0
 80005ae:	0030      	movs	r0, r6
 80005b0:	f001 fef6 	bl	80023a0 <__aeabi_ui2d>
 80005b4:	002b      	movs	r3, r5
 80005b6:	0022      	movs	r2, r4
 80005b8:	f000 f8d0 	bl	800075c <__aeabi_dadd>
 80005bc:	bd70      	pop	{r4, r5, r6, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	41f00000 	.word	0x41f00000

080005c4 <__udivmoddi4>:
 80005c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c6:	4657      	mov	r7, sl
 80005c8:	464e      	mov	r6, r9
 80005ca:	4645      	mov	r5, r8
 80005cc:	46de      	mov	lr, fp
 80005ce:	b5e0      	push	{r5, r6, r7, lr}
 80005d0:	0004      	movs	r4, r0
 80005d2:	000d      	movs	r5, r1
 80005d4:	4692      	mov	sl, r2
 80005d6:	4699      	mov	r9, r3
 80005d8:	b083      	sub	sp, #12
 80005da:	428b      	cmp	r3, r1
 80005dc:	d830      	bhi.n	8000640 <__udivmoddi4+0x7c>
 80005de:	d02d      	beq.n	800063c <__udivmoddi4+0x78>
 80005e0:	4649      	mov	r1, r9
 80005e2:	4650      	mov	r0, sl
 80005e4:	f001 ffa6 	bl	8002534 <__clzdi2>
 80005e8:	0029      	movs	r1, r5
 80005ea:	0006      	movs	r6, r0
 80005ec:	0020      	movs	r0, r4
 80005ee:	f001 ffa1 	bl	8002534 <__clzdi2>
 80005f2:	1a33      	subs	r3, r6, r0
 80005f4:	4698      	mov	r8, r3
 80005f6:	3b20      	subs	r3, #32
 80005f8:	d434      	bmi.n	8000664 <__udivmoddi4+0xa0>
 80005fa:	469b      	mov	fp, r3
 80005fc:	4653      	mov	r3, sl
 80005fe:	465a      	mov	r2, fp
 8000600:	4093      	lsls	r3, r2
 8000602:	4642      	mov	r2, r8
 8000604:	001f      	movs	r7, r3
 8000606:	4653      	mov	r3, sl
 8000608:	4093      	lsls	r3, r2
 800060a:	001e      	movs	r6, r3
 800060c:	42af      	cmp	r7, r5
 800060e:	d83b      	bhi.n	8000688 <__udivmoddi4+0xc4>
 8000610:	42af      	cmp	r7, r5
 8000612:	d100      	bne.n	8000616 <__udivmoddi4+0x52>
 8000614:	e079      	b.n	800070a <__udivmoddi4+0x146>
 8000616:	465b      	mov	r3, fp
 8000618:	1ba4      	subs	r4, r4, r6
 800061a:	41bd      	sbcs	r5, r7
 800061c:	2b00      	cmp	r3, #0
 800061e:	da00      	bge.n	8000622 <__udivmoddi4+0x5e>
 8000620:	e076      	b.n	8000710 <__udivmoddi4+0x14c>
 8000622:	2200      	movs	r2, #0
 8000624:	2300      	movs	r3, #0
 8000626:	9200      	str	r2, [sp, #0]
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	2301      	movs	r3, #1
 800062c:	465a      	mov	r2, fp
 800062e:	4093      	lsls	r3, r2
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	2301      	movs	r3, #1
 8000634:	4642      	mov	r2, r8
 8000636:	4093      	lsls	r3, r2
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	e029      	b.n	8000690 <__udivmoddi4+0xcc>
 800063c:	4282      	cmp	r2, r0
 800063e:	d9cf      	bls.n	80005e0 <__udivmoddi4+0x1c>
 8000640:	2200      	movs	r2, #0
 8000642:	2300      	movs	r3, #0
 8000644:	9200      	str	r2, [sp, #0]
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <__udivmoddi4+0x8e>
 800064e:	601c      	str	r4, [r3, #0]
 8000650:	605d      	str	r5, [r3, #4]
 8000652:	9800      	ldr	r0, [sp, #0]
 8000654:	9901      	ldr	r1, [sp, #4]
 8000656:	b003      	add	sp, #12
 8000658:	bcf0      	pop	{r4, r5, r6, r7}
 800065a:	46bb      	mov	fp, r7
 800065c:	46b2      	mov	sl, r6
 800065e:	46a9      	mov	r9, r5
 8000660:	46a0      	mov	r8, r4
 8000662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000664:	4642      	mov	r2, r8
 8000666:	469b      	mov	fp, r3
 8000668:	2320      	movs	r3, #32
 800066a:	1a9b      	subs	r3, r3, r2
 800066c:	4652      	mov	r2, sl
 800066e:	40da      	lsrs	r2, r3
 8000670:	4641      	mov	r1, r8
 8000672:	0013      	movs	r3, r2
 8000674:	464a      	mov	r2, r9
 8000676:	408a      	lsls	r2, r1
 8000678:	0017      	movs	r7, r2
 800067a:	4642      	mov	r2, r8
 800067c:	431f      	orrs	r7, r3
 800067e:	4653      	mov	r3, sl
 8000680:	4093      	lsls	r3, r2
 8000682:	001e      	movs	r6, r3
 8000684:	42af      	cmp	r7, r5
 8000686:	d9c3      	bls.n	8000610 <__udivmoddi4+0x4c>
 8000688:	2200      	movs	r2, #0
 800068a:	2300      	movs	r3, #0
 800068c:	9200      	str	r2, [sp, #0]
 800068e:	9301      	str	r3, [sp, #4]
 8000690:	4643      	mov	r3, r8
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0d8      	beq.n	8000648 <__udivmoddi4+0x84>
 8000696:	07fb      	lsls	r3, r7, #31
 8000698:	0872      	lsrs	r2, r6, #1
 800069a:	431a      	orrs	r2, r3
 800069c:	4646      	mov	r6, r8
 800069e:	087b      	lsrs	r3, r7, #1
 80006a0:	e00e      	b.n	80006c0 <__udivmoddi4+0xfc>
 80006a2:	42ab      	cmp	r3, r5
 80006a4:	d101      	bne.n	80006aa <__udivmoddi4+0xe6>
 80006a6:	42a2      	cmp	r2, r4
 80006a8:	d80c      	bhi.n	80006c4 <__udivmoddi4+0x100>
 80006aa:	1aa4      	subs	r4, r4, r2
 80006ac:	419d      	sbcs	r5, r3
 80006ae:	2001      	movs	r0, #1
 80006b0:	1924      	adds	r4, r4, r4
 80006b2:	416d      	adcs	r5, r5
 80006b4:	2100      	movs	r1, #0
 80006b6:	3e01      	subs	r6, #1
 80006b8:	1824      	adds	r4, r4, r0
 80006ba:	414d      	adcs	r5, r1
 80006bc:	2e00      	cmp	r6, #0
 80006be:	d006      	beq.n	80006ce <__udivmoddi4+0x10a>
 80006c0:	42ab      	cmp	r3, r5
 80006c2:	d9ee      	bls.n	80006a2 <__udivmoddi4+0xde>
 80006c4:	3e01      	subs	r6, #1
 80006c6:	1924      	adds	r4, r4, r4
 80006c8:	416d      	adcs	r5, r5
 80006ca:	2e00      	cmp	r6, #0
 80006cc:	d1f8      	bne.n	80006c0 <__udivmoddi4+0xfc>
 80006ce:	9800      	ldr	r0, [sp, #0]
 80006d0:	9901      	ldr	r1, [sp, #4]
 80006d2:	465b      	mov	r3, fp
 80006d4:	1900      	adds	r0, r0, r4
 80006d6:	4169      	adcs	r1, r5
 80006d8:	2b00      	cmp	r3, #0
 80006da:	db24      	blt.n	8000726 <__udivmoddi4+0x162>
 80006dc:	002b      	movs	r3, r5
 80006de:	465a      	mov	r2, fp
 80006e0:	4644      	mov	r4, r8
 80006e2:	40d3      	lsrs	r3, r2
 80006e4:	002a      	movs	r2, r5
 80006e6:	40e2      	lsrs	r2, r4
 80006e8:	001c      	movs	r4, r3
 80006ea:	465b      	mov	r3, fp
 80006ec:	0015      	movs	r5, r2
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	db2a      	blt.n	8000748 <__udivmoddi4+0x184>
 80006f2:	0026      	movs	r6, r4
 80006f4:	409e      	lsls	r6, r3
 80006f6:	0033      	movs	r3, r6
 80006f8:	0026      	movs	r6, r4
 80006fa:	4647      	mov	r7, r8
 80006fc:	40be      	lsls	r6, r7
 80006fe:	0032      	movs	r2, r6
 8000700:	1a80      	subs	r0, r0, r2
 8000702:	4199      	sbcs	r1, r3
 8000704:	9000      	str	r0, [sp, #0]
 8000706:	9101      	str	r1, [sp, #4]
 8000708:	e79e      	b.n	8000648 <__udivmoddi4+0x84>
 800070a:	42a3      	cmp	r3, r4
 800070c:	d8bc      	bhi.n	8000688 <__udivmoddi4+0xc4>
 800070e:	e782      	b.n	8000616 <__udivmoddi4+0x52>
 8000710:	4642      	mov	r2, r8
 8000712:	2320      	movs	r3, #32
 8000714:	2100      	movs	r1, #0
 8000716:	1a9b      	subs	r3, r3, r2
 8000718:	2200      	movs	r2, #0
 800071a:	9100      	str	r1, [sp, #0]
 800071c:	9201      	str	r2, [sp, #4]
 800071e:	2201      	movs	r2, #1
 8000720:	40da      	lsrs	r2, r3
 8000722:	9201      	str	r2, [sp, #4]
 8000724:	e785      	b.n	8000632 <__udivmoddi4+0x6e>
 8000726:	4642      	mov	r2, r8
 8000728:	2320      	movs	r3, #32
 800072a:	1a9b      	subs	r3, r3, r2
 800072c:	002a      	movs	r2, r5
 800072e:	4646      	mov	r6, r8
 8000730:	409a      	lsls	r2, r3
 8000732:	0023      	movs	r3, r4
 8000734:	40f3      	lsrs	r3, r6
 8000736:	4644      	mov	r4, r8
 8000738:	4313      	orrs	r3, r2
 800073a:	002a      	movs	r2, r5
 800073c:	40e2      	lsrs	r2, r4
 800073e:	001c      	movs	r4, r3
 8000740:	465b      	mov	r3, fp
 8000742:	0015      	movs	r5, r2
 8000744:	2b00      	cmp	r3, #0
 8000746:	dad4      	bge.n	80006f2 <__udivmoddi4+0x12e>
 8000748:	4642      	mov	r2, r8
 800074a:	002f      	movs	r7, r5
 800074c:	2320      	movs	r3, #32
 800074e:	0026      	movs	r6, r4
 8000750:	4097      	lsls	r7, r2
 8000752:	1a9b      	subs	r3, r3, r2
 8000754:	40de      	lsrs	r6, r3
 8000756:	003b      	movs	r3, r7
 8000758:	4333      	orrs	r3, r6
 800075a:	e7cd      	b.n	80006f8 <__udivmoddi4+0x134>

0800075c <__aeabi_dadd>:
 800075c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075e:	464f      	mov	r7, r9
 8000760:	4646      	mov	r6, r8
 8000762:	46d6      	mov	lr, sl
 8000764:	0004      	movs	r4, r0
 8000766:	b5c0      	push	{r6, r7, lr}
 8000768:	001f      	movs	r7, r3
 800076a:	030b      	lsls	r3, r1, #12
 800076c:	0010      	movs	r0, r2
 800076e:	004e      	lsls	r6, r1, #1
 8000770:	0a5b      	lsrs	r3, r3, #9
 8000772:	0fcd      	lsrs	r5, r1, #31
 8000774:	0f61      	lsrs	r1, r4, #29
 8000776:	007a      	lsls	r2, r7, #1
 8000778:	4319      	orrs	r1, r3
 800077a:	00e3      	lsls	r3, r4, #3
 800077c:	033c      	lsls	r4, r7, #12
 800077e:	0fff      	lsrs	r7, r7, #31
 8000780:	46bc      	mov	ip, r7
 8000782:	0a64      	lsrs	r4, r4, #9
 8000784:	0f47      	lsrs	r7, r0, #29
 8000786:	4327      	orrs	r7, r4
 8000788:	0d76      	lsrs	r6, r6, #21
 800078a:	0d52      	lsrs	r2, r2, #21
 800078c:	00c0      	lsls	r0, r0, #3
 800078e:	46b9      	mov	r9, r7
 8000790:	4680      	mov	r8, r0
 8000792:	1ab7      	subs	r7, r6, r2
 8000794:	4565      	cmp	r5, ip
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x3e>
 8000798:	e09b      	b.n	80008d2 <__aeabi_dadd+0x176>
 800079a:	2f00      	cmp	r7, #0
 800079c:	dc00      	bgt.n	80007a0 <__aeabi_dadd+0x44>
 800079e:	e084      	b.n	80008aa <__aeabi_dadd+0x14e>
 80007a0:	2a00      	cmp	r2, #0
 80007a2:	d100      	bne.n	80007a6 <__aeabi_dadd+0x4a>
 80007a4:	e0be      	b.n	8000924 <__aeabi_dadd+0x1c8>
 80007a6:	4ac8      	ldr	r2, [pc, #800]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80007a8:	4296      	cmp	r6, r2
 80007aa:	d100      	bne.n	80007ae <__aeabi_dadd+0x52>
 80007ac:	e124      	b.n	80009f8 <__aeabi_dadd+0x29c>
 80007ae:	2280      	movs	r2, #128	; 0x80
 80007b0:	464c      	mov	r4, r9
 80007b2:	0412      	lsls	r2, r2, #16
 80007b4:	4314      	orrs	r4, r2
 80007b6:	46a1      	mov	r9, r4
 80007b8:	2f38      	cmp	r7, #56	; 0x38
 80007ba:	dd00      	ble.n	80007be <__aeabi_dadd+0x62>
 80007bc:	e167      	b.n	8000a8e <__aeabi_dadd+0x332>
 80007be:	2f1f      	cmp	r7, #31
 80007c0:	dd00      	ble.n	80007c4 <__aeabi_dadd+0x68>
 80007c2:	e1d6      	b.n	8000b72 <__aeabi_dadd+0x416>
 80007c4:	2220      	movs	r2, #32
 80007c6:	464c      	mov	r4, r9
 80007c8:	1bd2      	subs	r2, r2, r7
 80007ca:	4094      	lsls	r4, r2
 80007cc:	46a2      	mov	sl, r4
 80007ce:	4644      	mov	r4, r8
 80007d0:	40fc      	lsrs	r4, r7
 80007d2:	0020      	movs	r0, r4
 80007d4:	4654      	mov	r4, sl
 80007d6:	4304      	orrs	r4, r0
 80007d8:	4640      	mov	r0, r8
 80007da:	4090      	lsls	r0, r2
 80007dc:	1e42      	subs	r2, r0, #1
 80007de:	4190      	sbcs	r0, r2
 80007e0:	464a      	mov	r2, r9
 80007e2:	40fa      	lsrs	r2, r7
 80007e4:	4304      	orrs	r4, r0
 80007e6:	1a89      	subs	r1, r1, r2
 80007e8:	1b1c      	subs	r4, r3, r4
 80007ea:	42a3      	cmp	r3, r4
 80007ec:	4192      	sbcs	r2, r2
 80007ee:	4252      	negs	r2, r2
 80007f0:	1a8b      	subs	r3, r1, r2
 80007f2:	469a      	mov	sl, r3
 80007f4:	4653      	mov	r3, sl
 80007f6:	021b      	lsls	r3, r3, #8
 80007f8:	d400      	bmi.n	80007fc <__aeabi_dadd+0xa0>
 80007fa:	e0d4      	b.n	80009a6 <__aeabi_dadd+0x24a>
 80007fc:	4653      	mov	r3, sl
 80007fe:	025a      	lsls	r2, r3, #9
 8000800:	0a53      	lsrs	r3, r2, #9
 8000802:	469a      	mov	sl, r3
 8000804:	4653      	mov	r3, sl
 8000806:	2b00      	cmp	r3, #0
 8000808:	d100      	bne.n	800080c <__aeabi_dadd+0xb0>
 800080a:	e104      	b.n	8000a16 <__aeabi_dadd+0x2ba>
 800080c:	4650      	mov	r0, sl
 800080e:	f001 fe73 	bl	80024f8 <__clzsi2>
 8000812:	0003      	movs	r3, r0
 8000814:	3b08      	subs	r3, #8
 8000816:	2220      	movs	r2, #32
 8000818:	0020      	movs	r0, r4
 800081a:	1ad2      	subs	r2, r2, r3
 800081c:	4651      	mov	r1, sl
 800081e:	40d0      	lsrs	r0, r2
 8000820:	4099      	lsls	r1, r3
 8000822:	0002      	movs	r2, r0
 8000824:	409c      	lsls	r4, r3
 8000826:	430a      	orrs	r2, r1
 8000828:	42b3      	cmp	r3, r6
 800082a:	da00      	bge.n	800082e <__aeabi_dadd+0xd2>
 800082c:	e102      	b.n	8000a34 <__aeabi_dadd+0x2d8>
 800082e:	1b9b      	subs	r3, r3, r6
 8000830:	1c59      	adds	r1, r3, #1
 8000832:	291f      	cmp	r1, #31
 8000834:	dd00      	ble.n	8000838 <__aeabi_dadd+0xdc>
 8000836:	e0a7      	b.n	8000988 <__aeabi_dadd+0x22c>
 8000838:	2320      	movs	r3, #32
 800083a:	0010      	movs	r0, r2
 800083c:	0026      	movs	r6, r4
 800083e:	1a5b      	subs	r3, r3, r1
 8000840:	409c      	lsls	r4, r3
 8000842:	4098      	lsls	r0, r3
 8000844:	40ce      	lsrs	r6, r1
 8000846:	40ca      	lsrs	r2, r1
 8000848:	1e63      	subs	r3, r4, #1
 800084a:	419c      	sbcs	r4, r3
 800084c:	4330      	orrs	r0, r6
 800084e:	4692      	mov	sl, r2
 8000850:	2600      	movs	r6, #0
 8000852:	4304      	orrs	r4, r0
 8000854:	0763      	lsls	r3, r4, #29
 8000856:	d009      	beq.n	800086c <__aeabi_dadd+0x110>
 8000858:	230f      	movs	r3, #15
 800085a:	4023      	ands	r3, r4
 800085c:	2b04      	cmp	r3, #4
 800085e:	d005      	beq.n	800086c <__aeabi_dadd+0x110>
 8000860:	1d23      	adds	r3, r4, #4
 8000862:	42a3      	cmp	r3, r4
 8000864:	41a4      	sbcs	r4, r4
 8000866:	4264      	negs	r4, r4
 8000868:	44a2      	add	sl, r4
 800086a:	001c      	movs	r4, r3
 800086c:	4653      	mov	r3, sl
 800086e:	021b      	lsls	r3, r3, #8
 8000870:	d400      	bmi.n	8000874 <__aeabi_dadd+0x118>
 8000872:	e09b      	b.n	80009ac <__aeabi_dadd+0x250>
 8000874:	4b94      	ldr	r3, [pc, #592]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000876:	3601      	adds	r6, #1
 8000878:	429e      	cmp	r6, r3
 800087a:	d100      	bne.n	800087e <__aeabi_dadd+0x122>
 800087c:	e0b8      	b.n	80009f0 <__aeabi_dadd+0x294>
 800087e:	4653      	mov	r3, sl
 8000880:	4992      	ldr	r1, [pc, #584]	; (8000acc <__aeabi_dadd+0x370>)
 8000882:	08e4      	lsrs	r4, r4, #3
 8000884:	400b      	ands	r3, r1
 8000886:	0019      	movs	r1, r3
 8000888:	075b      	lsls	r3, r3, #29
 800088a:	4323      	orrs	r3, r4
 800088c:	0572      	lsls	r2, r6, #21
 800088e:	024c      	lsls	r4, r1, #9
 8000890:	0b24      	lsrs	r4, r4, #12
 8000892:	0d52      	lsrs	r2, r2, #21
 8000894:	0512      	lsls	r2, r2, #20
 8000896:	07ed      	lsls	r5, r5, #31
 8000898:	4322      	orrs	r2, r4
 800089a:	432a      	orrs	r2, r5
 800089c:	0018      	movs	r0, r3
 800089e:	0011      	movs	r1, r2
 80008a0:	bce0      	pop	{r5, r6, r7}
 80008a2:	46ba      	mov	sl, r7
 80008a4:	46b1      	mov	r9, r6
 80008a6:	46a8      	mov	r8, r5
 80008a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008aa:	2f00      	cmp	r7, #0
 80008ac:	d048      	beq.n	8000940 <__aeabi_dadd+0x1e4>
 80008ae:	1b97      	subs	r7, r2, r6
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d000      	beq.n	80008b6 <__aeabi_dadd+0x15a>
 80008b4:	e10e      	b.n	8000ad4 <__aeabi_dadd+0x378>
 80008b6:	000c      	movs	r4, r1
 80008b8:	431c      	orrs	r4, r3
 80008ba:	d100      	bne.n	80008be <__aeabi_dadd+0x162>
 80008bc:	e1b7      	b.n	8000c2e <__aeabi_dadd+0x4d2>
 80008be:	1e7c      	subs	r4, r7, #1
 80008c0:	2f01      	cmp	r7, #1
 80008c2:	d100      	bne.n	80008c6 <__aeabi_dadd+0x16a>
 80008c4:	e226      	b.n	8000d14 <__aeabi_dadd+0x5b8>
 80008c6:	4d80      	ldr	r5, [pc, #512]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80008c8:	42af      	cmp	r7, r5
 80008ca:	d100      	bne.n	80008ce <__aeabi_dadd+0x172>
 80008cc:	e1d5      	b.n	8000c7a <__aeabi_dadd+0x51e>
 80008ce:	0027      	movs	r7, r4
 80008d0:	e107      	b.n	8000ae2 <__aeabi_dadd+0x386>
 80008d2:	2f00      	cmp	r7, #0
 80008d4:	dc00      	bgt.n	80008d8 <__aeabi_dadd+0x17c>
 80008d6:	e0b2      	b.n	8000a3e <__aeabi_dadd+0x2e2>
 80008d8:	2a00      	cmp	r2, #0
 80008da:	d047      	beq.n	800096c <__aeabi_dadd+0x210>
 80008dc:	4a7a      	ldr	r2, [pc, #488]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80008de:	4296      	cmp	r6, r2
 80008e0:	d100      	bne.n	80008e4 <__aeabi_dadd+0x188>
 80008e2:	e089      	b.n	80009f8 <__aeabi_dadd+0x29c>
 80008e4:	2280      	movs	r2, #128	; 0x80
 80008e6:	464c      	mov	r4, r9
 80008e8:	0412      	lsls	r2, r2, #16
 80008ea:	4314      	orrs	r4, r2
 80008ec:	46a1      	mov	r9, r4
 80008ee:	2f38      	cmp	r7, #56	; 0x38
 80008f0:	dc6b      	bgt.n	80009ca <__aeabi_dadd+0x26e>
 80008f2:	2f1f      	cmp	r7, #31
 80008f4:	dc00      	bgt.n	80008f8 <__aeabi_dadd+0x19c>
 80008f6:	e16e      	b.n	8000bd6 <__aeabi_dadd+0x47a>
 80008f8:	003a      	movs	r2, r7
 80008fa:	4648      	mov	r0, r9
 80008fc:	3a20      	subs	r2, #32
 80008fe:	40d0      	lsrs	r0, r2
 8000900:	4684      	mov	ip, r0
 8000902:	2f20      	cmp	r7, #32
 8000904:	d007      	beq.n	8000916 <__aeabi_dadd+0x1ba>
 8000906:	2240      	movs	r2, #64	; 0x40
 8000908:	4648      	mov	r0, r9
 800090a:	1bd2      	subs	r2, r2, r7
 800090c:	4090      	lsls	r0, r2
 800090e:	0002      	movs	r2, r0
 8000910:	4640      	mov	r0, r8
 8000912:	4310      	orrs	r0, r2
 8000914:	4680      	mov	r8, r0
 8000916:	4640      	mov	r0, r8
 8000918:	1e42      	subs	r2, r0, #1
 800091a:	4190      	sbcs	r0, r2
 800091c:	4662      	mov	r2, ip
 800091e:	0004      	movs	r4, r0
 8000920:	4314      	orrs	r4, r2
 8000922:	e057      	b.n	80009d4 <__aeabi_dadd+0x278>
 8000924:	464a      	mov	r2, r9
 8000926:	4302      	orrs	r2, r0
 8000928:	d100      	bne.n	800092c <__aeabi_dadd+0x1d0>
 800092a:	e103      	b.n	8000b34 <__aeabi_dadd+0x3d8>
 800092c:	1e7a      	subs	r2, r7, #1
 800092e:	2f01      	cmp	r7, #1
 8000930:	d100      	bne.n	8000934 <__aeabi_dadd+0x1d8>
 8000932:	e193      	b.n	8000c5c <__aeabi_dadd+0x500>
 8000934:	4c64      	ldr	r4, [pc, #400]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000936:	42a7      	cmp	r7, r4
 8000938:	d100      	bne.n	800093c <__aeabi_dadd+0x1e0>
 800093a:	e18a      	b.n	8000c52 <__aeabi_dadd+0x4f6>
 800093c:	0017      	movs	r7, r2
 800093e:	e73b      	b.n	80007b8 <__aeabi_dadd+0x5c>
 8000940:	4c63      	ldr	r4, [pc, #396]	; (8000ad0 <__aeabi_dadd+0x374>)
 8000942:	1c72      	adds	r2, r6, #1
 8000944:	4222      	tst	r2, r4
 8000946:	d000      	beq.n	800094a <__aeabi_dadd+0x1ee>
 8000948:	e0e0      	b.n	8000b0c <__aeabi_dadd+0x3b0>
 800094a:	000a      	movs	r2, r1
 800094c:	431a      	orrs	r2, r3
 800094e:	2e00      	cmp	r6, #0
 8000950:	d000      	beq.n	8000954 <__aeabi_dadd+0x1f8>
 8000952:	e174      	b.n	8000c3e <__aeabi_dadd+0x4e2>
 8000954:	2a00      	cmp	r2, #0
 8000956:	d100      	bne.n	800095a <__aeabi_dadd+0x1fe>
 8000958:	e1d0      	b.n	8000cfc <__aeabi_dadd+0x5a0>
 800095a:	464a      	mov	r2, r9
 800095c:	4302      	orrs	r2, r0
 800095e:	d000      	beq.n	8000962 <__aeabi_dadd+0x206>
 8000960:	e1e3      	b.n	8000d2a <__aeabi_dadd+0x5ce>
 8000962:	074a      	lsls	r2, r1, #29
 8000964:	08db      	lsrs	r3, r3, #3
 8000966:	4313      	orrs	r3, r2
 8000968:	08c9      	lsrs	r1, r1, #3
 800096a:	e029      	b.n	80009c0 <__aeabi_dadd+0x264>
 800096c:	464a      	mov	r2, r9
 800096e:	4302      	orrs	r2, r0
 8000970:	d100      	bne.n	8000974 <__aeabi_dadd+0x218>
 8000972:	e17d      	b.n	8000c70 <__aeabi_dadd+0x514>
 8000974:	1e7a      	subs	r2, r7, #1
 8000976:	2f01      	cmp	r7, #1
 8000978:	d100      	bne.n	800097c <__aeabi_dadd+0x220>
 800097a:	e0e0      	b.n	8000b3e <__aeabi_dadd+0x3e2>
 800097c:	4c52      	ldr	r4, [pc, #328]	; (8000ac8 <__aeabi_dadd+0x36c>)
 800097e:	42a7      	cmp	r7, r4
 8000980:	d100      	bne.n	8000984 <__aeabi_dadd+0x228>
 8000982:	e166      	b.n	8000c52 <__aeabi_dadd+0x4f6>
 8000984:	0017      	movs	r7, r2
 8000986:	e7b2      	b.n	80008ee <__aeabi_dadd+0x192>
 8000988:	0010      	movs	r0, r2
 800098a:	3b1f      	subs	r3, #31
 800098c:	40d8      	lsrs	r0, r3
 800098e:	2920      	cmp	r1, #32
 8000990:	d003      	beq.n	800099a <__aeabi_dadd+0x23e>
 8000992:	2340      	movs	r3, #64	; 0x40
 8000994:	1a5b      	subs	r3, r3, r1
 8000996:	409a      	lsls	r2, r3
 8000998:	4314      	orrs	r4, r2
 800099a:	1e63      	subs	r3, r4, #1
 800099c:	419c      	sbcs	r4, r3
 800099e:	2300      	movs	r3, #0
 80009a0:	2600      	movs	r6, #0
 80009a2:	469a      	mov	sl, r3
 80009a4:	4304      	orrs	r4, r0
 80009a6:	0763      	lsls	r3, r4, #29
 80009a8:	d000      	beq.n	80009ac <__aeabi_dadd+0x250>
 80009aa:	e755      	b.n	8000858 <__aeabi_dadd+0xfc>
 80009ac:	4652      	mov	r2, sl
 80009ae:	08e3      	lsrs	r3, r4, #3
 80009b0:	0752      	lsls	r2, r2, #29
 80009b2:	4313      	orrs	r3, r2
 80009b4:	4652      	mov	r2, sl
 80009b6:	0037      	movs	r7, r6
 80009b8:	08d1      	lsrs	r1, r2, #3
 80009ba:	4a43      	ldr	r2, [pc, #268]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80009bc:	4297      	cmp	r7, r2
 80009be:	d01f      	beq.n	8000a00 <__aeabi_dadd+0x2a4>
 80009c0:	0309      	lsls	r1, r1, #12
 80009c2:	057a      	lsls	r2, r7, #21
 80009c4:	0b0c      	lsrs	r4, r1, #12
 80009c6:	0d52      	lsrs	r2, r2, #21
 80009c8:	e764      	b.n	8000894 <__aeabi_dadd+0x138>
 80009ca:	4642      	mov	r2, r8
 80009cc:	464c      	mov	r4, r9
 80009ce:	4314      	orrs	r4, r2
 80009d0:	1e62      	subs	r2, r4, #1
 80009d2:	4194      	sbcs	r4, r2
 80009d4:	18e4      	adds	r4, r4, r3
 80009d6:	429c      	cmp	r4, r3
 80009d8:	4192      	sbcs	r2, r2
 80009da:	4252      	negs	r2, r2
 80009dc:	4692      	mov	sl, r2
 80009de:	448a      	add	sl, r1
 80009e0:	4653      	mov	r3, sl
 80009e2:	021b      	lsls	r3, r3, #8
 80009e4:	d5df      	bpl.n	80009a6 <__aeabi_dadd+0x24a>
 80009e6:	4b38      	ldr	r3, [pc, #224]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80009e8:	3601      	adds	r6, #1
 80009ea:	429e      	cmp	r6, r3
 80009ec:	d000      	beq.n	80009f0 <__aeabi_dadd+0x294>
 80009ee:	e0b3      	b.n	8000b58 <__aeabi_dadd+0x3fc>
 80009f0:	0032      	movs	r2, r6
 80009f2:	2400      	movs	r4, #0
 80009f4:	2300      	movs	r3, #0
 80009f6:	e74d      	b.n	8000894 <__aeabi_dadd+0x138>
 80009f8:	074a      	lsls	r2, r1, #29
 80009fa:	08db      	lsrs	r3, r3, #3
 80009fc:	4313      	orrs	r3, r2
 80009fe:	08c9      	lsrs	r1, r1, #3
 8000a00:	001a      	movs	r2, r3
 8000a02:	430a      	orrs	r2, r1
 8000a04:	d100      	bne.n	8000a08 <__aeabi_dadd+0x2ac>
 8000a06:	e200      	b.n	8000e0a <__aeabi_dadd+0x6ae>
 8000a08:	2480      	movs	r4, #128	; 0x80
 8000a0a:	0324      	lsls	r4, r4, #12
 8000a0c:	430c      	orrs	r4, r1
 8000a0e:	0324      	lsls	r4, r4, #12
 8000a10:	4a2d      	ldr	r2, [pc, #180]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000a12:	0b24      	lsrs	r4, r4, #12
 8000a14:	e73e      	b.n	8000894 <__aeabi_dadd+0x138>
 8000a16:	0020      	movs	r0, r4
 8000a18:	f001 fd6e 	bl	80024f8 <__clzsi2>
 8000a1c:	0003      	movs	r3, r0
 8000a1e:	3318      	adds	r3, #24
 8000a20:	2b1f      	cmp	r3, #31
 8000a22:	dc00      	bgt.n	8000a26 <__aeabi_dadd+0x2ca>
 8000a24:	e6f7      	b.n	8000816 <__aeabi_dadd+0xba>
 8000a26:	0022      	movs	r2, r4
 8000a28:	3808      	subs	r0, #8
 8000a2a:	4082      	lsls	r2, r0
 8000a2c:	2400      	movs	r4, #0
 8000a2e:	42b3      	cmp	r3, r6
 8000a30:	db00      	blt.n	8000a34 <__aeabi_dadd+0x2d8>
 8000a32:	e6fc      	b.n	800082e <__aeabi_dadd+0xd2>
 8000a34:	1af6      	subs	r6, r6, r3
 8000a36:	4b25      	ldr	r3, [pc, #148]	; (8000acc <__aeabi_dadd+0x370>)
 8000a38:	401a      	ands	r2, r3
 8000a3a:	4692      	mov	sl, r2
 8000a3c:	e70a      	b.n	8000854 <__aeabi_dadd+0xf8>
 8000a3e:	2f00      	cmp	r7, #0
 8000a40:	d02b      	beq.n	8000a9a <__aeabi_dadd+0x33e>
 8000a42:	1b97      	subs	r7, r2, r6
 8000a44:	2e00      	cmp	r6, #0
 8000a46:	d100      	bne.n	8000a4a <__aeabi_dadd+0x2ee>
 8000a48:	e0b8      	b.n	8000bbc <__aeabi_dadd+0x460>
 8000a4a:	4c1f      	ldr	r4, [pc, #124]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000a4c:	42a2      	cmp	r2, r4
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_dadd+0x2f6>
 8000a50:	e11c      	b.n	8000c8c <__aeabi_dadd+0x530>
 8000a52:	2480      	movs	r4, #128	; 0x80
 8000a54:	0424      	lsls	r4, r4, #16
 8000a56:	4321      	orrs	r1, r4
 8000a58:	2f38      	cmp	r7, #56	; 0x38
 8000a5a:	dd00      	ble.n	8000a5e <__aeabi_dadd+0x302>
 8000a5c:	e11e      	b.n	8000c9c <__aeabi_dadd+0x540>
 8000a5e:	2f1f      	cmp	r7, #31
 8000a60:	dd00      	ble.n	8000a64 <__aeabi_dadd+0x308>
 8000a62:	e19e      	b.n	8000da2 <__aeabi_dadd+0x646>
 8000a64:	2620      	movs	r6, #32
 8000a66:	000c      	movs	r4, r1
 8000a68:	1bf6      	subs	r6, r6, r7
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	40b3      	lsls	r3, r6
 8000a6e:	40b4      	lsls	r4, r6
 8000a70:	40f8      	lsrs	r0, r7
 8000a72:	1e5e      	subs	r6, r3, #1
 8000a74:	41b3      	sbcs	r3, r6
 8000a76:	40f9      	lsrs	r1, r7
 8000a78:	4304      	orrs	r4, r0
 8000a7a:	431c      	orrs	r4, r3
 8000a7c:	4489      	add	r9, r1
 8000a7e:	4444      	add	r4, r8
 8000a80:	4544      	cmp	r4, r8
 8000a82:	419b      	sbcs	r3, r3
 8000a84:	425b      	negs	r3, r3
 8000a86:	444b      	add	r3, r9
 8000a88:	469a      	mov	sl, r3
 8000a8a:	0016      	movs	r6, r2
 8000a8c:	e7a8      	b.n	80009e0 <__aeabi_dadd+0x284>
 8000a8e:	4642      	mov	r2, r8
 8000a90:	464c      	mov	r4, r9
 8000a92:	4314      	orrs	r4, r2
 8000a94:	1e62      	subs	r2, r4, #1
 8000a96:	4194      	sbcs	r4, r2
 8000a98:	e6a6      	b.n	80007e8 <__aeabi_dadd+0x8c>
 8000a9a:	4c0d      	ldr	r4, [pc, #52]	; (8000ad0 <__aeabi_dadd+0x374>)
 8000a9c:	1c72      	adds	r2, r6, #1
 8000a9e:	4222      	tst	r2, r4
 8000aa0:	d000      	beq.n	8000aa4 <__aeabi_dadd+0x348>
 8000aa2:	e0a8      	b.n	8000bf6 <__aeabi_dadd+0x49a>
 8000aa4:	000a      	movs	r2, r1
 8000aa6:	431a      	orrs	r2, r3
 8000aa8:	2e00      	cmp	r6, #0
 8000aaa:	d000      	beq.n	8000aae <__aeabi_dadd+0x352>
 8000aac:	e10a      	b.n	8000cc4 <__aeabi_dadd+0x568>
 8000aae:	2a00      	cmp	r2, #0
 8000ab0:	d100      	bne.n	8000ab4 <__aeabi_dadd+0x358>
 8000ab2:	e15e      	b.n	8000d72 <__aeabi_dadd+0x616>
 8000ab4:	464a      	mov	r2, r9
 8000ab6:	4302      	orrs	r2, r0
 8000ab8:	d000      	beq.n	8000abc <__aeabi_dadd+0x360>
 8000aba:	e161      	b.n	8000d80 <__aeabi_dadd+0x624>
 8000abc:	074a      	lsls	r2, r1, #29
 8000abe:	08db      	lsrs	r3, r3, #3
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	08c9      	lsrs	r1, r1, #3
 8000ac4:	e77c      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	000007ff 	.word	0x000007ff
 8000acc:	ff7fffff 	.word	0xff7fffff
 8000ad0:	000007fe 	.word	0x000007fe
 8000ad4:	4ccf      	ldr	r4, [pc, #828]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000ad6:	42a2      	cmp	r2, r4
 8000ad8:	d100      	bne.n	8000adc <__aeabi_dadd+0x380>
 8000ada:	e0ce      	b.n	8000c7a <__aeabi_dadd+0x51e>
 8000adc:	2480      	movs	r4, #128	; 0x80
 8000ade:	0424      	lsls	r4, r4, #16
 8000ae0:	4321      	orrs	r1, r4
 8000ae2:	2f38      	cmp	r7, #56	; 0x38
 8000ae4:	dc5b      	bgt.n	8000b9e <__aeabi_dadd+0x442>
 8000ae6:	2f1f      	cmp	r7, #31
 8000ae8:	dd00      	ble.n	8000aec <__aeabi_dadd+0x390>
 8000aea:	e0dc      	b.n	8000ca6 <__aeabi_dadd+0x54a>
 8000aec:	2520      	movs	r5, #32
 8000aee:	000c      	movs	r4, r1
 8000af0:	1bed      	subs	r5, r5, r7
 8000af2:	001e      	movs	r6, r3
 8000af4:	40ab      	lsls	r3, r5
 8000af6:	40ac      	lsls	r4, r5
 8000af8:	40fe      	lsrs	r6, r7
 8000afa:	1e5d      	subs	r5, r3, #1
 8000afc:	41ab      	sbcs	r3, r5
 8000afe:	4334      	orrs	r4, r6
 8000b00:	40f9      	lsrs	r1, r7
 8000b02:	431c      	orrs	r4, r3
 8000b04:	464b      	mov	r3, r9
 8000b06:	1a5b      	subs	r3, r3, r1
 8000b08:	4699      	mov	r9, r3
 8000b0a:	e04c      	b.n	8000ba6 <__aeabi_dadd+0x44a>
 8000b0c:	464a      	mov	r2, r9
 8000b0e:	1a1c      	subs	r4, r3, r0
 8000b10:	1a88      	subs	r0, r1, r2
 8000b12:	42a3      	cmp	r3, r4
 8000b14:	4192      	sbcs	r2, r2
 8000b16:	4252      	negs	r2, r2
 8000b18:	4692      	mov	sl, r2
 8000b1a:	0002      	movs	r2, r0
 8000b1c:	4650      	mov	r0, sl
 8000b1e:	1a12      	subs	r2, r2, r0
 8000b20:	4692      	mov	sl, r2
 8000b22:	0212      	lsls	r2, r2, #8
 8000b24:	d478      	bmi.n	8000c18 <__aeabi_dadd+0x4bc>
 8000b26:	4653      	mov	r3, sl
 8000b28:	4323      	orrs	r3, r4
 8000b2a:	d000      	beq.n	8000b2e <__aeabi_dadd+0x3d2>
 8000b2c:	e66a      	b.n	8000804 <__aeabi_dadd+0xa8>
 8000b2e:	2100      	movs	r1, #0
 8000b30:	2500      	movs	r5, #0
 8000b32:	e745      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000b34:	074a      	lsls	r2, r1, #29
 8000b36:	08db      	lsrs	r3, r3, #3
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	08c9      	lsrs	r1, r1, #3
 8000b3c:	e73d      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000b3e:	181c      	adds	r4, r3, r0
 8000b40:	429c      	cmp	r4, r3
 8000b42:	419b      	sbcs	r3, r3
 8000b44:	4449      	add	r1, r9
 8000b46:	468a      	mov	sl, r1
 8000b48:	425b      	negs	r3, r3
 8000b4a:	449a      	add	sl, r3
 8000b4c:	4653      	mov	r3, sl
 8000b4e:	2601      	movs	r6, #1
 8000b50:	021b      	lsls	r3, r3, #8
 8000b52:	d400      	bmi.n	8000b56 <__aeabi_dadd+0x3fa>
 8000b54:	e727      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000b56:	2602      	movs	r6, #2
 8000b58:	4652      	mov	r2, sl
 8000b5a:	4baf      	ldr	r3, [pc, #700]	; (8000e18 <__aeabi_dadd+0x6bc>)
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	401a      	ands	r2, r3
 8000b60:	0013      	movs	r3, r2
 8000b62:	4021      	ands	r1, r4
 8000b64:	0862      	lsrs	r2, r4, #1
 8000b66:	430a      	orrs	r2, r1
 8000b68:	07dc      	lsls	r4, r3, #31
 8000b6a:	085b      	lsrs	r3, r3, #1
 8000b6c:	469a      	mov	sl, r3
 8000b6e:	4314      	orrs	r4, r2
 8000b70:	e670      	b.n	8000854 <__aeabi_dadd+0xf8>
 8000b72:	003a      	movs	r2, r7
 8000b74:	464c      	mov	r4, r9
 8000b76:	3a20      	subs	r2, #32
 8000b78:	40d4      	lsrs	r4, r2
 8000b7a:	46a4      	mov	ip, r4
 8000b7c:	2f20      	cmp	r7, #32
 8000b7e:	d007      	beq.n	8000b90 <__aeabi_dadd+0x434>
 8000b80:	2240      	movs	r2, #64	; 0x40
 8000b82:	4648      	mov	r0, r9
 8000b84:	1bd2      	subs	r2, r2, r7
 8000b86:	4090      	lsls	r0, r2
 8000b88:	0002      	movs	r2, r0
 8000b8a:	4640      	mov	r0, r8
 8000b8c:	4310      	orrs	r0, r2
 8000b8e:	4680      	mov	r8, r0
 8000b90:	4640      	mov	r0, r8
 8000b92:	1e42      	subs	r2, r0, #1
 8000b94:	4190      	sbcs	r0, r2
 8000b96:	4662      	mov	r2, ip
 8000b98:	0004      	movs	r4, r0
 8000b9a:	4314      	orrs	r4, r2
 8000b9c:	e624      	b.n	80007e8 <__aeabi_dadd+0x8c>
 8000b9e:	4319      	orrs	r1, r3
 8000ba0:	000c      	movs	r4, r1
 8000ba2:	1e63      	subs	r3, r4, #1
 8000ba4:	419c      	sbcs	r4, r3
 8000ba6:	4643      	mov	r3, r8
 8000ba8:	1b1c      	subs	r4, r3, r4
 8000baa:	45a0      	cmp	r8, r4
 8000bac:	419b      	sbcs	r3, r3
 8000bae:	4649      	mov	r1, r9
 8000bb0:	425b      	negs	r3, r3
 8000bb2:	1acb      	subs	r3, r1, r3
 8000bb4:	469a      	mov	sl, r3
 8000bb6:	4665      	mov	r5, ip
 8000bb8:	0016      	movs	r6, r2
 8000bba:	e61b      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000bbc:	000c      	movs	r4, r1
 8000bbe:	431c      	orrs	r4, r3
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_dadd+0x468>
 8000bc2:	e0c7      	b.n	8000d54 <__aeabi_dadd+0x5f8>
 8000bc4:	1e7c      	subs	r4, r7, #1
 8000bc6:	2f01      	cmp	r7, #1
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_dadd+0x470>
 8000bca:	e0f9      	b.n	8000dc0 <__aeabi_dadd+0x664>
 8000bcc:	4e91      	ldr	r6, [pc, #580]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000bce:	42b7      	cmp	r7, r6
 8000bd0:	d05c      	beq.n	8000c8c <__aeabi_dadd+0x530>
 8000bd2:	0027      	movs	r7, r4
 8000bd4:	e740      	b.n	8000a58 <__aeabi_dadd+0x2fc>
 8000bd6:	2220      	movs	r2, #32
 8000bd8:	464c      	mov	r4, r9
 8000bda:	4640      	mov	r0, r8
 8000bdc:	1bd2      	subs	r2, r2, r7
 8000bde:	4094      	lsls	r4, r2
 8000be0:	40f8      	lsrs	r0, r7
 8000be2:	4304      	orrs	r4, r0
 8000be4:	4640      	mov	r0, r8
 8000be6:	4090      	lsls	r0, r2
 8000be8:	1e42      	subs	r2, r0, #1
 8000bea:	4190      	sbcs	r0, r2
 8000bec:	464a      	mov	r2, r9
 8000bee:	40fa      	lsrs	r2, r7
 8000bf0:	4304      	orrs	r4, r0
 8000bf2:	1889      	adds	r1, r1, r2
 8000bf4:	e6ee      	b.n	80009d4 <__aeabi_dadd+0x278>
 8000bf6:	4c87      	ldr	r4, [pc, #540]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000bf8:	42a2      	cmp	r2, r4
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_dadd+0x4a2>
 8000bfc:	e6f9      	b.n	80009f2 <__aeabi_dadd+0x296>
 8000bfe:	1818      	adds	r0, r3, r0
 8000c00:	4298      	cmp	r0, r3
 8000c02:	419b      	sbcs	r3, r3
 8000c04:	4449      	add	r1, r9
 8000c06:	425b      	negs	r3, r3
 8000c08:	18cb      	adds	r3, r1, r3
 8000c0a:	07dc      	lsls	r4, r3, #31
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	085b      	lsrs	r3, r3, #1
 8000c10:	469a      	mov	sl, r3
 8000c12:	0016      	movs	r6, r2
 8000c14:	4304      	orrs	r4, r0
 8000c16:	e6c6      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000c18:	4642      	mov	r2, r8
 8000c1a:	1ad4      	subs	r4, r2, r3
 8000c1c:	45a0      	cmp	r8, r4
 8000c1e:	4180      	sbcs	r0, r0
 8000c20:	464b      	mov	r3, r9
 8000c22:	4240      	negs	r0, r0
 8000c24:	1a59      	subs	r1, r3, r1
 8000c26:	1a0b      	subs	r3, r1, r0
 8000c28:	469a      	mov	sl, r3
 8000c2a:	4665      	mov	r5, ip
 8000c2c:	e5ea      	b.n	8000804 <__aeabi_dadd+0xa8>
 8000c2e:	464b      	mov	r3, r9
 8000c30:	464a      	mov	r2, r9
 8000c32:	08c0      	lsrs	r0, r0, #3
 8000c34:	075b      	lsls	r3, r3, #29
 8000c36:	4665      	mov	r5, ip
 8000c38:	4303      	orrs	r3, r0
 8000c3a:	08d1      	lsrs	r1, r2, #3
 8000c3c:	e6bd      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000c3e:	2a00      	cmp	r2, #0
 8000c40:	d000      	beq.n	8000c44 <__aeabi_dadd+0x4e8>
 8000c42:	e08e      	b.n	8000d62 <__aeabi_dadd+0x606>
 8000c44:	464b      	mov	r3, r9
 8000c46:	4303      	orrs	r3, r0
 8000c48:	d117      	bne.n	8000c7a <__aeabi_dadd+0x51e>
 8000c4a:	2180      	movs	r1, #128	; 0x80
 8000c4c:	2500      	movs	r5, #0
 8000c4e:	0309      	lsls	r1, r1, #12
 8000c50:	e6da      	b.n	8000a08 <__aeabi_dadd+0x2ac>
 8000c52:	074a      	lsls	r2, r1, #29
 8000c54:	08db      	lsrs	r3, r3, #3
 8000c56:	4313      	orrs	r3, r2
 8000c58:	08c9      	lsrs	r1, r1, #3
 8000c5a:	e6d1      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000c5c:	1a1c      	subs	r4, r3, r0
 8000c5e:	464a      	mov	r2, r9
 8000c60:	42a3      	cmp	r3, r4
 8000c62:	419b      	sbcs	r3, r3
 8000c64:	1a89      	subs	r1, r1, r2
 8000c66:	425b      	negs	r3, r3
 8000c68:	1acb      	subs	r3, r1, r3
 8000c6a:	469a      	mov	sl, r3
 8000c6c:	2601      	movs	r6, #1
 8000c6e:	e5c1      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000c70:	074a      	lsls	r2, r1, #29
 8000c72:	08db      	lsrs	r3, r3, #3
 8000c74:	4313      	orrs	r3, r2
 8000c76:	08c9      	lsrs	r1, r1, #3
 8000c78:	e69f      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000c7a:	4643      	mov	r3, r8
 8000c7c:	08d8      	lsrs	r0, r3, #3
 8000c7e:	464b      	mov	r3, r9
 8000c80:	464a      	mov	r2, r9
 8000c82:	075b      	lsls	r3, r3, #29
 8000c84:	4665      	mov	r5, ip
 8000c86:	4303      	orrs	r3, r0
 8000c88:	08d1      	lsrs	r1, r2, #3
 8000c8a:	e6b9      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000c8c:	4643      	mov	r3, r8
 8000c8e:	08d8      	lsrs	r0, r3, #3
 8000c90:	464b      	mov	r3, r9
 8000c92:	464a      	mov	r2, r9
 8000c94:	075b      	lsls	r3, r3, #29
 8000c96:	4303      	orrs	r3, r0
 8000c98:	08d1      	lsrs	r1, r2, #3
 8000c9a:	e6b1      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000c9c:	4319      	orrs	r1, r3
 8000c9e:	000c      	movs	r4, r1
 8000ca0:	1e63      	subs	r3, r4, #1
 8000ca2:	419c      	sbcs	r4, r3
 8000ca4:	e6eb      	b.n	8000a7e <__aeabi_dadd+0x322>
 8000ca6:	003c      	movs	r4, r7
 8000ca8:	000d      	movs	r5, r1
 8000caa:	3c20      	subs	r4, #32
 8000cac:	40e5      	lsrs	r5, r4
 8000cae:	2f20      	cmp	r7, #32
 8000cb0:	d003      	beq.n	8000cba <__aeabi_dadd+0x55e>
 8000cb2:	2440      	movs	r4, #64	; 0x40
 8000cb4:	1be4      	subs	r4, r4, r7
 8000cb6:	40a1      	lsls	r1, r4
 8000cb8:	430b      	orrs	r3, r1
 8000cba:	001c      	movs	r4, r3
 8000cbc:	1e63      	subs	r3, r4, #1
 8000cbe:	419c      	sbcs	r4, r3
 8000cc0:	432c      	orrs	r4, r5
 8000cc2:	e770      	b.n	8000ba6 <__aeabi_dadd+0x44a>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	d0e1      	beq.n	8000c8c <__aeabi_dadd+0x530>
 8000cc8:	464a      	mov	r2, r9
 8000cca:	4302      	orrs	r2, r0
 8000ccc:	d0c1      	beq.n	8000c52 <__aeabi_dadd+0x4f6>
 8000cce:	074a      	lsls	r2, r1, #29
 8000cd0:	08db      	lsrs	r3, r3, #3
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	2280      	movs	r2, #128	; 0x80
 8000cd6:	08c9      	lsrs	r1, r1, #3
 8000cd8:	0312      	lsls	r2, r2, #12
 8000cda:	4211      	tst	r1, r2
 8000cdc:	d008      	beq.n	8000cf0 <__aeabi_dadd+0x594>
 8000cde:	4648      	mov	r0, r9
 8000ce0:	08c4      	lsrs	r4, r0, #3
 8000ce2:	4214      	tst	r4, r2
 8000ce4:	d104      	bne.n	8000cf0 <__aeabi_dadd+0x594>
 8000ce6:	4643      	mov	r3, r8
 8000ce8:	0021      	movs	r1, r4
 8000cea:	08db      	lsrs	r3, r3, #3
 8000cec:	0742      	lsls	r2, r0, #29
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	0f5a      	lsrs	r2, r3, #29
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	0752      	lsls	r2, r2, #29
 8000cf6:	08db      	lsrs	r3, r3, #3
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	e681      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000cfc:	464b      	mov	r3, r9
 8000cfe:	4303      	orrs	r3, r0
 8000d00:	d100      	bne.n	8000d04 <__aeabi_dadd+0x5a8>
 8000d02:	e714      	b.n	8000b2e <__aeabi_dadd+0x3d2>
 8000d04:	464b      	mov	r3, r9
 8000d06:	464a      	mov	r2, r9
 8000d08:	08c0      	lsrs	r0, r0, #3
 8000d0a:	075b      	lsls	r3, r3, #29
 8000d0c:	4665      	mov	r5, ip
 8000d0e:	4303      	orrs	r3, r0
 8000d10:	08d1      	lsrs	r1, r2, #3
 8000d12:	e655      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000d14:	1ac4      	subs	r4, r0, r3
 8000d16:	45a0      	cmp	r8, r4
 8000d18:	4180      	sbcs	r0, r0
 8000d1a:	464b      	mov	r3, r9
 8000d1c:	4240      	negs	r0, r0
 8000d1e:	1a59      	subs	r1, r3, r1
 8000d20:	1a0b      	subs	r3, r1, r0
 8000d22:	469a      	mov	sl, r3
 8000d24:	4665      	mov	r5, ip
 8000d26:	2601      	movs	r6, #1
 8000d28:	e564      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000d2a:	1a1c      	subs	r4, r3, r0
 8000d2c:	464a      	mov	r2, r9
 8000d2e:	42a3      	cmp	r3, r4
 8000d30:	4180      	sbcs	r0, r0
 8000d32:	1a8a      	subs	r2, r1, r2
 8000d34:	4240      	negs	r0, r0
 8000d36:	1a12      	subs	r2, r2, r0
 8000d38:	4692      	mov	sl, r2
 8000d3a:	0212      	lsls	r2, r2, #8
 8000d3c:	d549      	bpl.n	8000dd2 <__aeabi_dadd+0x676>
 8000d3e:	4642      	mov	r2, r8
 8000d40:	1ad4      	subs	r4, r2, r3
 8000d42:	45a0      	cmp	r8, r4
 8000d44:	4180      	sbcs	r0, r0
 8000d46:	464b      	mov	r3, r9
 8000d48:	4240      	negs	r0, r0
 8000d4a:	1a59      	subs	r1, r3, r1
 8000d4c:	1a0b      	subs	r3, r1, r0
 8000d4e:	469a      	mov	sl, r3
 8000d50:	4665      	mov	r5, ip
 8000d52:	e57f      	b.n	8000854 <__aeabi_dadd+0xf8>
 8000d54:	464b      	mov	r3, r9
 8000d56:	464a      	mov	r2, r9
 8000d58:	08c0      	lsrs	r0, r0, #3
 8000d5a:	075b      	lsls	r3, r3, #29
 8000d5c:	4303      	orrs	r3, r0
 8000d5e:	08d1      	lsrs	r1, r2, #3
 8000d60:	e62b      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000d62:	464a      	mov	r2, r9
 8000d64:	08db      	lsrs	r3, r3, #3
 8000d66:	4302      	orrs	r2, r0
 8000d68:	d138      	bne.n	8000ddc <__aeabi_dadd+0x680>
 8000d6a:	074a      	lsls	r2, r1, #29
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	08c9      	lsrs	r1, r1, #3
 8000d70:	e646      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000d72:	464b      	mov	r3, r9
 8000d74:	464a      	mov	r2, r9
 8000d76:	08c0      	lsrs	r0, r0, #3
 8000d78:	075b      	lsls	r3, r3, #29
 8000d7a:	4303      	orrs	r3, r0
 8000d7c:	08d1      	lsrs	r1, r2, #3
 8000d7e:	e61f      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000d80:	181c      	adds	r4, r3, r0
 8000d82:	429c      	cmp	r4, r3
 8000d84:	419b      	sbcs	r3, r3
 8000d86:	4449      	add	r1, r9
 8000d88:	468a      	mov	sl, r1
 8000d8a:	425b      	negs	r3, r3
 8000d8c:	449a      	add	sl, r3
 8000d8e:	4653      	mov	r3, sl
 8000d90:	021b      	lsls	r3, r3, #8
 8000d92:	d400      	bmi.n	8000d96 <__aeabi_dadd+0x63a>
 8000d94:	e607      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000d96:	4652      	mov	r2, sl
 8000d98:	4b1f      	ldr	r3, [pc, #124]	; (8000e18 <__aeabi_dadd+0x6bc>)
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	4692      	mov	sl, r2
 8000da0:	e601      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000da2:	003c      	movs	r4, r7
 8000da4:	000e      	movs	r6, r1
 8000da6:	3c20      	subs	r4, #32
 8000da8:	40e6      	lsrs	r6, r4
 8000daa:	2f20      	cmp	r7, #32
 8000dac:	d003      	beq.n	8000db6 <__aeabi_dadd+0x65a>
 8000dae:	2440      	movs	r4, #64	; 0x40
 8000db0:	1be4      	subs	r4, r4, r7
 8000db2:	40a1      	lsls	r1, r4
 8000db4:	430b      	orrs	r3, r1
 8000db6:	001c      	movs	r4, r3
 8000db8:	1e63      	subs	r3, r4, #1
 8000dba:	419c      	sbcs	r4, r3
 8000dbc:	4334      	orrs	r4, r6
 8000dbe:	e65e      	b.n	8000a7e <__aeabi_dadd+0x322>
 8000dc0:	4443      	add	r3, r8
 8000dc2:	4283      	cmp	r3, r0
 8000dc4:	4180      	sbcs	r0, r0
 8000dc6:	4449      	add	r1, r9
 8000dc8:	468a      	mov	sl, r1
 8000dca:	4240      	negs	r0, r0
 8000dcc:	001c      	movs	r4, r3
 8000dce:	4482      	add	sl, r0
 8000dd0:	e6bc      	b.n	8000b4c <__aeabi_dadd+0x3f0>
 8000dd2:	4653      	mov	r3, sl
 8000dd4:	4323      	orrs	r3, r4
 8000dd6:	d100      	bne.n	8000dda <__aeabi_dadd+0x67e>
 8000dd8:	e6a9      	b.n	8000b2e <__aeabi_dadd+0x3d2>
 8000dda:	e5e4      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000ddc:	074a      	lsls	r2, r1, #29
 8000dde:	4313      	orrs	r3, r2
 8000de0:	2280      	movs	r2, #128	; 0x80
 8000de2:	08c9      	lsrs	r1, r1, #3
 8000de4:	0312      	lsls	r2, r2, #12
 8000de6:	4211      	tst	r1, r2
 8000de8:	d009      	beq.n	8000dfe <__aeabi_dadd+0x6a2>
 8000dea:	4648      	mov	r0, r9
 8000dec:	08c4      	lsrs	r4, r0, #3
 8000dee:	4214      	tst	r4, r2
 8000df0:	d105      	bne.n	8000dfe <__aeabi_dadd+0x6a2>
 8000df2:	4643      	mov	r3, r8
 8000df4:	4665      	mov	r5, ip
 8000df6:	0021      	movs	r1, r4
 8000df8:	08db      	lsrs	r3, r3, #3
 8000dfa:	0742      	lsls	r2, r0, #29
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	0f5a      	lsrs	r2, r3, #29
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	08db      	lsrs	r3, r3, #3
 8000e04:	0752      	lsls	r2, r2, #29
 8000e06:	4313      	orrs	r3, r2
 8000e08:	e5fa      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	4a01      	ldr	r2, [pc, #4]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000e0e:	001c      	movs	r4, r3
 8000e10:	e540      	b.n	8000894 <__aeabi_dadd+0x138>
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	000007ff 	.word	0x000007ff
 8000e18:	ff7fffff 	.word	0xff7fffff

08000e1c <__aeabi_ddiv>:
 8000e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e1e:	4657      	mov	r7, sl
 8000e20:	464e      	mov	r6, r9
 8000e22:	4645      	mov	r5, r8
 8000e24:	46de      	mov	lr, fp
 8000e26:	b5e0      	push	{r5, r6, r7, lr}
 8000e28:	030c      	lsls	r4, r1, #12
 8000e2a:	001f      	movs	r7, r3
 8000e2c:	004b      	lsls	r3, r1, #1
 8000e2e:	4681      	mov	r9, r0
 8000e30:	4692      	mov	sl, r2
 8000e32:	0005      	movs	r5, r0
 8000e34:	b085      	sub	sp, #20
 8000e36:	0b24      	lsrs	r4, r4, #12
 8000e38:	0d5b      	lsrs	r3, r3, #21
 8000e3a:	0fce      	lsrs	r6, r1, #31
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_ddiv+0x26>
 8000e40:	e152      	b.n	80010e8 <__aeabi_ddiv+0x2cc>
 8000e42:	4ad2      	ldr	r2, [pc, #840]	; (800118c <__aeabi_ddiv+0x370>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d100      	bne.n	8000e4a <__aeabi_ddiv+0x2e>
 8000e48:	e16e      	b.n	8001128 <__aeabi_ddiv+0x30c>
 8000e4a:	0f42      	lsrs	r2, r0, #29
 8000e4c:	00e4      	lsls	r4, r4, #3
 8000e4e:	4314      	orrs	r4, r2
 8000e50:	2280      	movs	r2, #128	; 0x80
 8000e52:	0412      	lsls	r2, r2, #16
 8000e54:	4322      	orrs	r2, r4
 8000e56:	4690      	mov	r8, r2
 8000e58:	4acd      	ldr	r2, [pc, #820]	; (8001190 <__aeabi_ddiv+0x374>)
 8000e5a:	00c5      	lsls	r5, r0, #3
 8000e5c:	4693      	mov	fp, r2
 8000e5e:	449b      	add	fp, r3
 8000e60:	2300      	movs	r3, #0
 8000e62:	4699      	mov	r9, r3
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	033c      	lsls	r4, r7, #12
 8000e68:	007b      	lsls	r3, r7, #1
 8000e6a:	4650      	mov	r0, sl
 8000e6c:	0b24      	lsrs	r4, r4, #12
 8000e6e:	0d5b      	lsrs	r3, r3, #21
 8000e70:	0fff      	lsrs	r7, r7, #31
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d100      	bne.n	8000e78 <__aeabi_ddiv+0x5c>
 8000e76:	e11a      	b.n	80010ae <__aeabi_ddiv+0x292>
 8000e78:	4ac4      	ldr	r2, [pc, #784]	; (800118c <__aeabi_ddiv+0x370>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d100      	bne.n	8000e80 <__aeabi_ddiv+0x64>
 8000e7e:	e15e      	b.n	800113e <__aeabi_ddiv+0x322>
 8000e80:	0f42      	lsrs	r2, r0, #29
 8000e82:	00e4      	lsls	r4, r4, #3
 8000e84:	4322      	orrs	r2, r4
 8000e86:	2480      	movs	r4, #128	; 0x80
 8000e88:	0424      	lsls	r4, r4, #16
 8000e8a:	4314      	orrs	r4, r2
 8000e8c:	4ac0      	ldr	r2, [pc, #768]	; (8001190 <__aeabi_ddiv+0x374>)
 8000e8e:	00c1      	lsls	r1, r0, #3
 8000e90:	4694      	mov	ip, r2
 8000e92:	465a      	mov	r2, fp
 8000e94:	4463      	add	r3, ip
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	469b      	mov	fp, r3
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	0033      	movs	r3, r6
 8000e9e:	407b      	eors	r3, r7
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	2b0f      	cmp	r3, #15
 8000ea6:	d827      	bhi.n	8000ef8 <__aeabi_ddiv+0xdc>
 8000ea8:	4aba      	ldr	r2, [pc, #744]	; (8001194 <__aeabi_ddiv+0x378>)
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	58d3      	ldr	r3, [r2, r3]
 8000eae:	469f      	mov	pc, r3
 8000eb0:	46b2      	mov	sl, r6
 8000eb2:	9b00      	ldr	r3, [sp, #0]
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d016      	beq.n	8000ee6 <__aeabi_ddiv+0xca>
 8000eb8:	2b03      	cmp	r3, #3
 8000eba:	d100      	bne.n	8000ebe <__aeabi_ddiv+0xa2>
 8000ebc:	e287      	b.n	80013ce <__aeabi_ddiv+0x5b2>
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d000      	beq.n	8000ec4 <__aeabi_ddiv+0xa8>
 8000ec2:	e0d5      	b.n	8001070 <__aeabi_ddiv+0x254>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2500      	movs	r5, #0
 8000eca:	051b      	lsls	r3, r3, #20
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	4652      	mov	r2, sl
 8000ed0:	07d2      	lsls	r2, r2, #31
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	0028      	movs	r0, r5
 8000ed6:	0019      	movs	r1, r3
 8000ed8:	b005      	add	sp, #20
 8000eda:	bcf0      	pop	{r4, r5, r6, r7}
 8000edc:	46bb      	mov	fp, r7
 8000ede:	46b2      	mov	sl, r6
 8000ee0:	46a9      	mov	r9, r5
 8000ee2:	46a0      	mov	r8, r4
 8000ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2500      	movs	r5, #0
 8000eea:	4ba8      	ldr	r3, [pc, #672]	; (800118c <__aeabi_ddiv+0x370>)
 8000eec:	e7ed      	b.n	8000eca <__aeabi_ddiv+0xae>
 8000eee:	46ba      	mov	sl, r7
 8000ef0:	46a0      	mov	r8, r4
 8000ef2:	000d      	movs	r5, r1
 8000ef4:	9000      	str	r0, [sp, #0]
 8000ef6:	e7dc      	b.n	8000eb2 <__aeabi_ddiv+0x96>
 8000ef8:	4544      	cmp	r4, r8
 8000efa:	d200      	bcs.n	8000efe <__aeabi_ddiv+0xe2>
 8000efc:	e1c4      	b.n	8001288 <__aeabi_ddiv+0x46c>
 8000efe:	d100      	bne.n	8000f02 <__aeabi_ddiv+0xe6>
 8000f00:	e1bf      	b.n	8001282 <__aeabi_ddiv+0x466>
 8000f02:	2301      	movs	r3, #1
 8000f04:	425b      	negs	r3, r3
 8000f06:	469c      	mov	ip, r3
 8000f08:	002e      	movs	r6, r5
 8000f0a:	4640      	mov	r0, r8
 8000f0c:	2500      	movs	r5, #0
 8000f0e:	44e3      	add	fp, ip
 8000f10:	0223      	lsls	r3, r4, #8
 8000f12:	0e0c      	lsrs	r4, r1, #24
 8000f14:	431c      	orrs	r4, r3
 8000f16:	0c1b      	lsrs	r3, r3, #16
 8000f18:	4699      	mov	r9, r3
 8000f1a:	0423      	lsls	r3, r4, #16
 8000f1c:	020a      	lsls	r2, r1, #8
 8000f1e:	0c1f      	lsrs	r7, r3, #16
 8000f20:	4649      	mov	r1, r9
 8000f22:	9200      	str	r2, [sp, #0]
 8000f24:	9701      	str	r7, [sp, #4]
 8000f26:	f7ff f98f 	bl	8000248 <__aeabi_uidivmod>
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	437a      	muls	r2, r7
 8000f2e:	040b      	lsls	r3, r1, #16
 8000f30:	0c31      	lsrs	r1, r6, #16
 8000f32:	4680      	mov	r8, r0
 8000f34:	4319      	orrs	r1, r3
 8000f36:	428a      	cmp	r2, r1
 8000f38:	d907      	bls.n	8000f4a <__aeabi_ddiv+0x12e>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	425b      	negs	r3, r3
 8000f3e:	469c      	mov	ip, r3
 8000f40:	1909      	adds	r1, r1, r4
 8000f42:	44e0      	add	r8, ip
 8000f44:	428c      	cmp	r4, r1
 8000f46:	d800      	bhi.n	8000f4a <__aeabi_ddiv+0x12e>
 8000f48:	e201      	b.n	800134e <__aeabi_ddiv+0x532>
 8000f4a:	1a88      	subs	r0, r1, r2
 8000f4c:	4649      	mov	r1, r9
 8000f4e:	f7ff f97b 	bl	8000248 <__aeabi_uidivmod>
 8000f52:	9a01      	ldr	r2, [sp, #4]
 8000f54:	0436      	lsls	r6, r6, #16
 8000f56:	4342      	muls	r2, r0
 8000f58:	0409      	lsls	r1, r1, #16
 8000f5a:	0c36      	lsrs	r6, r6, #16
 8000f5c:	0003      	movs	r3, r0
 8000f5e:	430e      	orrs	r6, r1
 8000f60:	42b2      	cmp	r2, r6
 8000f62:	d904      	bls.n	8000f6e <__aeabi_ddiv+0x152>
 8000f64:	1936      	adds	r6, r6, r4
 8000f66:	3b01      	subs	r3, #1
 8000f68:	42b4      	cmp	r4, r6
 8000f6a:	d800      	bhi.n	8000f6e <__aeabi_ddiv+0x152>
 8000f6c:	e1e9      	b.n	8001342 <__aeabi_ddiv+0x526>
 8000f6e:	1ab0      	subs	r0, r6, r2
 8000f70:	4642      	mov	r2, r8
 8000f72:	9e00      	ldr	r6, [sp, #0]
 8000f74:	0412      	lsls	r2, r2, #16
 8000f76:	431a      	orrs	r2, r3
 8000f78:	0c33      	lsrs	r3, r6, #16
 8000f7a:	001f      	movs	r7, r3
 8000f7c:	0c11      	lsrs	r1, r2, #16
 8000f7e:	4690      	mov	r8, r2
 8000f80:	9302      	str	r3, [sp, #8]
 8000f82:	0413      	lsls	r3, r2, #16
 8000f84:	0432      	lsls	r2, r6, #16
 8000f86:	0c16      	lsrs	r6, r2, #16
 8000f88:	0032      	movs	r2, r6
 8000f8a:	0c1b      	lsrs	r3, r3, #16
 8000f8c:	435a      	muls	r2, r3
 8000f8e:	9603      	str	r6, [sp, #12]
 8000f90:	437b      	muls	r3, r7
 8000f92:	434e      	muls	r6, r1
 8000f94:	4379      	muls	r1, r7
 8000f96:	0c17      	lsrs	r7, r2, #16
 8000f98:	46bc      	mov	ip, r7
 8000f9a:	199b      	adds	r3, r3, r6
 8000f9c:	4463      	add	r3, ip
 8000f9e:	429e      	cmp	r6, r3
 8000fa0:	d903      	bls.n	8000faa <__aeabi_ddiv+0x18e>
 8000fa2:	2680      	movs	r6, #128	; 0x80
 8000fa4:	0276      	lsls	r6, r6, #9
 8000fa6:	46b4      	mov	ip, r6
 8000fa8:	4461      	add	r1, ip
 8000faa:	0c1e      	lsrs	r6, r3, #16
 8000fac:	1871      	adds	r1, r6, r1
 8000fae:	0416      	lsls	r6, r2, #16
 8000fb0:	041b      	lsls	r3, r3, #16
 8000fb2:	0c36      	lsrs	r6, r6, #16
 8000fb4:	199e      	adds	r6, r3, r6
 8000fb6:	4288      	cmp	r0, r1
 8000fb8:	d302      	bcc.n	8000fc0 <__aeabi_ddiv+0x1a4>
 8000fba:	d112      	bne.n	8000fe2 <__aeabi_ddiv+0x1c6>
 8000fbc:	42b5      	cmp	r5, r6
 8000fbe:	d210      	bcs.n	8000fe2 <__aeabi_ddiv+0x1c6>
 8000fc0:	4643      	mov	r3, r8
 8000fc2:	1e5a      	subs	r2, r3, #1
 8000fc4:	9b00      	ldr	r3, [sp, #0]
 8000fc6:	469c      	mov	ip, r3
 8000fc8:	4465      	add	r5, ip
 8000fca:	001f      	movs	r7, r3
 8000fcc:	429d      	cmp	r5, r3
 8000fce:	419b      	sbcs	r3, r3
 8000fd0:	425b      	negs	r3, r3
 8000fd2:	191b      	adds	r3, r3, r4
 8000fd4:	18c0      	adds	r0, r0, r3
 8000fd6:	4284      	cmp	r4, r0
 8000fd8:	d200      	bcs.n	8000fdc <__aeabi_ddiv+0x1c0>
 8000fda:	e19e      	b.n	800131a <__aeabi_ddiv+0x4fe>
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_ddiv+0x1c4>
 8000fde:	e199      	b.n	8001314 <__aeabi_ddiv+0x4f8>
 8000fe0:	4690      	mov	r8, r2
 8000fe2:	1bae      	subs	r6, r5, r6
 8000fe4:	42b5      	cmp	r5, r6
 8000fe6:	41ad      	sbcs	r5, r5
 8000fe8:	1a40      	subs	r0, r0, r1
 8000fea:	426d      	negs	r5, r5
 8000fec:	1b40      	subs	r0, r0, r5
 8000fee:	4284      	cmp	r4, r0
 8000ff0:	d100      	bne.n	8000ff4 <__aeabi_ddiv+0x1d8>
 8000ff2:	e1d2      	b.n	800139a <__aeabi_ddiv+0x57e>
 8000ff4:	4649      	mov	r1, r9
 8000ff6:	f7ff f927 	bl	8000248 <__aeabi_uidivmod>
 8000ffa:	9a01      	ldr	r2, [sp, #4]
 8000ffc:	040b      	lsls	r3, r1, #16
 8000ffe:	4342      	muls	r2, r0
 8001000:	0c31      	lsrs	r1, r6, #16
 8001002:	0005      	movs	r5, r0
 8001004:	4319      	orrs	r1, r3
 8001006:	428a      	cmp	r2, r1
 8001008:	d900      	bls.n	800100c <__aeabi_ddiv+0x1f0>
 800100a:	e16c      	b.n	80012e6 <__aeabi_ddiv+0x4ca>
 800100c:	1a88      	subs	r0, r1, r2
 800100e:	4649      	mov	r1, r9
 8001010:	f7ff f91a 	bl	8000248 <__aeabi_uidivmod>
 8001014:	9a01      	ldr	r2, [sp, #4]
 8001016:	0436      	lsls	r6, r6, #16
 8001018:	4342      	muls	r2, r0
 800101a:	0409      	lsls	r1, r1, #16
 800101c:	0c36      	lsrs	r6, r6, #16
 800101e:	0003      	movs	r3, r0
 8001020:	430e      	orrs	r6, r1
 8001022:	42b2      	cmp	r2, r6
 8001024:	d900      	bls.n	8001028 <__aeabi_ddiv+0x20c>
 8001026:	e153      	b.n	80012d0 <__aeabi_ddiv+0x4b4>
 8001028:	9803      	ldr	r0, [sp, #12]
 800102a:	1ab6      	subs	r6, r6, r2
 800102c:	0002      	movs	r2, r0
 800102e:	042d      	lsls	r5, r5, #16
 8001030:	431d      	orrs	r5, r3
 8001032:	9f02      	ldr	r7, [sp, #8]
 8001034:	042b      	lsls	r3, r5, #16
 8001036:	0c1b      	lsrs	r3, r3, #16
 8001038:	435a      	muls	r2, r3
 800103a:	437b      	muls	r3, r7
 800103c:	469c      	mov	ip, r3
 800103e:	0c29      	lsrs	r1, r5, #16
 8001040:	4348      	muls	r0, r1
 8001042:	0c13      	lsrs	r3, r2, #16
 8001044:	4484      	add	ip, r0
 8001046:	4463      	add	r3, ip
 8001048:	4379      	muls	r1, r7
 800104a:	4298      	cmp	r0, r3
 800104c:	d903      	bls.n	8001056 <__aeabi_ddiv+0x23a>
 800104e:	2080      	movs	r0, #128	; 0x80
 8001050:	0240      	lsls	r0, r0, #9
 8001052:	4684      	mov	ip, r0
 8001054:	4461      	add	r1, ip
 8001056:	0c18      	lsrs	r0, r3, #16
 8001058:	0412      	lsls	r2, r2, #16
 800105a:	041b      	lsls	r3, r3, #16
 800105c:	0c12      	lsrs	r2, r2, #16
 800105e:	1840      	adds	r0, r0, r1
 8001060:	189b      	adds	r3, r3, r2
 8001062:	4286      	cmp	r6, r0
 8001064:	d200      	bcs.n	8001068 <__aeabi_ddiv+0x24c>
 8001066:	e100      	b.n	800126a <__aeabi_ddiv+0x44e>
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x250>
 800106a:	e0fb      	b.n	8001264 <__aeabi_ddiv+0x448>
 800106c:	2301      	movs	r3, #1
 800106e:	431d      	orrs	r5, r3
 8001070:	4b49      	ldr	r3, [pc, #292]	; (8001198 <__aeabi_ddiv+0x37c>)
 8001072:	445b      	add	r3, fp
 8001074:	2b00      	cmp	r3, #0
 8001076:	dc00      	bgt.n	800107a <__aeabi_ddiv+0x25e>
 8001078:	e0aa      	b.n	80011d0 <__aeabi_ddiv+0x3b4>
 800107a:	076a      	lsls	r2, r5, #29
 800107c:	d000      	beq.n	8001080 <__aeabi_ddiv+0x264>
 800107e:	e13d      	b.n	80012fc <__aeabi_ddiv+0x4e0>
 8001080:	08e9      	lsrs	r1, r5, #3
 8001082:	4642      	mov	r2, r8
 8001084:	01d2      	lsls	r2, r2, #7
 8001086:	d506      	bpl.n	8001096 <__aeabi_ddiv+0x27a>
 8001088:	4642      	mov	r2, r8
 800108a:	4b44      	ldr	r3, [pc, #272]	; (800119c <__aeabi_ddiv+0x380>)
 800108c:	401a      	ands	r2, r3
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	4690      	mov	r8, r2
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	445b      	add	r3, fp
 8001096:	4a42      	ldr	r2, [pc, #264]	; (80011a0 <__aeabi_ddiv+0x384>)
 8001098:	4293      	cmp	r3, r2
 800109a:	dd00      	ble.n	800109e <__aeabi_ddiv+0x282>
 800109c:	e723      	b.n	8000ee6 <__aeabi_ddiv+0xca>
 800109e:	4642      	mov	r2, r8
 80010a0:	055b      	lsls	r3, r3, #21
 80010a2:	0755      	lsls	r5, r2, #29
 80010a4:	0252      	lsls	r2, r2, #9
 80010a6:	430d      	orrs	r5, r1
 80010a8:	0b12      	lsrs	r2, r2, #12
 80010aa:	0d5b      	lsrs	r3, r3, #21
 80010ac:	e70d      	b.n	8000eca <__aeabi_ddiv+0xae>
 80010ae:	4651      	mov	r1, sl
 80010b0:	4321      	orrs	r1, r4
 80010b2:	d100      	bne.n	80010b6 <__aeabi_ddiv+0x29a>
 80010b4:	e07c      	b.n	80011b0 <__aeabi_ddiv+0x394>
 80010b6:	2c00      	cmp	r4, #0
 80010b8:	d100      	bne.n	80010bc <__aeabi_ddiv+0x2a0>
 80010ba:	e0fb      	b.n	80012b4 <__aeabi_ddiv+0x498>
 80010bc:	0020      	movs	r0, r4
 80010be:	f001 fa1b 	bl	80024f8 <__clzsi2>
 80010c2:	0002      	movs	r2, r0
 80010c4:	3a0b      	subs	r2, #11
 80010c6:	231d      	movs	r3, #29
 80010c8:	1a9b      	subs	r3, r3, r2
 80010ca:	4652      	mov	r2, sl
 80010cc:	0001      	movs	r1, r0
 80010ce:	40da      	lsrs	r2, r3
 80010d0:	4653      	mov	r3, sl
 80010d2:	3908      	subs	r1, #8
 80010d4:	408b      	lsls	r3, r1
 80010d6:	408c      	lsls	r4, r1
 80010d8:	0019      	movs	r1, r3
 80010da:	4314      	orrs	r4, r2
 80010dc:	4b31      	ldr	r3, [pc, #196]	; (80011a4 <__aeabi_ddiv+0x388>)
 80010de:	4458      	add	r0, fp
 80010e0:	469b      	mov	fp, r3
 80010e2:	4483      	add	fp, r0
 80010e4:	2000      	movs	r0, #0
 80010e6:	e6d9      	b.n	8000e9c <__aeabi_ddiv+0x80>
 80010e8:	0003      	movs	r3, r0
 80010ea:	4323      	orrs	r3, r4
 80010ec:	4698      	mov	r8, r3
 80010ee:	d044      	beq.n	800117a <__aeabi_ddiv+0x35e>
 80010f0:	2c00      	cmp	r4, #0
 80010f2:	d100      	bne.n	80010f6 <__aeabi_ddiv+0x2da>
 80010f4:	e0cf      	b.n	8001296 <__aeabi_ddiv+0x47a>
 80010f6:	0020      	movs	r0, r4
 80010f8:	f001 f9fe 	bl	80024f8 <__clzsi2>
 80010fc:	0001      	movs	r1, r0
 80010fe:	0002      	movs	r2, r0
 8001100:	390b      	subs	r1, #11
 8001102:	231d      	movs	r3, #29
 8001104:	1a5b      	subs	r3, r3, r1
 8001106:	4649      	mov	r1, r9
 8001108:	0010      	movs	r0, r2
 800110a:	40d9      	lsrs	r1, r3
 800110c:	3808      	subs	r0, #8
 800110e:	4084      	lsls	r4, r0
 8001110:	000b      	movs	r3, r1
 8001112:	464d      	mov	r5, r9
 8001114:	4323      	orrs	r3, r4
 8001116:	4698      	mov	r8, r3
 8001118:	4085      	lsls	r5, r0
 800111a:	4b23      	ldr	r3, [pc, #140]	; (80011a8 <__aeabi_ddiv+0x38c>)
 800111c:	1a9b      	subs	r3, r3, r2
 800111e:	469b      	mov	fp, r3
 8001120:	2300      	movs	r3, #0
 8001122:	4699      	mov	r9, r3
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	e69e      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 8001128:	0002      	movs	r2, r0
 800112a:	4322      	orrs	r2, r4
 800112c:	4690      	mov	r8, r2
 800112e:	d11d      	bne.n	800116c <__aeabi_ddiv+0x350>
 8001130:	2208      	movs	r2, #8
 8001132:	469b      	mov	fp, r3
 8001134:	2302      	movs	r3, #2
 8001136:	2500      	movs	r5, #0
 8001138:	4691      	mov	r9, r2
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	e693      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 800113e:	4651      	mov	r1, sl
 8001140:	4321      	orrs	r1, r4
 8001142:	d109      	bne.n	8001158 <__aeabi_ddiv+0x33c>
 8001144:	2302      	movs	r3, #2
 8001146:	464a      	mov	r2, r9
 8001148:	431a      	orrs	r2, r3
 800114a:	4b18      	ldr	r3, [pc, #96]	; (80011ac <__aeabi_ddiv+0x390>)
 800114c:	4691      	mov	r9, r2
 800114e:	469c      	mov	ip, r3
 8001150:	2400      	movs	r4, #0
 8001152:	2002      	movs	r0, #2
 8001154:	44e3      	add	fp, ip
 8001156:	e6a1      	b.n	8000e9c <__aeabi_ddiv+0x80>
 8001158:	2303      	movs	r3, #3
 800115a:	464a      	mov	r2, r9
 800115c:	431a      	orrs	r2, r3
 800115e:	4b13      	ldr	r3, [pc, #76]	; (80011ac <__aeabi_ddiv+0x390>)
 8001160:	4691      	mov	r9, r2
 8001162:	469c      	mov	ip, r3
 8001164:	4651      	mov	r1, sl
 8001166:	2003      	movs	r0, #3
 8001168:	44e3      	add	fp, ip
 800116a:	e697      	b.n	8000e9c <__aeabi_ddiv+0x80>
 800116c:	220c      	movs	r2, #12
 800116e:	469b      	mov	fp, r3
 8001170:	2303      	movs	r3, #3
 8001172:	46a0      	mov	r8, r4
 8001174:	4691      	mov	r9, r2
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	e675      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 800117a:	2304      	movs	r3, #4
 800117c:	4699      	mov	r9, r3
 800117e:	2300      	movs	r3, #0
 8001180:	469b      	mov	fp, r3
 8001182:	3301      	adds	r3, #1
 8001184:	2500      	movs	r5, #0
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	e66d      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	000007ff 	.word	0x000007ff
 8001190:	fffffc01 	.word	0xfffffc01
 8001194:	0800ac0c 	.word	0x0800ac0c
 8001198:	000003ff 	.word	0x000003ff
 800119c:	feffffff 	.word	0xfeffffff
 80011a0:	000007fe 	.word	0x000007fe
 80011a4:	000003f3 	.word	0x000003f3
 80011a8:	fffffc0d 	.word	0xfffffc0d
 80011ac:	fffff801 	.word	0xfffff801
 80011b0:	464a      	mov	r2, r9
 80011b2:	2301      	movs	r3, #1
 80011b4:	431a      	orrs	r2, r3
 80011b6:	4691      	mov	r9, r2
 80011b8:	2400      	movs	r4, #0
 80011ba:	2001      	movs	r0, #1
 80011bc:	e66e      	b.n	8000e9c <__aeabi_ddiv+0x80>
 80011be:	2300      	movs	r3, #0
 80011c0:	2280      	movs	r2, #128	; 0x80
 80011c2:	469a      	mov	sl, r3
 80011c4:	2500      	movs	r5, #0
 80011c6:	4b88      	ldr	r3, [pc, #544]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 80011c8:	0312      	lsls	r2, r2, #12
 80011ca:	e67e      	b.n	8000eca <__aeabi_ddiv+0xae>
 80011cc:	2501      	movs	r5, #1
 80011ce:	426d      	negs	r5, r5
 80011d0:	2201      	movs	r2, #1
 80011d2:	1ad2      	subs	r2, r2, r3
 80011d4:	2a38      	cmp	r2, #56	; 0x38
 80011d6:	dd00      	ble.n	80011da <__aeabi_ddiv+0x3be>
 80011d8:	e674      	b.n	8000ec4 <__aeabi_ddiv+0xa8>
 80011da:	2a1f      	cmp	r2, #31
 80011dc:	dc00      	bgt.n	80011e0 <__aeabi_ddiv+0x3c4>
 80011de:	e0bd      	b.n	800135c <__aeabi_ddiv+0x540>
 80011e0:	211f      	movs	r1, #31
 80011e2:	4249      	negs	r1, r1
 80011e4:	1acb      	subs	r3, r1, r3
 80011e6:	4641      	mov	r1, r8
 80011e8:	40d9      	lsrs	r1, r3
 80011ea:	000b      	movs	r3, r1
 80011ec:	2a20      	cmp	r2, #32
 80011ee:	d004      	beq.n	80011fa <__aeabi_ddiv+0x3de>
 80011f0:	4641      	mov	r1, r8
 80011f2:	4a7e      	ldr	r2, [pc, #504]	; (80013ec <__aeabi_ddiv+0x5d0>)
 80011f4:	445a      	add	r2, fp
 80011f6:	4091      	lsls	r1, r2
 80011f8:	430d      	orrs	r5, r1
 80011fa:	0029      	movs	r1, r5
 80011fc:	1e4a      	subs	r2, r1, #1
 80011fe:	4191      	sbcs	r1, r2
 8001200:	4319      	orrs	r1, r3
 8001202:	2307      	movs	r3, #7
 8001204:	001d      	movs	r5, r3
 8001206:	2200      	movs	r2, #0
 8001208:	400d      	ands	r5, r1
 800120a:	420b      	tst	r3, r1
 800120c:	d100      	bne.n	8001210 <__aeabi_ddiv+0x3f4>
 800120e:	e0d0      	b.n	80013b2 <__aeabi_ddiv+0x596>
 8001210:	220f      	movs	r2, #15
 8001212:	2300      	movs	r3, #0
 8001214:	400a      	ands	r2, r1
 8001216:	2a04      	cmp	r2, #4
 8001218:	d100      	bne.n	800121c <__aeabi_ddiv+0x400>
 800121a:	e0c7      	b.n	80013ac <__aeabi_ddiv+0x590>
 800121c:	1d0a      	adds	r2, r1, #4
 800121e:	428a      	cmp	r2, r1
 8001220:	4189      	sbcs	r1, r1
 8001222:	4249      	negs	r1, r1
 8001224:	185b      	adds	r3, r3, r1
 8001226:	0011      	movs	r1, r2
 8001228:	021a      	lsls	r2, r3, #8
 800122a:	d400      	bmi.n	800122e <__aeabi_ddiv+0x412>
 800122c:	e0be      	b.n	80013ac <__aeabi_ddiv+0x590>
 800122e:	2301      	movs	r3, #1
 8001230:	2200      	movs	r2, #0
 8001232:	2500      	movs	r5, #0
 8001234:	e649      	b.n	8000eca <__aeabi_ddiv+0xae>
 8001236:	2280      	movs	r2, #128	; 0x80
 8001238:	4643      	mov	r3, r8
 800123a:	0312      	lsls	r2, r2, #12
 800123c:	4213      	tst	r3, r2
 800123e:	d008      	beq.n	8001252 <__aeabi_ddiv+0x436>
 8001240:	4214      	tst	r4, r2
 8001242:	d106      	bne.n	8001252 <__aeabi_ddiv+0x436>
 8001244:	4322      	orrs	r2, r4
 8001246:	0312      	lsls	r2, r2, #12
 8001248:	46ba      	mov	sl, r7
 800124a:	000d      	movs	r5, r1
 800124c:	4b66      	ldr	r3, [pc, #408]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 800124e:	0b12      	lsrs	r2, r2, #12
 8001250:	e63b      	b.n	8000eca <__aeabi_ddiv+0xae>
 8001252:	2280      	movs	r2, #128	; 0x80
 8001254:	4643      	mov	r3, r8
 8001256:	0312      	lsls	r2, r2, #12
 8001258:	431a      	orrs	r2, r3
 800125a:	0312      	lsls	r2, r2, #12
 800125c:	46b2      	mov	sl, r6
 800125e:	4b62      	ldr	r3, [pc, #392]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 8001260:	0b12      	lsrs	r2, r2, #12
 8001262:	e632      	b.n	8000eca <__aeabi_ddiv+0xae>
 8001264:	2b00      	cmp	r3, #0
 8001266:	d100      	bne.n	800126a <__aeabi_ddiv+0x44e>
 8001268:	e702      	b.n	8001070 <__aeabi_ddiv+0x254>
 800126a:	19a6      	adds	r6, r4, r6
 800126c:	1e6a      	subs	r2, r5, #1
 800126e:	42a6      	cmp	r6, r4
 8001270:	d200      	bcs.n	8001274 <__aeabi_ddiv+0x458>
 8001272:	e089      	b.n	8001388 <__aeabi_ddiv+0x56c>
 8001274:	4286      	cmp	r6, r0
 8001276:	d200      	bcs.n	800127a <__aeabi_ddiv+0x45e>
 8001278:	e09f      	b.n	80013ba <__aeabi_ddiv+0x59e>
 800127a:	d100      	bne.n	800127e <__aeabi_ddiv+0x462>
 800127c:	e0af      	b.n	80013de <__aeabi_ddiv+0x5c2>
 800127e:	0015      	movs	r5, r2
 8001280:	e6f4      	b.n	800106c <__aeabi_ddiv+0x250>
 8001282:	42a9      	cmp	r1, r5
 8001284:	d900      	bls.n	8001288 <__aeabi_ddiv+0x46c>
 8001286:	e63c      	b.n	8000f02 <__aeabi_ddiv+0xe6>
 8001288:	4643      	mov	r3, r8
 800128a:	07de      	lsls	r6, r3, #31
 800128c:	0858      	lsrs	r0, r3, #1
 800128e:	086b      	lsrs	r3, r5, #1
 8001290:	431e      	orrs	r6, r3
 8001292:	07ed      	lsls	r5, r5, #31
 8001294:	e63c      	b.n	8000f10 <__aeabi_ddiv+0xf4>
 8001296:	f001 f92f 	bl	80024f8 <__clzsi2>
 800129a:	0001      	movs	r1, r0
 800129c:	0002      	movs	r2, r0
 800129e:	3115      	adds	r1, #21
 80012a0:	3220      	adds	r2, #32
 80012a2:	291c      	cmp	r1, #28
 80012a4:	dc00      	bgt.n	80012a8 <__aeabi_ddiv+0x48c>
 80012a6:	e72c      	b.n	8001102 <__aeabi_ddiv+0x2e6>
 80012a8:	464b      	mov	r3, r9
 80012aa:	3808      	subs	r0, #8
 80012ac:	4083      	lsls	r3, r0
 80012ae:	2500      	movs	r5, #0
 80012b0:	4698      	mov	r8, r3
 80012b2:	e732      	b.n	800111a <__aeabi_ddiv+0x2fe>
 80012b4:	f001 f920 	bl	80024f8 <__clzsi2>
 80012b8:	0003      	movs	r3, r0
 80012ba:	001a      	movs	r2, r3
 80012bc:	3215      	adds	r2, #21
 80012be:	3020      	adds	r0, #32
 80012c0:	2a1c      	cmp	r2, #28
 80012c2:	dc00      	bgt.n	80012c6 <__aeabi_ddiv+0x4aa>
 80012c4:	e6ff      	b.n	80010c6 <__aeabi_ddiv+0x2aa>
 80012c6:	4654      	mov	r4, sl
 80012c8:	3b08      	subs	r3, #8
 80012ca:	2100      	movs	r1, #0
 80012cc:	409c      	lsls	r4, r3
 80012ce:	e705      	b.n	80010dc <__aeabi_ddiv+0x2c0>
 80012d0:	1936      	adds	r6, r6, r4
 80012d2:	3b01      	subs	r3, #1
 80012d4:	42b4      	cmp	r4, r6
 80012d6:	d900      	bls.n	80012da <__aeabi_ddiv+0x4be>
 80012d8:	e6a6      	b.n	8001028 <__aeabi_ddiv+0x20c>
 80012da:	42b2      	cmp	r2, r6
 80012dc:	d800      	bhi.n	80012e0 <__aeabi_ddiv+0x4c4>
 80012de:	e6a3      	b.n	8001028 <__aeabi_ddiv+0x20c>
 80012e0:	1e83      	subs	r3, r0, #2
 80012e2:	1936      	adds	r6, r6, r4
 80012e4:	e6a0      	b.n	8001028 <__aeabi_ddiv+0x20c>
 80012e6:	1909      	adds	r1, r1, r4
 80012e8:	3d01      	subs	r5, #1
 80012ea:	428c      	cmp	r4, r1
 80012ec:	d900      	bls.n	80012f0 <__aeabi_ddiv+0x4d4>
 80012ee:	e68d      	b.n	800100c <__aeabi_ddiv+0x1f0>
 80012f0:	428a      	cmp	r2, r1
 80012f2:	d800      	bhi.n	80012f6 <__aeabi_ddiv+0x4da>
 80012f4:	e68a      	b.n	800100c <__aeabi_ddiv+0x1f0>
 80012f6:	1e85      	subs	r5, r0, #2
 80012f8:	1909      	adds	r1, r1, r4
 80012fa:	e687      	b.n	800100c <__aeabi_ddiv+0x1f0>
 80012fc:	220f      	movs	r2, #15
 80012fe:	402a      	ands	r2, r5
 8001300:	2a04      	cmp	r2, #4
 8001302:	d100      	bne.n	8001306 <__aeabi_ddiv+0x4ea>
 8001304:	e6bc      	b.n	8001080 <__aeabi_ddiv+0x264>
 8001306:	1d29      	adds	r1, r5, #4
 8001308:	42a9      	cmp	r1, r5
 800130a:	41ad      	sbcs	r5, r5
 800130c:	426d      	negs	r5, r5
 800130e:	08c9      	lsrs	r1, r1, #3
 8001310:	44a8      	add	r8, r5
 8001312:	e6b6      	b.n	8001082 <__aeabi_ddiv+0x266>
 8001314:	42af      	cmp	r7, r5
 8001316:	d900      	bls.n	800131a <__aeabi_ddiv+0x4fe>
 8001318:	e662      	b.n	8000fe0 <__aeabi_ddiv+0x1c4>
 800131a:	4281      	cmp	r1, r0
 800131c:	d804      	bhi.n	8001328 <__aeabi_ddiv+0x50c>
 800131e:	d000      	beq.n	8001322 <__aeabi_ddiv+0x506>
 8001320:	e65e      	b.n	8000fe0 <__aeabi_ddiv+0x1c4>
 8001322:	42ae      	cmp	r6, r5
 8001324:	d800      	bhi.n	8001328 <__aeabi_ddiv+0x50c>
 8001326:	e65b      	b.n	8000fe0 <__aeabi_ddiv+0x1c4>
 8001328:	2302      	movs	r3, #2
 800132a:	425b      	negs	r3, r3
 800132c:	469c      	mov	ip, r3
 800132e:	9b00      	ldr	r3, [sp, #0]
 8001330:	44e0      	add	r8, ip
 8001332:	469c      	mov	ip, r3
 8001334:	4465      	add	r5, ip
 8001336:	429d      	cmp	r5, r3
 8001338:	419b      	sbcs	r3, r3
 800133a:	425b      	negs	r3, r3
 800133c:	191b      	adds	r3, r3, r4
 800133e:	18c0      	adds	r0, r0, r3
 8001340:	e64f      	b.n	8000fe2 <__aeabi_ddiv+0x1c6>
 8001342:	42b2      	cmp	r2, r6
 8001344:	d800      	bhi.n	8001348 <__aeabi_ddiv+0x52c>
 8001346:	e612      	b.n	8000f6e <__aeabi_ddiv+0x152>
 8001348:	1e83      	subs	r3, r0, #2
 800134a:	1936      	adds	r6, r6, r4
 800134c:	e60f      	b.n	8000f6e <__aeabi_ddiv+0x152>
 800134e:	428a      	cmp	r2, r1
 8001350:	d800      	bhi.n	8001354 <__aeabi_ddiv+0x538>
 8001352:	e5fa      	b.n	8000f4a <__aeabi_ddiv+0x12e>
 8001354:	1e83      	subs	r3, r0, #2
 8001356:	4698      	mov	r8, r3
 8001358:	1909      	adds	r1, r1, r4
 800135a:	e5f6      	b.n	8000f4a <__aeabi_ddiv+0x12e>
 800135c:	4b24      	ldr	r3, [pc, #144]	; (80013f0 <__aeabi_ddiv+0x5d4>)
 800135e:	0028      	movs	r0, r5
 8001360:	445b      	add	r3, fp
 8001362:	4641      	mov	r1, r8
 8001364:	409d      	lsls	r5, r3
 8001366:	4099      	lsls	r1, r3
 8001368:	40d0      	lsrs	r0, r2
 800136a:	1e6b      	subs	r3, r5, #1
 800136c:	419d      	sbcs	r5, r3
 800136e:	4643      	mov	r3, r8
 8001370:	4301      	orrs	r1, r0
 8001372:	4329      	orrs	r1, r5
 8001374:	40d3      	lsrs	r3, r2
 8001376:	074a      	lsls	r2, r1, #29
 8001378:	d100      	bne.n	800137c <__aeabi_ddiv+0x560>
 800137a:	e755      	b.n	8001228 <__aeabi_ddiv+0x40c>
 800137c:	220f      	movs	r2, #15
 800137e:	400a      	ands	r2, r1
 8001380:	2a04      	cmp	r2, #4
 8001382:	d000      	beq.n	8001386 <__aeabi_ddiv+0x56a>
 8001384:	e74a      	b.n	800121c <__aeabi_ddiv+0x400>
 8001386:	e74f      	b.n	8001228 <__aeabi_ddiv+0x40c>
 8001388:	0015      	movs	r5, r2
 800138a:	4286      	cmp	r6, r0
 800138c:	d000      	beq.n	8001390 <__aeabi_ddiv+0x574>
 800138e:	e66d      	b.n	800106c <__aeabi_ddiv+0x250>
 8001390:	9a00      	ldr	r2, [sp, #0]
 8001392:	429a      	cmp	r2, r3
 8001394:	d000      	beq.n	8001398 <__aeabi_ddiv+0x57c>
 8001396:	e669      	b.n	800106c <__aeabi_ddiv+0x250>
 8001398:	e66a      	b.n	8001070 <__aeabi_ddiv+0x254>
 800139a:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <__aeabi_ddiv+0x5d8>)
 800139c:	445b      	add	r3, fp
 800139e:	2b00      	cmp	r3, #0
 80013a0:	dc00      	bgt.n	80013a4 <__aeabi_ddiv+0x588>
 80013a2:	e713      	b.n	80011cc <__aeabi_ddiv+0x3b0>
 80013a4:	2501      	movs	r5, #1
 80013a6:	2100      	movs	r1, #0
 80013a8:	44a8      	add	r8, r5
 80013aa:	e66a      	b.n	8001082 <__aeabi_ddiv+0x266>
 80013ac:	075d      	lsls	r5, r3, #29
 80013ae:	025b      	lsls	r3, r3, #9
 80013b0:	0b1a      	lsrs	r2, r3, #12
 80013b2:	08c9      	lsrs	r1, r1, #3
 80013b4:	2300      	movs	r3, #0
 80013b6:	430d      	orrs	r5, r1
 80013b8:	e587      	b.n	8000eca <__aeabi_ddiv+0xae>
 80013ba:	9900      	ldr	r1, [sp, #0]
 80013bc:	3d02      	subs	r5, #2
 80013be:	004a      	lsls	r2, r1, #1
 80013c0:	428a      	cmp	r2, r1
 80013c2:	41bf      	sbcs	r7, r7
 80013c4:	427f      	negs	r7, r7
 80013c6:	193f      	adds	r7, r7, r4
 80013c8:	19f6      	adds	r6, r6, r7
 80013ca:	9200      	str	r2, [sp, #0]
 80013cc:	e7dd      	b.n	800138a <__aeabi_ddiv+0x56e>
 80013ce:	2280      	movs	r2, #128	; 0x80
 80013d0:	4643      	mov	r3, r8
 80013d2:	0312      	lsls	r2, r2, #12
 80013d4:	431a      	orrs	r2, r3
 80013d6:	0312      	lsls	r2, r2, #12
 80013d8:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 80013da:	0b12      	lsrs	r2, r2, #12
 80013dc:	e575      	b.n	8000eca <__aeabi_ddiv+0xae>
 80013de:	9900      	ldr	r1, [sp, #0]
 80013e0:	4299      	cmp	r1, r3
 80013e2:	d3ea      	bcc.n	80013ba <__aeabi_ddiv+0x59e>
 80013e4:	0015      	movs	r5, r2
 80013e6:	e7d3      	b.n	8001390 <__aeabi_ddiv+0x574>
 80013e8:	000007ff 	.word	0x000007ff
 80013ec:	0000043e 	.word	0x0000043e
 80013f0:	0000041e 	.word	0x0000041e
 80013f4:	000003ff 	.word	0x000003ff

080013f8 <__eqdf2>:
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fa:	464e      	mov	r6, r9
 80013fc:	4645      	mov	r5, r8
 80013fe:	46de      	mov	lr, fp
 8001400:	4657      	mov	r7, sl
 8001402:	4690      	mov	r8, r2
 8001404:	b5e0      	push	{r5, r6, r7, lr}
 8001406:	0017      	movs	r7, r2
 8001408:	031a      	lsls	r2, r3, #12
 800140a:	0b12      	lsrs	r2, r2, #12
 800140c:	0005      	movs	r5, r0
 800140e:	4684      	mov	ip, r0
 8001410:	4819      	ldr	r0, [pc, #100]	; (8001478 <__eqdf2+0x80>)
 8001412:	030e      	lsls	r6, r1, #12
 8001414:	004c      	lsls	r4, r1, #1
 8001416:	4691      	mov	r9, r2
 8001418:	005a      	lsls	r2, r3, #1
 800141a:	0fdb      	lsrs	r3, r3, #31
 800141c:	469b      	mov	fp, r3
 800141e:	0b36      	lsrs	r6, r6, #12
 8001420:	0d64      	lsrs	r4, r4, #21
 8001422:	0fc9      	lsrs	r1, r1, #31
 8001424:	0d52      	lsrs	r2, r2, #21
 8001426:	4284      	cmp	r4, r0
 8001428:	d019      	beq.n	800145e <__eqdf2+0x66>
 800142a:	4282      	cmp	r2, r0
 800142c:	d010      	beq.n	8001450 <__eqdf2+0x58>
 800142e:	2001      	movs	r0, #1
 8001430:	4294      	cmp	r4, r2
 8001432:	d10e      	bne.n	8001452 <__eqdf2+0x5a>
 8001434:	454e      	cmp	r6, r9
 8001436:	d10c      	bne.n	8001452 <__eqdf2+0x5a>
 8001438:	2001      	movs	r0, #1
 800143a:	45c4      	cmp	ip, r8
 800143c:	d109      	bne.n	8001452 <__eqdf2+0x5a>
 800143e:	4559      	cmp	r1, fp
 8001440:	d017      	beq.n	8001472 <__eqdf2+0x7a>
 8001442:	2c00      	cmp	r4, #0
 8001444:	d105      	bne.n	8001452 <__eqdf2+0x5a>
 8001446:	0030      	movs	r0, r6
 8001448:	4328      	orrs	r0, r5
 800144a:	1e43      	subs	r3, r0, #1
 800144c:	4198      	sbcs	r0, r3
 800144e:	e000      	b.n	8001452 <__eqdf2+0x5a>
 8001450:	2001      	movs	r0, #1
 8001452:	bcf0      	pop	{r4, r5, r6, r7}
 8001454:	46bb      	mov	fp, r7
 8001456:	46b2      	mov	sl, r6
 8001458:	46a9      	mov	r9, r5
 800145a:	46a0      	mov	r8, r4
 800145c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800145e:	0033      	movs	r3, r6
 8001460:	2001      	movs	r0, #1
 8001462:	432b      	orrs	r3, r5
 8001464:	d1f5      	bne.n	8001452 <__eqdf2+0x5a>
 8001466:	42a2      	cmp	r2, r4
 8001468:	d1f3      	bne.n	8001452 <__eqdf2+0x5a>
 800146a:	464b      	mov	r3, r9
 800146c:	433b      	orrs	r3, r7
 800146e:	d1f0      	bne.n	8001452 <__eqdf2+0x5a>
 8001470:	e7e2      	b.n	8001438 <__eqdf2+0x40>
 8001472:	2000      	movs	r0, #0
 8001474:	e7ed      	b.n	8001452 <__eqdf2+0x5a>
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	000007ff 	.word	0x000007ff

0800147c <__gedf2>:
 800147c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147e:	4647      	mov	r7, r8
 8001480:	46ce      	mov	lr, r9
 8001482:	0004      	movs	r4, r0
 8001484:	0018      	movs	r0, r3
 8001486:	0016      	movs	r6, r2
 8001488:	031b      	lsls	r3, r3, #12
 800148a:	0b1b      	lsrs	r3, r3, #12
 800148c:	4d2d      	ldr	r5, [pc, #180]	; (8001544 <__gedf2+0xc8>)
 800148e:	004a      	lsls	r2, r1, #1
 8001490:	4699      	mov	r9, r3
 8001492:	b580      	push	{r7, lr}
 8001494:	0043      	lsls	r3, r0, #1
 8001496:	030f      	lsls	r7, r1, #12
 8001498:	46a4      	mov	ip, r4
 800149a:	46b0      	mov	r8, r6
 800149c:	0b3f      	lsrs	r7, r7, #12
 800149e:	0d52      	lsrs	r2, r2, #21
 80014a0:	0fc9      	lsrs	r1, r1, #31
 80014a2:	0d5b      	lsrs	r3, r3, #21
 80014a4:	0fc0      	lsrs	r0, r0, #31
 80014a6:	42aa      	cmp	r2, r5
 80014a8:	d021      	beq.n	80014ee <__gedf2+0x72>
 80014aa:	42ab      	cmp	r3, r5
 80014ac:	d013      	beq.n	80014d6 <__gedf2+0x5a>
 80014ae:	2a00      	cmp	r2, #0
 80014b0:	d122      	bne.n	80014f8 <__gedf2+0x7c>
 80014b2:	433c      	orrs	r4, r7
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d102      	bne.n	80014be <__gedf2+0x42>
 80014b8:	464d      	mov	r5, r9
 80014ba:	432e      	orrs	r6, r5
 80014bc:	d022      	beq.n	8001504 <__gedf2+0x88>
 80014be:	2c00      	cmp	r4, #0
 80014c0:	d010      	beq.n	80014e4 <__gedf2+0x68>
 80014c2:	4281      	cmp	r1, r0
 80014c4:	d022      	beq.n	800150c <__gedf2+0x90>
 80014c6:	2002      	movs	r0, #2
 80014c8:	3901      	subs	r1, #1
 80014ca:	4008      	ands	r0, r1
 80014cc:	3801      	subs	r0, #1
 80014ce:	bcc0      	pop	{r6, r7}
 80014d0:	46b9      	mov	r9, r7
 80014d2:	46b0      	mov	r8, r6
 80014d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014d6:	464d      	mov	r5, r9
 80014d8:	432e      	orrs	r6, r5
 80014da:	d129      	bne.n	8001530 <__gedf2+0xb4>
 80014dc:	2a00      	cmp	r2, #0
 80014de:	d1f0      	bne.n	80014c2 <__gedf2+0x46>
 80014e0:	433c      	orrs	r4, r7
 80014e2:	d1ee      	bne.n	80014c2 <__gedf2+0x46>
 80014e4:	2800      	cmp	r0, #0
 80014e6:	d1f2      	bne.n	80014ce <__gedf2+0x52>
 80014e8:	2001      	movs	r0, #1
 80014ea:	4240      	negs	r0, r0
 80014ec:	e7ef      	b.n	80014ce <__gedf2+0x52>
 80014ee:	003d      	movs	r5, r7
 80014f0:	4325      	orrs	r5, r4
 80014f2:	d11d      	bne.n	8001530 <__gedf2+0xb4>
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d0ee      	beq.n	80014d6 <__gedf2+0x5a>
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1e2      	bne.n	80014c2 <__gedf2+0x46>
 80014fc:	464c      	mov	r4, r9
 80014fe:	4326      	orrs	r6, r4
 8001500:	d1df      	bne.n	80014c2 <__gedf2+0x46>
 8001502:	e7e0      	b.n	80014c6 <__gedf2+0x4a>
 8001504:	2000      	movs	r0, #0
 8001506:	2c00      	cmp	r4, #0
 8001508:	d0e1      	beq.n	80014ce <__gedf2+0x52>
 800150a:	e7dc      	b.n	80014c6 <__gedf2+0x4a>
 800150c:	429a      	cmp	r2, r3
 800150e:	dc0a      	bgt.n	8001526 <__gedf2+0xaa>
 8001510:	dbe8      	blt.n	80014e4 <__gedf2+0x68>
 8001512:	454f      	cmp	r7, r9
 8001514:	d8d7      	bhi.n	80014c6 <__gedf2+0x4a>
 8001516:	d00e      	beq.n	8001536 <__gedf2+0xba>
 8001518:	2000      	movs	r0, #0
 800151a:	454f      	cmp	r7, r9
 800151c:	d2d7      	bcs.n	80014ce <__gedf2+0x52>
 800151e:	2900      	cmp	r1, #0
 8001520:	d0e2      	beq.n	80014e8 <__gedf2+0x6c>
 8001522:	0008      	movs	r0, r1
 8001524:	e7d3      	b.n	80014ce <__gedf2+0x52>
 8001526:	4243      	negs	r3, r0
 8001528:	4158      	adcs	r0, r3
 800152a:	0040      	lsls	r0, r0, #1
 800152c:	3801      	subs	r0, #1
 800152e:	e7ce      	b.n	80014ce <__gedf2+0x52>
 8001530:	2002      	movs	r0, #2
 8001532:	4240      	negs	r0, r0
 8001534:	e7cb      	b.n	80014ce <__gedf2+0x52>
 8001536:	45c4      	cmp	ip, r8
 8001538:	d8c5      	bhi.n	80014c6 <__gedf2+0x4a>
 800153a:	2000      	movs	r0, #0
 800153c:	45c4      	cmp	ip, r8
 800153e:	d2c6      	bcs.n	80014ce <__gedf2+0x52>
 8001540:	e7ed      	b.n	800151e <__gedf2+0xa2>
 8001542:	46c0      	nop			; (mov r8, r8)
 8001544:	000007ff 	.word	0x000007ff

08001548 <__ledf2>:
 8001548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800154a:	4647      	mov	r7, r8
 800154c:	46ce      	mov	lr, r9
 800154e:	0004      	movs	r4, r0
 8001550:	0018      	movs	r0, r3
 8001552:	0016      	movs	r6, r2
 8001554:	031b      	lsls	r3, r3, #12
 8001556:	0b1b      	lsrs	r3, r3, #12
 8001558:	4d2c      	ldr	r5, [pc, #176]	; (800160c <__ledf2+0xc4>)
 800155a:	004a      	lsls	r2, r1, #1
 800155c:	4699      	mov	r9, r3
 800155e:	b580      	push	{r7, lr}
 8001560:	0043      	lsls	r3, r0, #1
 8001562:	030f      	lsls	r7, r1, #12
 8001564:	46a4      	mov	ip, r4
 8001566:	46b0      	mov	r8, r6
 8001568:	0b3f      	lsrs	r7, r7, #12
 800156a:	0d52      	lsrs	r2, r2, #21
 800156c:	0fc9      	lsrs	r1, r1, #31
 800156e:	0d5b      	lsrs	r3, r3, #21
 8001570:	0fc0      	lsrs	r0, r0, #31
 8001572:	42aa      	cmp	r2, r5
 8001574:	d00d      	beq.n	8001592 <__ledf2+0x4a>
 8001576:	42ab      	cmp	r3, r5
 8001578:	d010      	beq.n	800159c <__ledf2+0x54>
 800157a:	2a00      	cmp	r2, #0
 800157c:	d127      	bne.n	80015ce <__ledf2+0x86>
 800157e:	433c      	orrs	r4, r7
 8001580:	2b00      	cmp	r3, #0
 8001582:	d111      	bne.n	80015a8 <__ledf2+0x60>
 8001584:	464d      	mov	r5, r9
 8001586:	432e      	orrs	r6, r5
 8001588:	d10e      	bne.n	80015a8 <__ledf2+0x60>
 800158a:	2000      	movs	r0, #0
 800158c:	2c00      	cmp	r4, #0
 800158e:	d015      	beq.n	80015bc <__ledf2+0x74>
 8001590:	e00e      	b.n	80015b0 <__ledf2+0x68>
 8001592:	003d      	movs	r5, r7
 8001594:	4325      	orrs	r5, r4
 8001596:	d110      	bne.n	80015ba <__ledf2+0x72>
 8001598:	4293      	cmp	r3, r2
 800159a:	d118      	bne.n	80015ce <__ledf2+0x86>
 800159c:	464d      	mov	r5, r9
 800159e:	432e      	orrs	r6, r5
 80015a0:	d10b      	bne.n	80015ba <__ledf2+0x72>
 80015a2:	2a00      	cmp	r2, #0
 80015a4:	d102      	bne.n	80015ac <__ledf2+0x64>
 80015a6:	433c      	orrs	r4, r7
 80015a8:	2c00      	cmp	r4, #0
 80015aa:	d00b      	beq.n	80015c4 <__ledf2+0x7c>
 80015ac:	4281      	cmp	r1, r0
 80015ae:	d014      	beq.n	80015da <__ledf2+0x92>
 80015b0:	2002      	movs	r0, #2
 80015b2:	3901      	subs	r1, #1
 80015b4:	4008      	ands	r0, r1
 80015b6:	3801      	subs	r0, #1
 80015b8:	e000      	b.n	80015bc <__ledf2+0x74>
 80015ba:	2002      	movs	r0, #2
 80015bc:	bcc0      	pop	{r6, r7}
 80015be:	46b9      	mov	r9, r7
 80015c0:	46b0      	mov	r8, r6
 80015c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c4:	2800      	cmp	r0, #0
 80015c6:	d1f9      	bne.n	80015bc <__ledf2+0x74>
 80015c8:	2001      	movs	r0, #1
 80015ca:	4240      	negs	r0, r0
 80015cc:	e7f6      	b.n	80015bc <__ledf2+0x74>
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1ec      	bne.n	80015ac <__ledf2+0x64>
 80015d2:	464c      	mov	r4, r9
 80015d4:	4326      	orrs	r6, r4
 80015d6:	d1e9      	bne.n	80015ac <__ledf2+0x64>
 80015d8:	e7ea      	b.n	80015b0 <__ledf2+0x68>
 80015da:	429a      	cmp	r2, r3
 80015dc:	dd04      	ble.n	80015e8 <__ledf2+0xa0>
 80015de:	4243      	negs	r3, r0
 80015e0:	4158      	adcs	r0, r3
 80015e2:	0040      	lsls	r0, r0, #1
 80015e4:	3801      	subs	r0, #1
 80015e6:	e7e9      	b.n	80015bc <__ledf2+0x74>
 80015e8:	429a      	cmp	r2, r3
 80015ea:	dbeb      	blt.n	80015c4 <__ledf2+0x7c>
 80015ec:	454f      	cmp	r7, r9
 80015ee:	d8df      	bhi.n	80015b0 <__ledf2+0x68>
 80015f0:	d006      	beq.n	8001600 <__ledf2+0xb8>
 80015f2:	2000      	movs	r0, #0
 80015f4:	454f      	cmp	r7, r9
 80015f6:	d2e1      	bcs.n	80015bc <__ledf2+0x74>
 80015f8:	2900      	cmp	r1, #0
 80015fa:	d0e5      	beq.n	80015c8 <__ledf2+0x80>
 80015fc:	0008      	movs	r0, r1
 80015fe:	e7dd      	b.n	80015bc <__ledf2+0x74>
 8001600:	45c4      	cmp	ip, r8
 8001602:	d8d5      	bhi.n	80015b0 <__ledf2+0x68>
 8001604:	2000      	movs	r0, #0
 8001606:	45c4      	cmp	ip, r8
 8001608:	d2d8      	bcs.n	80015bc <__ledf2+0x74>
 800160a:	e7f5      	b.n	80015f8 <__ledf2+0xb0>
 800160c:	000007ff 	.word	0x000007ff

08001610 <__aeabi_dmul>:
 8001610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001612:	4645      	mov	r5, r8
 8001614:	46de      	mov	lr, fp
 8001616:	4657      	mov	r7, sl
 8001618:	464e      	mov	r6, r9
 800161a:	b5e0      	push	{r5, r6, r7, lr}
 800161c:	001f      	movs	r7, r3
 800161e:	030b      	lsls	r3, r1, #12
 8001620:	0b1b      	lsrs	r3, r3, #12
 8001622:	469b      	mov	fp, r3
 8001624:	004d      	lsls	r5, r1, #1
 8001626:	0fcb      	lsrs	r3, r1, #31
 8001628:	0004      	movs	r4, r0
 800162a:	4691      	mov	r9, r2
 800162c:	4698      	mov	r8, r3
 800162e:	b087      	sub	sp, #28
 8001630:	0d6d      	lsrs	r5, r5, #21
 8001632:	d100      	bne.n	8001636 <__aeabi_dmul+0x26>
 8001634:	e1cd      	b.n	80019d2 <__aeabi_dmul+0x3c2>
 8001636:	4bce      	ldr	r3, [pc, #824]	; (8001970 <__aeabi_dmul+0x360>)
 8001638:	429d      	cmp	r5, r3
 800163a:	d100      	bne.n	800163e <__aeabi_dmul+0x2e>
 800163c:	e1e9      	b.n	8001a12 <__aeabi_dmul+0x402>
 800163e:	465a      	mov	r2, fp
 8001640:	0f43      	lsrs	r3, r0, #29
 8001642:	00d2      	lsls	r2, r2, #3
 8001644:	4313      	orrs	r3, r2
 8001646:	2280      	movs	r2, #128	; 0x80
 8001648:	0412      	lsls	r2, r2, #16
 800164a:	431a      	orrs	r2, r3
 800164c:	00c3      	lsls	r3, r0, #3
 800164e:	469a      	mov	sl, r3
 8001650:	4bc8      	ldr	r3, [pc, #800]	; (8001974 <__aeabi_dmul+0x364>)
 8001652:	4693      	mov	fp, r2
 8001654:	469c      	mov	ip, r3
 8001656:	2300      	movs	r3, #0
 8001658:	2600      	movs	r6, #0
 800165a:	4465      	add	r5, ip
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	033c      	lsls	r4, r7, #12
 8001660:	007b      	lsls	r3, r7, #1
 8001662:	4648      	mov	r0, r9
 8001664:	0b24      	lsrs	r4, r4, #12
 8001666:	0d5b      	lsrs	r3, r3, #21
 8001668:	0fff      	lsrs	r7, r7, #31
 800166a:	2b00      	cmp	r3, #0
 800166c:	d100      	bne.n	8001670 <__aeabi_dmul+0x60>
 800166e:	e189      	b.n	8001984 <__aeabi_dmul+0x374>
 8001670:	4abf      	ldr	r2, [pc, #764]	; (8001970 <__aeabi_dmul+0x360>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d019      	beq.n	80016aa <__aeabi_dmul+0x9a>
 8001676:	0f42      	lsrs	r2, r0, #29
 8001678:	00e4      	lsls	r4, r4, #3
 800167a:	4322      	orrs	r2, r4
 800167c:	2480      	movs	r4, #128	; 0x80
 800167e:	0424      	lsls	r4, r4, #16
 8001680:	4314      	orrs	r4, r2
 8001682:	4abc      	ldr	r2, [pc, #752]	; (8001974 <__aeabi_dmul+0x364>)
 8001684:	2100      	movs	r1, #0
 8001686:	4694      	mov	ip, r2
 8001688:	4642      	mov	r2, r8
 800168a:	4463      	add	r3, ip
 800168c:	195b      	adds	r3, r3, r5
 800168e:	9301      	str	r3, [sp, #4]
 8001690:	9b01      	ldr	r3, [sp, #4]
 8001692:	407a      	eors	r2, r7
 8001694:	3301      	adds	r3, #1
 8001696:	00c0      	lsls	r0, r0, #3
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	9302      	str	r3, [sp, #8]
 800169c:	2e0a      	cmp	r6, #10
 800169e:	dd1c      	ble.n	80016da <__aeabi_dmul+0xca>
 80016a0:	003a      	movs	r2, r7
 80016a2:	2e0b      	cmp	r6, #11
 80016a4:	d05e      	beq.n	8001764 <__aeabi_dmul+0x154>
 80016a6:	4647      	mov	r7, r8
 80016a8:	e056      	b.n	8001758 <__aeabi_dmul+0x148>
 80016aa:	4649      	mov	r1, r9
 80016ac:	4bb0      	ldr	r3, [pc, #704]	; (8001970 <__aeabi_dmul+0x360>)
 80016ae:	4321      	orrs	r1, r4
 80016b0:	18eb      	adds	r3, r5, r3
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	2900      	cmp	r1, #0
 80016b6:	d12a      	bne.n	800170e <__aeabi_dmul+0xfe>
 80016b8:	2080      	movs	r0, #128	; 0x80
 80016ba:	2202      	movs	r2, #2
 80016bc:	0100      	lsls	r0, r0, #4
 80016be:	002b      	movs	r3, r5
 80016c0:	4684      	mov	ip, r0
 80016c2:	4316      	orrs	r6, r2
 80016c4:	4642      	mov	r2, r8
 80016c6:	4463      	add	r3, ip
 80016c8:	407a      	eors	r2, r7
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	9302      	str	r3, [sp, #8]
 80016ce:	2e0a      	cmp	r6, #10
 80016d0:	dd00      	ble.n	80016d4 <__aeabi_dmul+0xc4>
 80016d2:	e231      	b.n	8001b38 <__aeabi_dmul+0x528>
 80016d4:	2000      	movs	r0, #0
 80016d6:	2400      	movs	r4, #0
 80016d8:	2102      	movs	r1, #2
 80016da:	2e02      	cmp	r6, #2
 80016dc:	dc26      	bgt.n	800172c <__aeabi_dmul+0x11c>
 80016de:	3e01      	subs	r6, #1
 80016e0:	2e01      	cmp	r6, #1
 80016e2:	d852      	bhi.n	800178a <__aeabi_dmul+0x17a>
 80016e4:	2902      	cmp	r1, #2
 80016e6:	d04c      	beq.n	8001782 <__aeabi_dmul+0x172>
 80016e8:	2901      	cmp	r1, #1
 80016ea:	d000      	beq.n	80016ee <__aeabi_dmul+0xde>
 80016ec:	e118      	b.n	8001920 <__aeabi_dmul+0x310>
 80016ee:	2300      	movs	r3, #0
 80016f0:	2400      	movs	r4, #0
 80016f2:	2500      	movs	r5, #0
 80016f4:	051b      	lsls	r3, r3, #20
 80016f6:	4323      	orrs	r3, r4
 80016f8:	07d2      	lsls	r2, r2, #31
 80016fa:	4313      	orrs	r3, r2
 80016fc:	0028      	movs	r0, r5
 80016fe:	0019      	movs	r1, r3
 8001700:	b007      	add	sp, #28
 8001702:	bcf0      	pop	{r4, r5, r6, r7}
 8001704:	46bb      	mov	fp, r7
 8001706:	46b2      	mov	sl, r6
 8001708:	46a9      	mov	r9, r5
 800170a:	46a0      	mov	r8, r4
 800170c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800170e:	2180      	movs	r1, #128	; 0x80
 8001710:	2203      	movs	r2, #3
 8001712:	0109      	lsls	r1, r1, #4
 8001714:	002b      	movs	r3, r5
 8001716:	468c      	mov	ip, r1
 8001718:	4316      	orrs	r6, r2
 800171a:	4642      	mov	r2, r8
 800171c:	4463      	add	r3, ip
 800171e:	407a      	eors	r2, r7
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	9302      	str	r3, [sp, #8]
 8001724:	2e0a      	cmp	r6, #10
 8001726:	dd00      	ble.n	800172a <__aeabi_dmul+0x11a>
 8001728:	e228      	b.n	8001b7c <__aeabi_dmul+0x56c>
 800172a:	2103      	movs	r1, #3
 800172c:	2501      	movs	r5, #1
 800172e:	40b5      	lsls	r5, r6
 8001730:	46ac      	mov	ip, r5
 8001732:	26a6      	movs	r6, #166	; 0xa6
 8001734:	4663      	mov	r3, ip
 8001736:	00f6      	lsls	r6, r6, #3
 8001738:	4035      	ands	r5, r6
 800173a:	4233      	tst	r3, r6
 800173c:	d10b      	bne.n	8001756 <__aeabi_dmul+0x146>
 800173e:	2690      	movs	r6, #144	; 0x90
 8001740:	00b6      	lsls	r6, r6, #2
 8001742:	4233      	tst	r3, r6
 8001744:	d118      	bne.n	8001778 <__aeabi_dmul+0x168>
 8001746:	3eb9      	subs	r6, #185	; 0xb9
 8001748:	3eff      	subs	r6, #255	; 0xff
 800174a:	421e      	tst	r6, r3
 800174c:	d01d      	beq.n	800178a <__aeabi_dmul+0x17a>
 800174e:	46a3      	mov	fp, r4
 8001750:	4682      	mov	sl, r0
 8001752:	9100      	str	r1, [sp, #0]
 8001754:	e000      	b.n	8001758 <__aeabi_dmul+0x148>
 8001756:	0017      	movs	r7, r2
 8001758:	9900      	ldr	r1, [sp, #0]
 800175a:	003a      	movs	r2, r7
 800175c:	2902      	cmp	r1, #2
 800175e:	d010      	beq.n	8001782 <__aeabi_dmul+0x172>
 8001760:	465c      	mov	r4, fp
 8001762:	4650      	mov	r0, sl
 8001764:	2903      	cmp	r1, #3
 8001766:	d1bf      	bne.n	80016e8 <__aeabi_dmul+0xd8>
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	031b      	lsls	r3, r3, #12
 800176c:	431c      	orrs	r4, r3
 800176e:	0324      	lsls	r4, r4, #12
 8001770:	0005      	movs	r5, r0
 8001772:	4b7f      	ldr	r3, [pc, #508]	; (8001970 <__aeabi_dmul+0x360>)
 8001774:	0b24      	lsrs	r4, r4, #12
 8001776:	e7bd      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001778:	2480      	movs	r4, #128	; 0x80
 800177a:	2200      	movs	r2, #0
 800177c:	4b7c      	ldr	r3, [pc, #496]	; (8001970 <__aeabi_dmul+0x360>)
 800177e:	0324      	lsls	r4, r4, #12
 8001780:	e7b8      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001782:	2400      	movs	r4, #0
 8001784:	2500      	movs	r5, #0
 8001786:	4b7a      	ldr	r3, [pc, #488]	; (8001970 <__aeabi_dmul+0x360>)
 8001788:	e7b4      	b.n	80016f4 <__aeabi_dmul+0xe4>
 800178a:	4653      	mov	r3, sl
 800178c:	041e      	lsls	r6, r3, #16
 800178e:	0c36      	lsrs	r6, r6, #16
 8001790:	0c1f      	lsrs	r7, r3, #16
 8001792:	0033      	movs	r3, r6
 8001794:	0c01      	lsrs	r1, r0, #16
 8001796:	0400      	lsls	r0, r0, #16
 8001798:	0c00      	lsrs	r0, r0, #16
 800179a:	4343      	muls	r3, r0
 800179c:	4698      	mov	r8, r3
 800179e:	0003      	movs	r3, r0
 80017a0:	437b      	muls	r3, r7
 80017a2:	4699      	mov	r9, r3
 80017a4:	0033      	movs	r3, r6
 80017a6:	434b      	muls	r3, r1
 80017a8:	469c      	mov	ip, r3
 80017aa:	4643      	mov	r3, r8
 80017ac:	000d      	movs	r5, r1
 80017ae:	0c1b      	lsrs	r3, r3, #16
 80017b0:	469a      	mov	sl, r3
 80017b2:	437d      	muls	r5, r7
 80017b4:	44cc      	add	ip, r9
 80017b6:	44d4      	add	ip, sl
 80017b8:	9500      	str	r5, [sp, #0]
 80017ba:	45e1      	cmp	r9, ip
 80017bc:	d904      	bls.n	80017c8 <__aeabi_dmul+0x1b8>
 80017be:	2380      	movs	r3, #128	; 0x80
 80017c0:	025b      	lsls	r3, r3, #9
 80017c2:	4699      	mov	r9, r3
 80017c4:	444d      	add	r5, r9
 80017c6:	9500      	str	r5, [sp, #0]
 80017c8:	4663      	mov	r3, ip
 80017ca:	0c1b      	lsrs	r3, r3, #16
 80017cc:	001d      	movs	r5, r3
 80017ce:	4663      	mov	r3, ip
 80017d0:	041b      	lsls	r3, r3, #16
 80017d2:	469c      	mov	ip, r3
 80017d4:	4643      	mov	r3, r8
 80017d6:	041b      	lsls	r3, r3, #16
 80017d8:	0c1b      	lsrs	r3, r3, #16
 80017da:	4698      	mov	r8, r3
 80017dc:	4663      	mov	r3, ip
 80017de:	4443      	add	r3, r8
 80017e0:	9303      	str	r3, [sp, #12]
 80017e2:	0c23      	lsrs	r3, r4, #16
 80017e4:	4698      	mov	r8, r3
 80017e6:	0033      	movs	r3, r6
 80017e8:	0424      	lsls	r4, r4, #16
 80017ea:	0c24      	lsrs	r4, r4, #16
 80017ec:	4363      	muls	r3, r4
 80017ee:	469c      	mov	ip, r3
 80017f0:	0023      	movs	r3, r4
 80017f2:	437b      	muls	r3, r7
 80017f4:	4699      	mov	r9, r3
 80017f6:	4643      	mov	r3, r8
 80017f8:	435e      	muls	r6, r3
 80017fa:	435f      	muls	r7, r3
 80017fc:	444e      	add	r6, r9
 80017fe:	4663      	mov	r3, ip
 8001800:	46b2      	mov	sl, r6
 8001802:	0c1e      	lsrs	r6, r3, #16
 8001804:	4456      	add	r6, sl
 8001806:	45b1      	cmp	r9, r6
 8001808:	d903      	bls.n	8001812 <__aeabi_dmul+0x202>
 800180a:	2380      	movs	r3, #128	; 0x80
 800180c:	025b      	lsls	r3, r3, #9
 800180e:	4699      	mov	r9, r3
 8001810:	444f      	add	r7, r9
 8001812:	0c33      	lsrs	r3, r6, #16
 8001814:	4699      	mov	r9, r3
 8001816:	003b      	movs	r3, r7
 8001818:	444b      	add	r3, r9
 800181a:	9305      	str	r3, [sp, #20]
 800181c:	4663      	mov	r3, ip
 800181e:	46ac      	mov	ip, r5
 8001820:	041f      	lsls	r7, r3, #16
 8001822:	0c3f      	lsrs	r7, r7, #16
 8001824:	0436      	lsls	r6, r6, #16
 8001826:	19f6      	adds	r6, r6, r7
 8001828:	44b4      	add	ip, r6
 800182a:	4663      	mov	r3, ip
 800182c:	9304      	str	r3, [sp, #16]
 800182e:	465b      	mov	r3, fp
 8001830:	0c1b      	lsrs	r3, r3, #16
 8001832:	469c      	mov	ip, r3
 8001834:	465b      	mov	r3, fp
 8001836:	041f      	lsls	r7, r3, #16
 8001838:	0c3f      	lsrs	r7, r7, #16
 800183a:	003b      	movs	r3, r7
 800183c:	4343      	muls	r3, r0
 800183e:	4699      	mov	r9, r3
 8001840:	4663      	mov	r3, ip
 8001842:	4343      	muls	r3, r0
 8001844:	469a      	mov	sl, r3
 8001846:	464b      	mov	r3, r9
 8001848:	4660      	mov	r0, ip
 800184a:	0c1b      	lsrs	r3, r3, #16
 800184c:	469b      	mov	fp, r3
 800184e:	4348      	muls	r0, r1
 8001850:	4379      	muls	r1, r7
 8001852:	4451      	add	r1, sl
 8001854:	4459      	add	r1, fp
 8001856:	458a      	cmp	sl, r1
 8001858:	d903      	bls.n	8001862 <__aeabi_dmul+0x252>
 800185a:	2380      	movs	r3, #128	; 0x80
 800185c:	025b      	lsls	r3, r3, #9
 800185e:	469a      	mov	sl, r3
 8001860:	4450      	add	r0, sl
 8001862:	0c0b      	lsrs	r3, r1, #16
 8001864:	469a      	mov	sl, r3
 8001866:	464b      	mov	r3, r9
 8001868:	041b      	lsls	r3, r3, #16
 800186a:	0c1b      	lsrs	r3, r3, #16
 800186c:	4699      	mov	r9, r3
 800186e:	003b      	movs	r3, r7
 8001870:	4363      	muls	r3, r4
 8001872:	0409      	lsls	r1, r1, #16
 8001874:	4645      	mov	r5, r8
 8001876:	4449      	add	r1, r9
 8001878:	4699      	mov	r9, r3
 800187a:	4663      	mov	r3, ip
 800187c:	435c      	muls	r4, r3
 800187e:	436b      	muls	r3, r5
 8001880:	469c      	mov	ip, r3
 8001882:	464b      	mov	r3, r9
 8001884:	0c1b      	lsrs	r3, r3, #16
 8001886:	4698      	mov	r8, r3
 8001888:	436f      	muls	r7, r5
 800188a:	193f      	adds	r7, r7, r4
 800188c:	4447      	add	r7, r8
 800188e:	4450      	add	r0, sl
 8001890:	42bc      	cmp	r4, r7
 8001892:	d903      	bls.n	800189c <__aeabi_dmul+0x28c>
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	025b      	lsls	r3, r3, #9
 8001898:	4698      	mov	r8, r3
 800189a:	44c4      	add	ip, r8
 800189c:	9b04      	ldr	r3, [sp, #16]
 800189e:	9d00      	ldr	r5, [sp, #0]
 80018a0:	4698      	mov	r8, r3
 80018a2:	4445      	add	r5, r8
 80018a4:	42b5      	cmp	r5, r6
 80018a6:	41b6      	sbcs	r6, r6
 80018a8:	4273      	negs	r3, r6
 80018aa:	4698      	mov	r8, r3
 80018ac:	464b      	mov	r3, r9
 80018ae:	041e      	lsls	r6, r3, #16
 80018b0:	9b05      	ldr	r3, [sp, #20]
 80018b2:	043c      	lsls	r4, r7, #16
 80018b4:	4699      	mov	r9, r3
 80018b6:	0c36      	lsrs	r6, r6, #16
 80018b8:	19a4      	adds	r4, r4, r6
 80018ba:	444c      	add	r4, r9
 80018bc:	46a1      	mov	r9, r4
 80018be:	4683      	mov	fp, r0
 80018c0:	186e      	adds	r6, r5, r1
 80018c2:	44c1      	add	r9, r8
 80018c4:	428e      	cmp	r6, r1
 80018c6:	4189      	sbcs	r1, r1
 80018c8:	44cb      	add	fp, r9
 80018ca:	465d      	mov	r5, fp
 80018cc:	4249      	negs	r1, r1
 80018ce:	186d      	adds	r5, r5, r1
 80018d0:	429c      	cmp	r4, r3
 80018d2:	41a4      	sbcs	r4, r4
 80018d4:	45c1      	cmp	r9, r8
 80018d6:	419b      	sbcs	r3, r3
 80018d8:	4583      	cmp	fp, r0
 80018da:	4180      	sbcs	r0, r0
 80018dc:	428d      	cmp	r5, r1
 80018de:	4189      	sbcs	r1, r1
 80018e0:	425b      	negs	r3, r3
 80018e2:	4264      	negs	r4, r4
 80018e4:	431c      	orrs	r4, r3
 80018e6:	4240      	negs	r0, r0
 80018e8:	9b03      	ldr	r3, [sp, #12]
 80018ea:	4249      	negs	r1, r1
 80018ec:	4301      	orrs	r1, r0
 80018ee:	0270      	lsls	r0, r6, #9
 80018f0:	0c3f      	lsrs	r7, r7, #16
 80018f2:	4318      	orrs	r0, r3
 80018f4:	19e4      	adds	r4, r4, r7
 80018f6:	1e47      	subs	r7, r0, #1
 80018f8:	41b8      	sbcs	r0, r7
 80018fa:	1864      	adds	r4, r4, r1
 80018fc:	4464      	add	r4, ip
 80018fe:	0df6      	lsrs	r6, r6, #23
 8001900:	0261      	lsls	r1, r4, #9
 8001902:	4330      	orrs	r0, r6
 8001904:	0dec      	lsrs	r4, r5, #23
 8001906:	026e      	lsls	r6, r5, #9
 8001908:	430c      	orrs	r4, r1
 800190a:	4330      	orrs	r0, r6
 800190c:	01c9      	lsls	r1, r1, #7
 800190e:	d400      	bmi.n	8001912 <__aeabi_dmul+0x302>
 8001910:	e0f1      	b.n	8001af6 <__aeabi_dmul+0x4e6>
 8001912:	2101      	movs	r1, #1
 8001914:	0843      	lsrs	r3, r0, #1
 8001916:	4001      	ands	r1, r0
 8001918:	430b      	orrs	r3, r1
 800191a:	07e0      	lsls	r0, r4, #31
 800191c:	4318      	orrs	r0, r3
 800191e:	0864      	lsrs	r4, r4, #1
 8001920:	4915      	ldr	r1, [pc, #84]	; (8001978 <__aeabi_dmul+0x368>)
 8001922:	9b02      	ldr	r3, [sp, #8]
 8001924:	468c      	mov	ip, r1
 8001926:	4463      	add	r3, ip
 8001928:	2b00      	cmp	r3, #0
 800192a:	dc00      	bgt.n	800192e <__aeabi_dmul+0x31e>
 800192c:	e097      	b.n	8001a5e <__aeabi_dmul+0x44e>
 800192e:	0741      	lsls	r1, r0, #29
 8001930:	d009      	beq.n	8001946 <__aeabi_dmul+0x336>
 8001932:	210f      	movs	r1, #15
 8001934:	4001      	ands	r1, r0
 8001936:	2904      	cmp	r1, #4
 8001938:	d005      	beq.n	8001946 <__aeabi_dmul+0x336>
 800193a:	1d01      	adds	r1, r0, #4
 800193c:	4281      	cmp	r1, r0
 800193e:	4180      	sbcs	r0, r0
 8001940:	4240      	negs	r0, r0
 8001942:	1824      	adds	r4, r4, r0
 8001944:	0008      	movs	r0, r1
 8001946:	01e1      	lsls	r1, r4, #7
 8001948:	d506      	bpl.n	8001958 <__aeabi_dmul+0x348>
 800194a:	2180      	movs	r1, #128	; 0x80
 800194c:	00c9      	lsls	r1, r1, #3
 800194e:	468c      	mov	ip, r1
 8001950:	4b0a      	ldr	r3, [pc, #40]	; (800197c <__aeabi_dmul+0x36c>)
 8001952:	401c      	ands	r4, r3
 8001954:	9b02      	ldr	r3, [sp, #8]
 8001956:	4463      	add	r3, ip
 8001958:	4909      	ldr	r1, [pc, #36]	; (8001980 <__aeabi_dmul+0x370>)
 800195a:	428b      	cmp	r3, r1
 800195c:	dd00      	ble.n	8001960 <__aeabi_dmul+0x350>
 800195e:	e710      	b.n	8001782 <__aeabi_dmul+0x172>
 8001960:	0761      	lsls	r1, r4, #29
 8001962:	08c5      	lsrs	r5, r0, #3
 8001964:	0264      	lsls	r4, r4, #9
 8001966:	055b      	lsls	r3, r3, #21
 8001968:	430d      	orrs	r5, r1
 800196a:	0b24      	lsrs	r4, r4, #12
 800196c:	0d5b      	lsrs	r3, r3, #21
 800196e:	e6c1      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001970:	000007ff 	.word	0x000007ff
 8001974:	fffffc01 	.word	0xfffffc01
 8001978:	000003ff 	.word	0x000003ff
 800197c:	feffffff 	.word	0xfeffffff
 8001980:	000007fe 	.word	0x000007fe
 8001984:	464b      	mov	r3, r9
 8001986:	4323      	orrs	r3, r4
 8001988:	d059      	beq.n	8001a3e <__aeabi_dmul+0x42e>
 800198a:	2c00      	cmp	r4, #0
 800198c:	d100      	bne.n	8001990 <__aeabi_dmul+0x380>
 800198e:	e0a3      	b.n	8001ad8 <__aeabi_dmul+0x4c8>
 8001990:	0020      	movs	r0, r4
 8001992:	f000 fdb1 	bl	80024f8 <__clzsi2>
 8001996:	0001      	movs	r1, r0
 8001998:	0003      	movs	r3, r0
 800199a:	390b      	subs	r1, #11
 800199c:	221d      	movs	r2, #29
 800199e:	1a52      	subs	r2, r2, r1
 80019a0:	4649      	mov	r1, r9
 80019a2:	0018      	movs	r0, r3
 80019a4:	40d1      	lsrs	r1, r2
 80019a6:	464a      	mov	r2, r9
 80019a8:	3808      	subs	r0, #8
 80019aa:	4082      	lsls	r2, r0
 80019ac:	4084      	lsls	r4, r0
 80019ae:	0010      	movs	r0, r2
 80019b0:	430c      	orrs	r4, r1
 80019b2:	4a74      	ldr	r2, [pc, #464]	; (8001b84 <__aeabi_dmul+0x574>)
 80019b4:	1aeb      	subs	r3, r5, r3
 80019b6:	4694      	mov	ip, r2
 80019b8:	4642      	mov	r2, r8
 80019ba:	4463      	add	r3, ip
 80019bc:	9301      	str	r3, [sp, #4]
 80019be:	9b01      	ldr	r3, [sp, #4]
 80019c0:	407a      	eors	r2, r7
 80019c2:	3301      	adds	r3, #1
 80019c4:	2100      	movs	r1, #0
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	9302      	str	r3, [sp, #8]
 80019ca:	2e0a      	cmp	r6, #10
 80019cc:	dd00      	ble.n	80019d0 <__aeabi_dmul+0x3c0>
 80019ce:	e667      	b.n	80016a0 <__aeabi_dmul+0x90>
 80019d0:	e683      	b.n	80016da <__aeabi_dmul+0xca>
 80019d2:	465b      	mov	r3, fp
 80019d4:	4303      	orrs	r3, r0
 80019d6:	469a      	mov	sl, r3
 80019d8:	d02a      	beq.n	8001a30 <__aeabi_dmul+0x420>
 80019da:	465b      	mov	r3, fp
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d06d      	beq.n	8001abc <__aeabi_dmul+0x4ac>
 80019e0:	4658      	mov	r0, fp
 80019e2:	f000 fd89 	bl	80024f8 <__clzsi2>
 80019e6:	0001      	movs	r1, r0
 80019e8:	0003      	movs	r3, r0
 80019ea:	390b      	subs	r1, #11
 80019ec:	221d      	movs	r2, #29
 80019ee:	1a52      	subs	r2, r2, r1
 80019f0:	0021      	movs	r1, r4
 80019f2:	0018      	movs	r0, r3
 80019f4:	465d      	mov	r5, fp
 80019f6:	40d1      	lsrs	r1, r2
 80019f8:	3808      	subs	r0, #8
 80019fa:	4085      	lsls	r5, r0
 80019fc:	000a      	movs	r2, r1
 80019fe:	4084      	lsls	r4, r0
 8001a00:	432a      	orrs	r2, r5
 8001a02:	4693      	mov	fp, r2
 8001a04:	46a2      	mov	sl, r4
 8001a06:	4d5f      	ldr	r5, [pc, #380]	; (8001b84 <__aeabi_dmul+0x574>)
 8001a08:	2600      	movs	r6, #0
 8001a0a:	1aed      	subs	r5, r5, r3
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	e625      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a12:	465b      	mov	r3, fp
 8001a14:	4303      	orrs	r3, r0
 8001a16:	469a      	mov	sl, r3
 8001a18:	d105      	bne.n	8001a26 <__aeabi_dmul+0x416>
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	469b      	mov	fp, r3
 8001a1e:	3302      	adds	r3, #2
 8001a20:	2608      	movs	r6, #8
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	e61b      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a26:	2303      	movs	r3, #3
 8001a28:	4682      	mov	sl, r0
 8001a2a:	260c      	movs	r6, #12
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	e616      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a30:	2300      	movs	r3, #0
 8001a32:	469b      	mov	fp, r3
 8001a34:	3301      	adds	r3, #1
 8001a36:	2604      	movs	r6, #4
 8001a38:	2500      	movs	r5, #0
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	e60f      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a3e:	4642      	mov	r2, r8
 8001a40:	3301      	adds	r3, #1
 8001a42:	9501      	str	r5, [sp, #4]
 8001a44:	431e      	orrs	r6, r3
 8001a46:	9b01      	ldr	r3, [sp, #4]
 8001a48:	407a      	eors	r2, r7
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	2400      	movs	r4, #0
 8001a4e:	2000      	movs	r0, #0
 8001a50:	2101      	movs	r1, #1
 8001a52:	b2d2      	uxtb	r2, r2
 8001a54:	9302      	str	r3, [sp, #8]
 8001a56:	2e0a      	cmp	r6, #10
 8001a58:	dd00      	ble.n	8001a5c <__aeabi_dmul+0x44c>
 8001a5a:	e621      	b.n	80016a0 <__aeabi_dmul+0x90>
 8001a5c:	e63d      	b.n	80016da <__aeabi_dmul+0xca>
 8001a5e:	2101      	movs	r1, #1
 8001a60:	1ac9      	subs	r1, r1, r3
 8001a62:	2938      	cmp	r1, #56	; 0x38
 8001a64:	dd00      	ble.n	8001a68 <__aeabi_dmul+0x458>
 8001a66:	e642      	b.n	80016ee <__aeabi_dmul+0xde>
 8001a68:	291f      	cmp	r1, #31
 8001a6a:	dd47      	ble.n	8001afc <__aeabi_dmul+0x4ec>
 8001a6c:	261f      	movs	r6, #31
 8001a6e:	0025      	movs	r5, r4
 8001a70:	4276      	negs	r6, r6
 8001a72:	1af3      	subs	r3, r6, r3
 8001a74:	40dd      	lsrs	r5, r3
 8001a76:	002b      	movs	r3, r5
 8001a78:	2920      	cmp	r1, #32
 8001a7a:	d005      	beq.n	8001a88 <__aeabi_dmul+0x478>
 8001a7c:	4942      	ldr	r1, [pc, #264]	; (8001b88 <__aeabi_dmul+0x578>)
 8001a7e:	9d02      	ldr	r5, [sp, #8]
 8001a80:	468c      	mov	ip, r1
 8001a82:	4465      	add	r5, ip
 8001a84:	40ac      	lsls	r4, r5
 8001a86:	4320      	orrs	r0, r4
 8001a88:	1e41      	subs	r1, r0, #1
 8001a8a:	4188      	sbcs	r0, r1
 8001a8c:	4318      	orrs	r0, r3
 8001a8e:	2307      	movs	r3, #7
 8001a90:	001d      	movs	r5, r3
 8001a92:	2400      	movs	r4, #0
 8001a94:	4005      	ands	r5, r0
 8001a96:	4203      	tst	r3, r0
 8001a98:	d04a      	beq.n	8001b30 <__aeabi_dmul+0x520>
 8001a9a:	230f      	movs	r3, #15
 8001a9c:	2400      	movs	r4, #0
 8001a9e:	4003      	ands	r3, r0
 8001aa0:	2b04      	cmp	r3, #4
 8001aa2:	d042      	beq.n	8001b2a <__aeabi_dmul+0x51a>
 8001aa4:	1d03      	adds	r3, r0, #4
 8001aa6:	4283      	cmp	r3, r0
 8001aa8:	4180      	sbcs	r0, r0
 8001aaa:	4240      	negs	r0, r0
 8001aac:	1824      	adds	r4, r4, r0
 8001aae:	0018      	movs	r0, r3
 8001ab0:	0223      	lsls	r3, r4, #8
 8001ab2:	d53a      	bpl.n	8001b2a <__aeabi_dmul+0x51a>
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	2400      	movs	r4, #0
 8001ab8:	2500      	movs	r5, #0
 8001aba:	e61b      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001abc:	f000 fd1c 	bl	80024f8 <__clzsi2>
 8001ac0:	0001      	movs	r1, r0
 8001ac2:	0003      	movs	r3, r0
 8001ac4:	3115      	adds	r1, #21
 8001ac6:	3320      	adds	r3, #32
 8001ac8:	291c      	cmp	r1, #28
 8001aca:	dd8f      	ble.n	80019ec <__aeabi_dmul+0x3dc>
 8001acc:	3808      	subs	r0, #8
 8001ace:	2200      	movs	r2, #0
 8001ad0:	4084      	lsls	r4, r0
 8001ad2:	4692      	mov	sl, r2
 8001ad4:	46a3      	mov	fp, r4
 8001ad6:	e796      	b.n	8001a06 <__aeabi_dmul+0x3f6>
 8001ad8:	f000 fd0e 	bl	80024f8 <__clzsi2>
 8001adc:	0001      	movs	r1, r0
 8001ade:	0003      	movs	r3, r0
 8001ae0:	3115      	adds	r1, #21
 8001ae2:	3320      	adds	r3, #32
 8001ae4:	291c      	cmp	r1, #28
 8001ae6:	dc00      	bgt.n	8001aea <__aeabi_dmul+0x4da>
 8001ae8:	e758      	b.n	800199c <__aeabi_dmul+0x38c>
 8001aea:	0002      	movs	r2, r0
 8001aec:	464c      	mov	r4, r9
 8001aee:	3a08      	subs	r2, #8
 8001af0:	2000      	movs	r0, #0
 8001af2:	4094      	lsls	r4, r2
 8001af4:	e75d      	b.n	80019b2 <__aeabi_dmul+0x3a2>
 8001af6:	9b01      	ldr	r3, [sp, #4]
 8001af8:	9302      	str	r3, [sp, #8]
 8001afa:	e711      	b.n	8001920 <__aeabi_dmul+0x310>
 8001afc:	4b23      	ldr	r3, [pc, #140]	; (8001b8c <__aeabi_dmul+0x57c>)
 8001afe:	0026      	movs	r6, r4
 8001b00:	469c      	mov	ip, r3
 8001b02:	0003      	movs	r3, r0
 8001b04:	9d02      	ldr	r5, [sp, #8]
 8001b06:	40cb      	lsrs	r3, r1
 8001b08:	4465      	add	r5, ip
 8001b0a:	40ae      	lsls	r6, r5
 8001b0c:	431e      	orrs	r6, r3
 8001b0e:	0003      	movs	r3, r0
 8001b10:	40ab      	lsls	r3, r5
 8001b12:	1e58      	subs	r0, r3, #1
 8001b14:	4183      	sbcs	r3, r0
 8001b16:	0030      	movs	r0, r6
 8001b18:	4318      	orrs	r0, r3
 8001b1a:	40cc      	lsrs	r4, r1
 8001b1c:	0743      	lsls	r3, r0, #29
 8001b1e:	d0c7      	beq.n	8001ab0 <__aeabi_dmul+0x4a0>
 8001b20:	230f      	movs	r3, #15
 8001b22:	4003      	ands	r3, r0
 8001b24:	2b04      	cmp	r3, #4
 8001b26:	d1bd      	bne.n	8001aa4 <__aeabi_dmul+0x494>
 8001b28:	e7c2      	b.n	8001ab0 <__aeabi_dmul+0x4a0>
 8001b2a:	0765      	lsls	r5, r4, #29
 8001b2c:	0264      	lsls	r4, r4, #9
 8001b2e:	0b24      	lsrs	r4, r4, #12
 8001b30:	08c0      	lsrs	r0, r0, #3
 8001b32:	2300      	movs	r3, #0
 8001b34:	4305      	orrs	r5, r0
 8001b36:	e5dd      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001b38:	2500      	movs	r5, #0
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	2e0f      	cmp	r6, #15
 8001b3e:	d10c      	bne.n	8001b5a <__aeabi_dmul+0x54a>
 8001b40:	2480      	movs	r4, #128	; 0x80
 8001b42:	465b      	mov	r3, fp
 8001b44:	0324      	lsls	r4, r4, #12
 8001b46:	4223      	tst	r3, r4
 8001b48:	d00e      	beq.n	8001b68 <__aeabi_dmul+0x558>
 8001b4a:	4221      	tst	r1, r4
 8001b4c:	d10c      	bne.n	8001b68 <__aeabi_dmul+0x558>
 8001b4e:	430c      	orrs	r4, r1
 8001b50:	0324      	lsls	r4, r4, #12
 8001b52:	003a      	movs	r2, r7
 8001b54:	4b0e      	ldr	r3, [pc, #56]	; (8001b90 <__aeabi_dmul+0x580>)
 8001b56:	0b24      	lsrs	r4, r4, #12
 8001b58:	e5cc      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001b5a:	2e0b      	cmp	r6, #11
 8001b5c:	d000      	beq.n	8001b60 <__aeabi_dmul+0x550>
 8001b5e:	e5a2      	b.n	80016a6 <__aeabi_dmul+0x96>
 8001b60:	468b      	mov	fp, r1
 8001b62:	46aa      	mov	sl, r5
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	e5f7      	b.n	8001758 <__aeabi_dmul+0x148>
 8001b68:	2480      	movs	r4, #128	; 0x80
 8001b6a:	465b      	mov	r3, fp
 8001b6c:	0324      	lsls	r4, r4, #12
 8001b6e:	431c      	orrs	r4, r3
 8001b70:	0324      	lsls	r4, r4, #12
 8001b72:	4642      	mov	r2, r8
 8001b74:	4655      	mov	r5, sl
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <__aeabi_dmul+0x580>)
 8001b78:	0b24      	lsrs	r4, r4, #12
 8001b7a:	e5bb      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001b7c:	464d      	mov	r5, r9
 8001b7e:	0021      	movs	r1, r4
 8001b80:	2303      	movs	r3, #3
 8001b82:	e7db      	b.n	8001b3c <__aeabi_dmul+0x52c>
 8001b84:	fffffc0d 	.word	0xfffffc0d
 8001b88:	0000043e 	.word	0x0000043e
 8001b8c:	0000041e 	.word	0x0000041e
 8001b90:	000007ff 	.word	0x000007ff

08001b94 <__aeabi_dsub>:
 8001b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b96:	4657      	mov	r7, sl
 8001b98:	464e      	mov	r6, r9
 8001b9a:	4645      	mov	r5, r8
 8001b9c:	46de      	mov	lr, fp
 8001b9e:	b5e0      	push	{r5, r6, r7, lr}
 8001ba0:	000d      	movs	r5, r1
 8001ba2:	0004      	movs	r4, r0
 8001ba4:	0019      	movs	r1, r3
 8001ba6:	0010      	movs	r0, r2
 8001ba8:	032b      	lsls	r3, r5, #12
 8001baa:	0a5b      	lsrs	r3, r3, #9
 8001bac:	0f62      	lsrs	r2, r4, #29
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	00e3      	lsls	r3, r4, #3
 8001bb2:	030c      	lsls	r4, r1, #12
 8001bb4:	0a64      	lsrs	r4, r4, #9
 8001bb6:	0f47      	lsrs	r7, r0, #29
 8001bb8:	4327      	orrs	r7, r4
 8001bba:	4cd0      	ldr	r4, [pc, #832]	; (8001efc <__aeabi_dsub+0x368>)
 8001bbc:	006e      	lsls	r6, r5, #1
 8001bbe:	4691      	mov	r9, r2
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	004a      	lsls	r2, r1, #1
 8001bc4:	00c0      	lsls	r0, r0, #3
 8001bc6:	4698      	mov	r8, r3
 8001bc8:	46a2      	mov	sl, r4
 8001bca:	0d76      	lsrs	r6, r6, #21
 8001bcc:	0fed      	lsrs	r5, r5, #31
 8001bce:	0d52      	lsrs	r2, r2, #21
 8001bd0:	0fc9      	lsrs	r1, r1, #31
 8001bd2:	9001      	str	r0, [sp, #4]
 8001bd4:	42a2      	cmp	r2, r4
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x46>
 8001bd8:	e0b9      	b.n	8001d4e <__aeabi_dsub+0x1ba>
 8001bda:	2401      	movs	r4, #1
 8001bdc:	4061      	eors	r1, r4
 8001bde:	468b      	mov	fp, r1
 8001be0:	428d      	cmp	r5, r1
 8001be2:	d100      	bne.n	8001be6 <__aeabi_dsub+0x52>
 8001be4:	e08d      	b.n	8001d02 <__aeabi_dsub+0x16e>
 8001be6:	1ab4      	subs	r4, r6, r2
 8001be8:	46a4      	mov	ip, r4
 8001bea:	2c00      	cmp	r4, #0
 8001bec:	dc00      	bgt.n	8001bf0 <__aeabi_dsub+0x5c>
 8001bee:	e0b7      	b.n	8001d60 <__aeabi_dsub+0x1cc>
 8001bf0:	2a00      	cmp	r2, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dsub+0x62>
 8001bf4:	e0cb      	b.n	8001d8e <__aeabi_dsub+0x1fa>
 8001bf6:	4ac1      	ldr	r2, [pc, #772]	; (8001efc <__aeabi_dsub+0x368>)
 8001bf8:	4296      	cmp	r6, r2
 8001bfa:	d100      	bne.n	8001bfe <__aeabi_dsub+0x6a>
 8001bfc:	e186      	b.n	8001f0c <__aeabi_dsub+0x378>
 8001bfe:	2280      	movs	r2, #128	; 0x80
 8001c00:	0412      	lsls	r2, r2, #16
 8001c02:	4317      	orrs	r7, r2
 8001c04:	4662      	mov	r2, ip
 8001c06:	2a38      	cmp	r2, #56	; 0x38
 8001c08:	dd00      	ble.n	8001c0c <__aeabi_dsub+0x78>
 8001c0a:	e1a4      	b.n	8001f56 <__aeabi_dsub+0x3c2>
 8001c0c:	2a1f      	cmp	r2, #31
 8001c0e:	dd00      	ble.n	8001c12 <__aeabi_dsub+0x7e>
 8001c10:	e21d      	b.n	800204e <__aeabi_dsub+0x4ba>
 8001c12:	4661      	mov	r1, ip
 8001c14:	2220      	movs	r2, #32
 8001c16:	003c      	movs	r4, r7
 8001c18:	1a52      	subs	r2, r2, r1
 8001c1a:	0001      	movs	r1, r0
 8001c1c:	4090      	lsls	r0, r2
 8001c1e:	4094      	lsls	r4, r2
 8001c20:	1e42      	subs	r2, r0, #1
 8001c22:	4190      	sbcs	r0, r2
 8001c24:	4662      	mov	r2, ip
 8001c26:	46a0      	mov	r8, r4
 8001c28:	4664      	mov	r4, ip
 8001c2a:	40d7      	lsrs	r7, r2
 8001c2c:	464a      	mov	r2, r9
 8001c2e:	40e1      	lsrs	r1, r4
 8001c30:	4644      	mov	r4, r8
 8001c32:	1bd2      	subs	r2, r2, r7
 8001c34:	4691      	mov	r9, r2
 8001c36:	430c      	orrs	r4, r1
 8001c38:	4304      	orrs	r4, r0
 8001c3a:	1b1c      	subs	r4, r3, r4
 8001c3c:	42a3      	cmp	r3, r4
 8001c3e:	4192      	sbcs	r2, r2
 8001c40:	464b      	mov	r3, r9
 8001c42:	4252      	negs	r2, r2
 8001c44:	1a9b      	subs	r3, r3, r2
 8001c46:	469a      	mov	sl, r3
 8001c48:	4653      	mov	r3, sl
 8001c4a:	021b      	lsls	r3, r3, #8
 8001c4c:	d400      	bmi.n	8001c50 <__aeabi_dsub+0xbc>
 8001c4e:	e12b      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8001c50:	4653      	mov	r3, sl
 8001c52:	025a      	lsls	r2, r3, #9
 8001c54:	0a53      	lsrs	r3, r2, #9
 8001c56:	469a      	mov	sl, r3
 8001c58:	4653      	mov	r3, sl
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0xcc>
 8001c5e:	e166      	b.n	8001f2e <__aeabi_dsub+0x39a>
 8001c60:	4650      	mov	r0, sl
 8001c62:	f000 fc49 	bl	80024f8 <__clzsi2>
 8001c66:	0003      	movs	r3, r0
 8001c68:	3b08      	subs	r3, #8
 8001c6a:	2220      	movs	r2, #32
 8001c6c:	0020      	movs	r0, r4
 8001c6e:	1ad2      	subs	r2, r2, r3
 8001c70:	4651      	mov	r1, sl
 8001c72:	40d0      	lsrs	r0, r2
 8001c74:	4099      	lsls	r1, r3
 8001c76:	0002      	movs	r2, r0
 8001c78:	409c      	lsls	r4, r3
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	429e      	cmp	r6, r3
 8001c7e:	dd00      	ble.n	8001c82 <__aeabi_dsub+0xee>
 8001c80:	e164      	b.n	8001f4c <__aeabi_dsub+0x3b8>
 8001c82:	1b9b      	subs	r3, r3, r6
 8001c84:	1c59      	adds	r1, r3, #1
 8001c86:	291f      	cmp	r1, #31
 8001c88:	dd00      	ble.n	8001c8c <__aeabi_dsub+0xf8>
 8001c8a:	e0fe      	b.n	8001e8a <__aeabi_dsub+0x2f6>
 8001c8c:	2320      	movs	r3, #32
 8001c8e:	0010      	movs	r0, r2
 8001c90:	0026      	movs	r6, r4
 8001c92:	1a5b      	subs	r3, r3, r1
 8001c94:	409c      	lsls	r4, r3
 8001c96:	4098      	lsls	r0, r3
 8001c98:	40ce      	lsrs	r6, r1
 8001c9a:	40ca      	lsrs	r2, r1
 8001c9c:	1e63      	subs	r3, r4, #1
 8001c9e:	419c      	sbcs	r4, r3
 8001ca0:	4330      	orrs	r0, r6
 8001ca2:	4692      	mov	sl, r2
 8001ca4:	2600      	movs	r6, #0
 8001ca6:	4304      	orrs	r4, r0
 8001ca8:	0763      	lsls	r3, r4, #29
 8001caa:	d009      	beq.n	8001cc0 <__aeabi_dsub+0x12c>
 8001cac:	230f      	movs	r3, #15
 8001cae:	4023      	ands	r3, r4
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d005      	beq.n	8001cc0 <__aeabi_dsub+0x12c>
 8001cb4:	1d23      	adds	r3, r4, #4
 8001cb6:	42a3      	cmp	r3, r4
 8001cb8:	41a4      	sbcs	r4, r4
 8001cba:	4264      	negs	r4, r4
 8001cbc:	44a2      	add	sl, r4
 8001cbe:	001c      	movs	r4, r3
 8001cc0:	4653      	mov	r3, sl
 8001cc2:	021b      	lsls	r3, r3, #8
 8001cc4:	d400      	bmi.n	8001cc8 <__aeabi_dsub+0x134>
 8001cc6:	e0f2      	b.n	8001eae <__aeabi_dsub+0x31a>
 8001cc8:	4b8c      	ldr	r3, [pc, #560]	; (8001efc <__aeabi_dsub+0x368>)
 8001cca:	3601      	adds	r6, #1
 8001ccc:	429e      	cmp	r6, r3
 8001cce:	d100      	bne.n	8001cd2 <__aeabi_dsub+0x13e>
 8001cd0:	e10f      	b.n	8001ef2 <__aeabi_dsub+0x35e>
 8001cd2:	4653      	mov	r3, sl
 8001cd4:	498a      	ldr	r1, [pc, #552]	; (8001f00 <__aeabi_dsub+0x36c>)
 8001cd6:	08e4      	lsrs	r4, r4, #3
 8001cd8:	400b      	ands	r3, r1
 8001cda:	0019      	movs	r1, r3
 8001cdc:	075b      	lsls	r3, r3, #29
 8001cde:	4323      	orrs	r3, r4
 8001ce0:	0572      	lsls	r2, r6, #21
 8001ce2:	024c      	lsls	r4, r1, #9
 8001ce4:	0b24      	lsrs	r4, r4, #12
 8001ce6:	0d52      	lsrs	r2, r2, #21
 8001ce8:	0512      	lsls	r2, r2, #20
 8001cea:	4322      	orrs	r2, r4
 8001cec:	07ed      	lsls	r5, r5, #31
 8001cee:	432a      	orrs	r2, r5
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	0011      	movs	r1, r2
 8001cf4:	b003      	add	sp, #12
 8001cf6:	bcf0      	pop	{r4, r5, r6, r7}
 8001cf8:	46bb      	mov	fp, r7
 8001cfa:	46b2      	mov	sl, r6
 8001cfc:	46a9      	mov	r9, r5
 8001cfe:	46a0      	mov	r8, r4
 8001d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d02:	1ab4      	subs	r4, r6, r2
 8001d04:	46a4      	mov	ip, r4
 8001d06:	2c00      	cmp	r4, #0
 8001d08:	dd59      	ble.n	8001dbe <__aeabi_dsub+0x22a>
 8001d0a:	2a00      	cmp	r2, #0
 8001d0c:	d100      	bne.n	8001d10 <__aeabi_dsub+0x17c>
 8001d0e:	e0b0      	b.n	8001e72 <__aeabi_dsub+0x2de>
 8001d10:	4556      	cmp	r6, sl
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dsub+0x182>
 8001d14:	e0fa      	b.n	8001f0c <__aeabi_dsub+0x378>
 8001d16:	2280      	movs	r2, #128	; 0x80
 8001d18:	0412      	lsls	r2, r2, #16
 8001d1a:	4317      	orrs	r7, r2
 8001d1c:	4662      	mov	r2, ip
 8001d1e:	2a38      	cmp	r2, #56	; 0x38
 8001d20:	dd00      	ble.n	8001d24 <__aeabi_dsub+0x190>
 8001d22:	e0d4      	b.n	8001ece <__aeabi_dsub+0x33a>
 8001d24:	2a1f      	cmp	r2, #31
 8001d26:	dc00      	bgt.n	8001d2a <__aeabi_dsub+0x196>
 8001d28:	e1c0      	b.n	80020ac <__aeabi_dsub+0x518>
 8001d2a:	0039      	movs	r1, r7
 8001d2c:	3a20      	subs	r2, #32
 8001d2e:	40d1      	lsrs	r1, r2
 8001d30:	4662      	mov	r2, ip
 8001d32:	2a20      	cmp	r2, #32
 8001d34:	d006      	beq.n	8001d44 <__aeabi_dsub+0x1b0>
 8001d36:	4664      	mov	r4, ip
 8001d38:	2240      	movs	r2, #64	; 0x40
 8001d3a:	1b12      	subs	r2, r2, r4
 8001d3c:	003c      	movs	r4, r7
 8001d3e:	4094      	lsls	r4, r2
 8001d40:	4304      	orrs	r4, r0
 8001d42:	9401      	str	r4, [sp, #4]
 8001d44:	9c01      	ldr	r4, [sp, #4]
 8001d46:	1e62      	subs	r2, r4, #1
 8001d48:	4194      	sbcs	r4, r2
 8001d4a:	430c      	orrs	r4, r1
 8001d4c:	e0c3      	b.n	8001ed6 <__aeabi_dsub+0x342>
 8001d4e:	003c      	movs	r4, r7
 8001d50:	4304      	orrs	r4, r0
 8001d52:	d02b      	beq.n	8001dac <__aeabi_dsub+0x218>
 8001d54:	468b      	mov	fp, r1
 8001d56:	428d      	cmp	r5, r1
 8001d58:	d02e      	beq.n	8001db8 <__aeabi_dsub+0x224>
 8001d5a:	4c6a      	ldr	r4, [pc, #424]	; (8001f04 <__aeabi_dsub+0x370>)
 8001d5c:	46a4      	mov	ip, r4
 8001d5e:	44b4      	add	ip, r6
 8001d60:	4664      	mov	r4, ip
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	d05f      	beq.n	8001e26 <__aeabi_dsub+0x292>
 8001d66:	1b94      	subs	r4, r2, r6
 8001d68:	46a4      	mov	ip, r4
 8001d6a:	2e00      	cmp	r6, #0
 8001d6c:	d000      	beq.n	8001d70 <__aeabi_dsub+0x1dc>
 8001d6e:	e120      	b.n	8001fb2 <__aeabi_dsub+0x41e>
 8001d70:	464c      	mov	r4, r9
 8001d72:	431c      	orrs	r4, r3
 8001d74:	d100      	bne.n	8001d78 <__aeabi_dsub+0x1e4>
 8001d76:	e1c7      	b.n	8002108 <__aeabi_dsub+0x574>
 8001d78:	4661      	mov	r1, ip
 8001d7a:	1e4c      	subs	r4, r1, #1
 8001d7c:	2901      	cmp	r1, #1
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0x1ee>
 8001d80:	e223      	b.n	80021ca <__aeabi_dsub+0x636>
 8001d82:	4d5e      	ldr	r5, [pc, #376]	; (8001efc <__aeabi_dsub+0x368>)
 8001d84:	45ac      	cmp	ip, r5
 8001d86:	d100      	bne.n	8001d8a <__aeabi_dsub+0x1f6>
 8001d88:	e1d8      	b.n	800213c <__aeabi_dsub+0x5a8>
 8001d8a:	46a4      	mov	ip, r4
 8001d8c:	e11a      	b.n	8001fc4 <__aeabi_dsub+0x430>
 8001d8e:	003a      	movs	r2, r7
 8001d90:	4302      	orrs	r2, r0
 8001d92:	d100      	bne.n	8001d96 <__aeabi_dsub+0x202>
 8001d94:	e0e4      	b.n	8001f60 <__aeabi_dsub+0x3cc>
 8001d96:	0022      	movs	r2, r4
 8001d98:	3a01      	subs	r2, #1
 8001d9a:	2c01      	cmp	r4, #1
 8001d9c:	d100      	bne.n	8001da0 <__aeabi_dsub+0x20c>
 8001d9e:	e1c3      	b.n	8002128 <__aeabi_dsub+0x594>
 8001da0:	4956      	ldr	r1, [pc, #344]	; (8001efc <__aeabi_dsub+0x368>)
 8001da2:	428c      	cmp	r4, r1
 8001da4:	d100      	bne.n	8001da8 <__aeabi_dsub+0x214>
 8001da6:	e0b1      	b.n	8001f0c <__aeabi_dsub+0x378>
 8001da8:	4694      	mov	ip, r2
 8001daa:	e72b      	b.n	8001c04 <__aeabi_dsub+0x70>
 8001dac:	2401      	movs	r4, #1
 8001dae:	4061      	eors	r1, r4
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d000      	beq.n	8001db8 <__aeabi_dsub+0x224>
 8001db6:	e716      	b.n	8001be6 <__aeabi_dsub+0x52>
 8001db8:	4952      	ldr	r1, [pc, #328]	; (8001f04 <__aeabi_dsub+0x370>)
 8001dba:	468c      	mov	ip, r1
 8001dbc:	44b4      	add	ip, r6
 8001dbe:	4664      	mov	r4, ip
 8001dc0:	2c00      	cmp	r4, #0
 8001dc2:	d100      	bne.n	8001dc6 <__aeabi_dsub+0x232>
 8001dc4:	e0d3      	b.n	8001f6e <__aeabi_dsub+0x3da>
 8001dc6:	1b91      	subs	r1, r2, r6
 8001dc8:	468c      	mov	ip, r1
 8001dca:	2e00      	cmp	r6, #0
 8001dcc:	d100      	bne.n	8001dd0 <__aeabi_dsub+0x23c>
 8001dce:	e15e      	b.n	800208e <__aeabi_dsub+0x4fa>
 8001dd0:	494a      	ldr	r1, [pc, #296]	; (8001efc <__aeabi_dsub+0x368>)
 8001dd2:	428a      	cmp	r2, r1
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x244>
 8001dd6:	e1be      	b.n	8002156 <__aeabi_dsub+0x5c2>
 8001dd8:	2180      	movs	r1, #128	; 0x80
 8001dda:	464c      	mov	r4, r9
 8001ddc:	0409      	lsls	r1, r1, #16
 8001dde:	430c      	orrs	r4, r1
 8001de0:	46a1      	mov	r9, r4
 8001de2:	4661      	mov	r1, ip
 8001de4:	2938      	cmp	r1, #56	; 0x38
 8001de6:	dd00      	ble.n	8001dea <__aeabi_dsub+0x256>
 8001de8:	e1ba      	b.n	8002160 <__aeabi_dsub+0x5cc>
 8001dea:	291f      	cmp	r1, #31
 8001dec:	dd00      	ble.n	8001df0 <__aeabi_dsub+0x25c>
 8001dee:	e227      	b.n	8002240 <__aeabi_dsub+0x6ac>
 8001df0:	2420      	movs	r4, #32
 8001df2:	1a64      	subs	r4, r4, r1
 8001df4:	4649      	mov	r1, r9
 8001df6:	40a1      	lsls	r1, r4
 8001df8:	001e      	movs	r6, r3
 8001dfa:	4688      	mov	r8, r1
 8001dfc:	4661      	mov	r1, ip
 8001dfe:	40a3      	lsls	r3, r4
 8001e00:	40ce      	lsrs	r6, r1
 8001e02:	4641      	mov	r1, r8
 8001e04:	1e5c      	subs	r4, r3, #1
 8001e06:	41a3      	sbcs	r3, r4
 8001e08:	4331      	orrs	r1, r6
 8001e0a:	4319      	orrs	r1, r3
 8001e0c:	000c      	movs	r4, r1
 8001e0e:	4663      	mov	r3, ip
 8001e10:	4649      	mov	r1, r9
 8001e12:	40d9      	lsrs	r1, r3
 8001e14:	187f      	adds	r7, r7, r1
 8001e16:	1824      	adds	r4, r4, r0
 8001e18:	4284      	cmp	r4, r0
 8001e1a:	419b      	sbcs	r3, r3
 8001e1c:	425b      	negs	r3, r3
 8001e1e:	469a      	mov	sl, r3
 8001e20:	0016      	movs	r6, r2
 8001e22:	44ba      	add	sl, r7
 8001e24:	e05d      	b.n	8001ee2 <__aeabi_dsub+0x34e>
 8001e26:	4c38      	ldr	r4, [pc, #224]	; (8001f08 <__aeabi_dsub+0x374>)
 8001e28:	1c72      	adds	r2, r6, #1
 8001e2a:	4222      	tst	r2, r4
 8001e2c:	d000      	beq.n	8001e30 <__aeabi_dsub+0x29c>
 8001e2e:	e0df      	b.n	8001ff0 <__aeabi_dsub+0x45c>
 8001e30:	464a      	mov	r2, r9
 8001e32:	431a      	orrs	r2, r3
 8001e34:	2e00      	cmp	r6, #0
 8001e36:	d000      	beq.n	8001e3a <__aeabi_dsub+0x2a6>
 8001e38:	e15c      	b.n	80020f4 <__aeabi_dsub+0x560>
 8001e3a:	2a00      	cmp	r2, #0
 8001e3c:	d100      	bne.n	8001e40 <__aeabi_dsub+0x2ac>
 8001e3e:	e1cf      	b.n	80021e0 <__aeabi_dsub+0x64c>
 8001e40:	003a      	movs	r2, r7
 8001e42:	4302      	orrs	r2, r0
 8001e44:	d100      	bne.n	8001e48 <__aeabi_dsub+0x2b4>
 8001e46:	e17f      	b.n	8002148 <__aeabi_dsub+0x5b4>
 8001e48:	1a1c      	subs	r4, r3, r0
 8001e4a:	464a      	mov	r2, r9
 8001e4c:	42a3      	cmp	r3, r4
 8001e4e:	4189      	sbcs	r1, r1
 8001e50:	1bd2      	subs	r2, r2, r7
 8001e52:	4249      	negs	r1, r1
 8001e54:	1a52      	subs	r2, r2, r1
 8001e56:	4692      	mov	sl, r2
 8001e58:	0212      	lsls	r2, r2, #8
 8001e5a:	d400      	bmi.n	8001e5e <__aeabi_dsub+0x2ca>
 8001e5c:	e20a      	b.n	8002274 <__aeabi_dsub+0x6e0>
 8001e5e:	1ac4      	subs	r4, r0, r3
 8001e60:	42a0      	cmp	r0, r4
 8001e62:	4180      	sbcs	r0, r0
 8001e64:	464b      	mov	r3, r9
 8001e66:	4240      	negs	r0, r0
 8001e68:	1aff      	subs	r7, r7, r3
 8001e6a:	1a3b      	subs	r3, r7, r0
 8001e6c:	469a      	mov	sl, r3
 8001e6e:	465d      	mov	r5, fp
 8001e70:	e71a      	b.n	8001ca8 <__aeabi_dsub+0x114>
 8001e72:	003a      	movs	r2, r7
 8001e74:	4302      	orrs	r2, r0
 8001e76:	d073      	beq.n	8001f60 <__aeabi_dsub+0x3cc>
 8001e78:	0022      	movs	r2, r4
 8001e7a:	3a01      	subs	r2, #1
 8001e7c:	2c01      	cmp	r4, #1
 8001e7e:	d100      	bne.n	8001e82 <__aeabi_dsub+0x2ee>
 8001e80:	e0cb      	b.n	800201a <__aeabi_dsub+0x486>
 8001e82:	4554      	cmp	r4, sl
 8001e84:	d042      	beq.n	8001f0c <__aeabi_dsub+0x378>
 8001e86:	4694      	mov	ip, r2
 8001e88:	e748      	b.n	8001d1c <__aeabi_dsub+0x188>
 8001e8a:	0010      	movs	r0, r2
 8001e8c:	3b1f      	subs	r3, #31
 8001e8e:	40d8      	lsrs	r0, r3
 8001e90:	2920      	cmp	r1, #32
 8001e92:	d003      	beq.n	8001e9c <__aeabi_dsub+0x308>
 8001e94:	2340      	movs	r3, #64	; 0x40
 8001e96:	1a5b      	subs	r3, r3, r1
 8001e98:	409a      	lsls	r2, r3
 8001e9a:	4314      	orrs	r4, r2
 8001e9c:	1e63      	subs	r3, r4, #1
 8001e9e:	419c      	sbcs	r4, r3
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	2600      	movs	r6, #0
 8001ea4:	469a      	mov	sl, r3
 8001ea6:	4304      	orrs	r4, r0
 8001ea8:	0763      	lsls	r3, r4, #29
 8001eaa:	d000      	beq.n	8001eae <__aeabi_dsub+0x31a>
 8001eac:	e6fe      	b.n	8001cac <__aeabi_dsub+0x118>
 8001eae:	4652      	mov	r2, sl
 8001eb0:	08e3      	lsrs	r3, r4, #3
 8001eb2:	0752      	lsls	r2, r2, #29
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	4652      	mov	r2, sl
 8001eb8:	46b4      	mov	ip, r6
 8001eba:	08d2      	lsrs	r2, r2, #3
 8001ebc:	490f      	ldr	r1, [pc, #60]	; (8001efc <__aeabi_dsub+0x368>)
 8001ebe:	458c      	cmp	ip, r1
 8001ec0:	d02a      	beq.n	8001f18 <__aeabi_dsub+0x384>
 8001ec2:	0312      	lsls	r2, r2, #12
 8001ec4:	0b14      	lsrs	r4, r2, #12
 8001ec6:	4662      	mov	r2, ip
 8001ec8:	0552      	lsls	r2, r2, #21
 8001eca:	0d52      	lsrs	r2, r2, #21
 8001ecc:	e70c      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8001ece:	003c      	movs	r4, r7
 8001ed0:	4304      	orrs	r4, r0
 8001ed2:	1e62      	subs	r2, r4, #1
 8001ed4:	4194      	sbcs	r4, r2
 8001ed6:	18e4      	adds	r4, r4, r3
 8001ed8:	429c      	cmp	r4, r3
 8001eda:	4192      	sbcs	r2, r2
 8001edc:	4252      	negs	r2, r2
 8001ede:	444a      	add	r2, r9
 8001ee0:	4692      	mov	sl, r2
 8001ee2:	4653      	mov	r3, sl
 8001ee4:	021b      	lsls	r3, r3, #8
 8001ee6:	d5df      	bpl.n	8001ea8 <__aeabi_dsub+0x314>
 8001ee8:	4b04      	ldr	r3, [pc, #16]	; (8001efc <__aeabi_dsub+0x368>)
 8001eea:	3601      	adds	r6, #1
 8001eec:	429e      	cmp	r6, r3
 8001eee:	d000      	beq.n	8001ef2 <__aeabi_dsub+0x35e>
 8001ef0:	e0a0      	b.n	8002034 <__aeabi_dsub+0x4a0>
 8001ef2:	0032      	movs	r2, r6
 8001ef4:	2400      	movs	r4, #0
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	e6f6      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	000007ff 	.word	0x000007ff
 8001f00:	ff7fffff 	.word	0xff7fffff
 8001f04:	fffff801 	.word	0xfffff801
 8001f08:	000007fe 	.word	0x000007fe
 8001f0c:	08db      	lsrs	r3, r3, #3
 8001f0e:	464a      	mov	r2, r9
 8001f10:	0752      	lsls	r2, r2, #29
 8001f12:	4313      	orrs	r3, r2
 8001f14:	464a      	mov	r2, r9
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	0019      	movs	r1, r3
 8001f1a:	4311      	orrs	r1, r2
 8001f1c:	d100      	bne.n	8001f20 <__aeabi_dsub+0x38c>
 8001f1e:	e1b5      	b.n	800228c <__aeabi_dsub+0x6f8>
 8001f20:	2480      	movs	r4, #128	; 0x80
 8001f22:	0324      	lsls	r4, r4, #12
 8001f24:	4314      	orrs	r4, r2
 8001f26:	0324      	lsls	r4, r4, #12
 8001f28:	4ad5      	ldr	r2, [pc, #852]	; (8002280 <__aeabi_dsub+0x6ec>)
 8001f2a:	0b24      	lsrs	r4, r4, #12
 8001f2c:	e6dc      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8001f2e:	0020      	movs	r0, r4
 8001f30:	f000 fae2 	bl	80024f8 <__clzsi2>
 8001f34:	0003      	movs	r3, r0
 8001f36:	3318      	adds	r3, #24
 8001f38:	2b1f      	cmp	r3, #31
 8001f3a:	dc00      	bgt.n	8001f3e <__aeabi_dsub+0x3aa>
 8001f3c:	e695      	b.n	8001c6a <__aeabi_dsub+0xd6>
 8001f3e:	0022      	movs	r2, r4
 8001f40:	3808      	subs	r0, #8
 8001f42:	4082      	lsls	r2, r0
 8001f44:	2400      	movs	r4, #0
 8001f46:	429e      	cmp	r6, r3
 8001f48:	dc00      	bgt.n	8001f4c <__aeabi_dsub+0x3b8>
 8001f4a:	e69a      	b.n	8001c82 <__aeabi_dsub+0xee>
 8001f4c:	1af6      	subs	r6, r6, r3
 8001f4e:	4bcd      	ldr	r3, [pc, #820]	; (8002284 <__aeabi_dsub+0x6f0>)
 8001f50:	401a      	ands	r2, r3
 8001f52:	4692      	mov	sl, r2
 8001f54:	e6a8      	b.n	8001ca8 <__aeabi_dsub+0x114>
 8001f56:	003c      	movs	r4, r7
 8001f58:	4304      	orrs	r4, r0
 8001f5a:	1e62      	subs	r2, r4, #1
 8001f5c:	4194      	sbcs	r4, r2
 8001f5e:	e66c      	b.n	8001c3a <__aeabi_dsub+0xa6>
 8001f60:	464a      	mov	r2, r9
 8001f62:	08db      	lsrs	r3, r3, #3
 8001f64:	0752      	lsls	r2, r2, #29
 8001f66:	4313      	orrs	r3, r2
 8001f68:	464a      	mov	r2, r9
 8001f6a:	08d2      	lsrs	r2, r2, #3
 8001f6c:	e7a6      	b.n	8001ebc <__aeabi_dsub+0x328>
 8001f6e:	4cc6      	ldr	r4, [pc, #792]	; (8002288 <__aeabi_dsub+0x6f4>)
 8001f70:	1c72      	adds	r2, r6, #1
 8001f72:	4222      	tst	r2, r4
 8001f74:	d000      	beq.n	8001f78 <__aeabi_dsub+0x3e4>
 8001f76:	e0ac      	b.n	80020d2 <__aeabi_dsub+0x53e>
 8001f78:	464a      	mov	r2, r9
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	2e00      	cmp	r6, #0
 8001f7e:	d000      	beq.n	8001f82 <__aeabi_dsub+0x3ee>
 8001f80:	e105      	b.n	800218e <__aeabi_dsub+0x5fa>
 8001f82:	2a00      	cmp	r2, #0
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x3f4>
 8001f86:	e156      	b.n	8002236 <__aeabi_dsub+0x6a2>
 8001f88:	003a      	movs	r2, r7
 8001f8a:	4302      	orrs	r2, r0
 8001f8c:	d100      	bne.n	8001f90 <__aeabi_dsub+0x3fc>
 8001f8e:	e0db      	b.n	8002148 <__aeabi_dsub+0x5b4>
 8001f90:	181c      	adds	r4, r3, r0
 8001f92:	429c      	cmp	r4, r3
 8001f94:	419b      	sbcs	r3, r3
 8001f96:	444f      	add	r7, r9
 8001f98:	46ba      	mov	sl, r7
 8001f9a:	425b      	negs	r3, r3
 8001f9c:	449a      	add	sl, r3
 8001f9e:	4653      	mov	r3, sl
 8001fa0:	021b      	lsls	r3, r3, #8
 8001fa2:	d400      	bmi.n	8001fa6 <__aeabi_dsub+0x412>
 8001fa4:	e780      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8001fa6:	4652      	mov	r2, sl
 8001fa8:	4bb6      	ldr	r3, [pc, #728]	; (8002284 <__aeabi_dsub+0x6f0>)
 8001faa:	2601      	movs	r6, #1
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e77a      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8001fb2:	4cb3      	ldr	r4, [pc, #716]	; (8002280 <__aeabi_dsub+0x6ec>)
 8001fb4:	42a2      	cmp	r2, r4
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0x426>
 8001fb8:	e0c0      	b.n	800213c <__aeabi_dsub+0x5a8>
 8001fba:	2480      	movs	r4, #128	; 0x80
 8001fbc:	464d      	mov	r5, r9
 8001fbe:	0424      	lsls	r4, r4, #16
 8001fc0:	4325      	orrs	r5, r4
 8001fc2:	46a9      	mov	r9, r5
 8001fc4:	4664      	mov	r4, ip
 8001fc6:	2c38      	cmp	r4, #56	; 0x38
 8001fc8:	dc53      	bgt.n	8002072 <__aeabi_dsub+0x4de>
 8001fca:	4661      	mov	r1, ip
 8001fcc:	2c1f      	cmp	r4, #31
 8001fce:	dd00      	ble.n	8001fd2 <__aeabi_dsub+0x43e>
 8001fd0:	e0cd      	b.n	800216e <__aeabi_dsub+0x5da>
 8001fd2:	2520      	movs	r5, #32
 8001fd4:	001e      	movs	r6, r3
 8001fd6:	1b2d      	subs	r5, r5, r4
 8001fd8:	464c      	mov	r4, r9
 8001fda:	40ab      	lsls	r3, r5
 8001fdc:	40ac      	lsls	r4, r5
 8001fde:	40ce      	lsrs	r6, r1
 8001fe0:	1e5d      	subs	r5, r3, #1
 8001fe2:	41ab      	sbcs	r3, r5
 8001fe4:	4334      	orrs	r4, r6
 8001fe6:	4323      	orrs	r3, r4
 8001fe8:	464c      	mov	r4, r9
 8001fea:	40cc      	lsrs	r4, r1
 8001fec:	1b3f      	subs	r7, r7, r4
 8001fee:	e045      	b.n	800207c <__aeabi_dsub+0x4e8>
 8001ff0:	464a      	mov	r2, r9
 8001ff2:	1a1c      	subs	r4, r3, r0
 8001ff4:	1bd1      	subs	r1, r2, r7
 8001ff6:	42a3      	cmp	r3, r4
 8001ff8:	4192      	sbcs	r2, r2
 8001ffa:	4252      	negs	r2, r2
 8001ffc:	4692      	mov	sl, r2
 8001ffe:	000a      	movs	r2, r1
 8002000:	4651      	mov	r1, sl
 8002002:	1a52      	subs	r2, r2, r1
 8002004:	4692      	mov	sl, r2
 8002006:	0212      	lsls	r2, r2, #8
 8002008:	d500      	bpl.n	800200c <__aeabi_dsub+0x478>
 800200a:	e083      	b.n	8002114 <__aeabi_dsub+0x580>
 800200c:	4653      	mov	r3, sl
 800200e:	4323      	orrs	r3, r4
 8002010:	d000      	beq.n	8002014 <__aeabi_dsub+0x480>
 8002012:	e621      	b.n	8001c58 <__aeabi_dsub+0xc4>
 8002014:	2200      	movs	r2, #0
 8002016:	2500      	movs	r5, #0
 8002018:	e753      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 800201a:	181c      	adds	r4, r3, r0
 800201c:	429c      	cmp	r4, r3
 800201e:	419b      	sbcs	r3, r3
 8002020:	444f      	add	r7, r9
 8002022:	46ba      	mov	sl, r7
 8002024:	425b      	negs	r3, r3
 8002026:	449a      	add	sl, r3
 8002028:	4653      	mov	r3, sl
 800202a:	2601      	movs	r6, #1
 800202c:	021b      	lsls	r3, r3, #8
 800202e:	d400      	bmi.n	8002032 <__aeabi_dsub+0x49e>
 8002030:	e73a      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8002032:	2602      	movs	r6, #2
 8002034:	4652      	mov	r2, sl
 8002036:	4b93      	ldr	r3, [pc, #588]	; (8002284 <__aeabi_dsub+0x6f0>)
 8002038:	2101      	movs	r1, #1
 800203a:	401a      	ands	r2, r3
 800203c:	0013      	movs	r3, r2
 800203e:	4021      	ands	r1, r4
 8002040:	0862      	lsrs	r2, r4, #1
 8002042:	430a      	orrs	r2, r1
 8002044:	07dc      	lsls	r4, r3, #31
 8002046:	085b      	lsrs	r3, r3, #1
 8002048:	469a      	mov	sl, r3
 800204a:	4314      	orrs	r4, r2
 800204c:	e62c      	b.n	8001ca8 <__aeabi_dsub+0x114>
 800204e:	0039      	movs	r1, r7
 8002050:	3a20      	subs	r2, #32
 8002052:	40d1      	lsrs	r1, r2
 8002054:	4662      	mov	r2, ip
 8002056:	2a20      	cmp	r2, #32
 8002058:	d006      	beq.n	8002068 <__aeabi_dsub+0x4d4>
 800205a:	4664      	mov	r4, ip
 800205c:	2240      	movs	r2, #64	; 0x40
 800205e:	1b12      	subs	r2, r2, r4
 8002060:	003c      	movs	r4, r7
 8002062:	4094      	lsls	r4, r2
 8002064:	4304      	orrs	r4, r0
 8002066:	9401      	str	r4, [sp, #4]
 8002068:	9c01      	ldr	r4, [sp, #4]
 800206a:	1e62      	subs	r2, r4, #1
 800206c:	4194      	sbcs	r4, r2
 800206e:	430c      	orrs	r4, r1
 8002070:	e5e3      	b.n	8001c3a <__aeabi_dsub+0xa6>
 8002072:	4649      	mov	r1, r9
 8002074:	4319      	orrs	r1, r3
 8002076:	000b      	movs	r3, r1
 8002078:	1e5c      	subs	r4, r3, #1
 800207a:	41a3      	sbcs	r3, r4
 800207c:	1ac4      	subs	r4, r0, r3
 800207e:	42a0      	cmp	r0, r4
 8002080:	419b      	sbcs	r3, r3
 8002082:	425b      	negs	r3, r3
 8002084:	1afb      	subs	r3, r7, r3
 8002086:	469a      	mov	sl, r3
 8002088:	465d      	mov	r5, fp
 800208a:	0016      	movs	r6, r2
 800208c:	e5dc      	b.n	8001c48 <__aeabi_dsub+0xb4>
 800208e:	4649      	mov	r1, r9
 8002090:	4319      	orrs	r1, r3
 8002092:	d100      	bne.n	8002096 <__aeabi_dsub+0x502>
 8002094:	e0ae      	b.n	80021f4 <__aeabi_dsub+0x660>
 8002096:	4661      	mov	r1, ip
 8002098:	4664      	mov	r4, ip
 800209a:	3901      	subs	r1, #1
 800209c:	2c01      	cmp	r4, #1
 800209e:	d100      	bne.n	80020a2 <__aeabi_dsub+0x50e>
 80020a0:	e0e0      	b.n	8002264 <__aeabi_dsub+0x6d0>
 80020a2:	4c77      	ldr	r4, [pc, #476]	; (8002280 <__aeabi_dsub+0x6ec>)
 80020a4:	45a4      	cmp	ip, r4
 80020a6:	d056      	beq.n	8002156 <__aeabi_dsub+0x5c2>
 80020a8:	468c      	mov	ip, r1
 80020aa:	e69a      	b.n	8001de2 <__aeabi_dsub+0x24e>
 80020ac:	4661      	mov	r1, ip
 80020ae:	2220      	movs	r2, #32
 80020b0:	003c      	movs	r4, r7
 80020b2:	1a52      	subs	r2, r2, r1
 80020b4:	4094      	lsls	r4, r2
 80020b6:	0001      	movs	r1, r0
 80020b8:	4090      	lsls	r0, r2
 80020ba:	46a0      	mov	r8, r4
 80020bc:	4664      	mov	r4, ip
 80020be:	1e42      	subs	r2, r0, #1
 80020c0:	4190      	sbcs	r0, r2
 80020c2:	4662      	mov	r2, ip
 80020c4:	40e1      	lsrs	r1, r4
 80020c6:	4644      	mov	r4, r8
 80020c8:	40d7      	lsrs	r7, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	4304      	orrs	r4, r0
 80020ce:	44b9      	add	r9, r7
 80020d0:	e701      	b.n	8001ed6 <__aeabi_dsub+0x342>
 80020d2:	496b      	ldr	r1, [pc, #428]	; (8002280 <__aeabi_dsub+0x6ec>)
 80020d4:	428a      	cmp	r2, r1
 80020d6:	d100      	bne.n	80020da <__aeabi_dsub+0x546>
 80020d8:	e70c      	b.n	8001ef4 <__aeabi_dsub+0x360>
 80020da:	1818      	adds	r0, r3, r0
 80020dc:	4298      	cmp	r0, r3
 80020de:	419b      	sbcs	r3, r3
 80020e0:	444f      	add	r7, r9
 80020e2:	425b      	negs	r3, r3
 80020e4:	18fb      	adds	r3, r7, r3
 80020e6:	07dc      	lsls	r4, r3, #31
 80020e8:	0840      	lsrs	r0, r0, #1
 80020ea:	085b      	lsrs	r3, r3, #1
 80020ec:	469a      	mov	sl, r3
 80020ee:	0016      	movs	r6, r2
 80020f0:	4304      	orrs	r4, r0
 80020f2:	e6d9      	b.n	8001ea8 <__aeabi_dsub+0x314>
 80020f4:	2a00      	cmp	r2, #0
 80020f6:	d000      	beq.n	80020fa <__aeabi_dsub+0x566>
 80020f8:	e081      	b.n	80021fe <__aeabi_dsub+0x66a>
 80020fa:	003b      	movs	r3, r7
 80020fc:	4303      	orrs	r3, r0
 80020fe:	d11d      	bne.n	800213c <__aeabi_dsub+0x5a8>
 8002100:	2280      	movs	r2, #128	; 0x80
 8002102:	2500      	movs	r5, #0
 8002104:	0312      	lsls	r2, r2, #12
 8002106:	e70b      	b.n	8001f20 <__aeabi_dsub+0x38c>
 8002108:	08c0      	lsrs	r0, r0, #3
 800210a:	077b      	lsls	r3, r7, #29
 800210c:	465d      	mov	r5, fp
 800210e:	4303      	orrs	r3, r0
 8002110:	08fa      	lsrs	r2, r7, #3
 8002112:	e6d3      	b.n	8001ebc <__aeabi_dsub+0x328>
 8002114:	1ac4      	subs	r4, r0, r3
 8002116:	42a0      	cmp	r0, r4
 8002118:	4180      	sbcs	r0, r0
 800211a:	464b      	mov	r3, r9
 800211c:	4240      	negs	r0, r0
 800211e:	1aff      	subs	r7, r7, r3
 8002120:	1a3b      	subs	r3, r7, r0
 8002122:	469a      	mov	sl, r3
 8002124:	465d      	mov	r5, fp
 8002126:	e597      	b.n	8001c58 <__aeabi_dsub+0xc4>
 8002128:	1a1c      	subs	r4, r3, r0
 800212a:	464a      	mov	r2, r9
 800212c:	42a3      	cmp	r3, r4
 800212e:	419b      	sbcs	r3, r3
 8002130:	1bd7      	subs	r7, r2, r7
 8002132:	425b      	negs	r3, r3
 8002134:	1afb      	subs	r3, r7, r3
 8002136:	469a      	mov	sl, r3
 8002138:	2601      	movs	r6, #1
 800213a:	e585      	b.n	8001c48 <__aeabi_dsub+0xb4>
 800213c:	08c0      	lsrs	r0, r0, #3
 800213e:	077b      	lsls	r3, r7, #29
 8002140:	465d      	mov	r5, fp
 8002142:	4303      	orrs	r3, r0
 8002144:	08fa      	lsrs	r2, r7, #3
 8002146:	e6e7      	b.n	8001f18 <__aeabi_dsub+0x384>
 8002148:	464a      	mov	r2, r9
 800214a:	08db      	lsrs	r3, r3, #3
 800214c:	0752      	lsls	r2, r2, #29
 800214e:	4313      	orrs	r3, r2
 8002150:	464a      	mov	r2, r9
 8002152:	08d2      	lsrs	r2, r2, #3
 8002154:	e6b5      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 8002156:	08c0      	lsrs	r0, r0, #3
 8002158:	077b      	lsls	r3, r7, #29
 800215a:	4303      	orrs	r3, r0
 800215c:	08fa      	lsrs	r2, r7, #3
 800215e:	e6db      	b.n	8001f18 <__aeabi_dsub+0x384>
 8002160:	4649      	mov	r1, r9
 8002162:	4319      	orrs	r1, r3
 8002164:	000b      	movs	r3, r1
 8002166:	1e59      	subs	r1, r3, #1
 8002168:	418b      	sbcs	r3, r1
 800216a:	001c      	movs	r4, r3
 800216c:	e653      	b.n	8001e16 <__aeabi_dsub+0x282>
 800216e:	464d      	mov	r5, r9
 8002170:	3c20      	subs	r4, #32
 8002172:	40e5      	lsrs	r5, r4
 8002174:	2920      	cmp	r1, #32
 8002176:	d005      	beq.n	8002184 <__aeabi_dsub+0x5f0>
 8002178:	2440      	movs	r4, #64	; 0x40
 800217a:	1a64      	subs	r4, r4, r1
 800217c:	4649      	mov	r1, r9
 800217e:	40a1      	lsls	r1, r4
 8002180:	430b      	orrs	r3, r1
 8002182:	4698      	mov	r8, r3
 8002184:	4643      	mov	r3, r8
 8002186:	1e5c      	subs	r4, r3, #1
 8002188:	41a3      	sbcs	r3, r4
 800218a:	432b      	orrs	r3, r5
 800218c:	e776      	b.n	800207c <__aeabi_dsub+0x4e8>
 800218e:	2a00      	cmp	r2, #0
 8002190:	d0e1      	beq.n	8002156 <__aeabi_dsub+0x5c2>
 8002192:	003a      	movs	r2, r7
 8002194:	08db      	lsrs	r3, r3, #3
 8002196:	4302      	orrs	r2, r0
 8002198:	d100      	bne.n	800219c <__aeabi_dsub+0x608>
 800219a:	e6b8      	b.n	8001f0e <__aeabi_dsub+0x37a>
 800219c:	464a      	mov	r2, r9
 800219e:	0752      	lsls	r2, r2, #29
 80021a0:	2480      	movs	r4, #128	; 0x80
 80021a2:	4313      	orrs	r3, r2
 80021a4:	464a      	mov	r2, r9
 80021a6:	0324      	lsls	r4, r4, #12
 80021a8:	08d2      	lsrs	r2, r2, #3
 80021aa:	4222      	tst	r2, r4
 80021ac:	d007      	beq.n	80021be <__aeabi_dsub+0x62a>
 80021ae:	08fe      	lsrs	r6, r7, #3
 80021b0:	4226      	tst	r6, r4
 80021b2:	d104      	bne.n	80021be <__aeabi_dsub+0x62a>
 80021b4:	465d      	mov	r5, fp
 80021b6:	0032      	movs	r2, r6
 80021b8:	08c3      	lsrs	r3, r0, #3
 80021ba:	077f      	lsls	r7, r7, #29
 80021bc:	433b      	orrs	r3, r7
 80021be:	0f59      	lsrs	r1, r3, #29
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	0749      	lsls	r1, r1, #29
 80021c4:	08db      	lsrs	r3, r3, #3
 80021c6:	430b      	orrs	r3, r1
 80021c8:	e6a6      	b.n	8001f18 <__aeabi_dsub+0x384>
 80021ca:	1ac4      	subs	r4, r0, r3
 80021cc:	42a0      	cmp	r0, r4
 80021ce:	4180      	sbcs	r0, r0
 80021d0:	464b      	mov	r3, r9
 80021d2:	4240      	negs	r0, r0
 80021d4:	1aff      	subs	r7, r7, r3
 80021d6:	1a3b      	subs	r3, r7, r0
 80021d8:	469a      	mov	sl, r3
 80021da:	465d      	mov	r5, fp
 80021dc:	2601      	movs	r6, #1
 80021de:	e533      	b.n	8001c48 <__aeabi_dsub+0xb4>
 80021e0:	003b      	movs	r3, r7
 80021e2:	4303      	orrs	r3, r0
 80021e4:	d100      	bne.n	80021e8 <__aeabi_dsub+0x654>
 80021e6:	e715      	b.n	8002014 <__aeabi_dsub+0x480>
 80021e8:	08c0      	lsrs	r0, r0, #3
 80021ea:	077b      	lsls	r3, r7, #29
 80021ec:	465d      	mov	r5, fp
 80021ee:	4303      	orrs	r3, r0
 80021f0:	08fa      	lsrs	r2, r7, #3
 80021f2:	e666      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 80021f4:	08c0      	lsrs	r0, r0, #3
 80021f6:	077b      	lsls	r3, r7, #29
 80021f8:	4303      	orrs	r3, r0
 80021fa:	08fa      	lsrs	r2, r7, #3
 80021fc:	e65e      	b.n	8001ebc <__aeabi_dsub+0x328>
 80021fe:	003a      	movs	r2, r7
 8002200:	08db      	lsrs	r3, r3, #3
 8002202:	4302      	orrs	r2, r0
 8002204:	d100      	bne.n	8002208 <__aeabi_dsub+0x674>
 8002206:	e682      	b.n	8001f0e <__aeabi_dsub+0x37a>
 8002208:	464a      	mov	r2, r9
 800220a:	0752      	lsls	r2, r2, #29
 800220c:	2480      	movs	r4, #128	; 0x80
 800220e:	4313      	orrs	r3, r2
 8002210:	464a      	mov	r2, r9
 8002212:	0324      	lsls	r4, r4, #12
 8002214:	08d2      	lsrs	r2, r2, #3
 8002216:	4222      	tst	r2, r4
 8002218:	d007      	beq.n	800222a <__aeabi_dsub+0x696>
 800221a:	08fe      	lsrs	r6, r7, #3
 800221c:	4226      	tst	r6, r4
 800221e:	d104      	bne.n	800222a <__aeabi_dsub+0x696>
 8002220:	465d      	mov	r5, fp
 8002222:	0032      	movs	r2, r6
 8002224:	08c3      	lsrs	r3, r0, #3
 8002226:	077f      	lsls	r7, r7, #29
 8002228:	433b      	orrs	r3, r7
 800222a:	0f59      	lsrs	r1, r3, #29
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	08db      	lsrs	r3, r3, #3
 8002230:	0749      	lsls	r1, r1, #29
 8002232:	430b      	orrs	r3, r1
 8002234:	e670      	b.n	8001f18 <__aeabi_dsub+0x384>
 8002236:	08c0      	lsrs	r0, r0, #3
 8002238:	077b      	lsls	r3, r7, #29
 800223a:	4303      	orrs	r3, r0
 800223c:	08fa      	lsrs	r2, r7, #3
 800223e:	e640      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 8002240:	464c      	mov	r4, r9
 8002242:	3920      	subs	r1, #32
 8002244:	40cc      	lsrs	r4, r1
 8002246:	4661      	mov	r1, ip
 8002248:	2920      	cmp	r1, #32
 800224a:	d006      	beq.n	800225a <__aeabi_dsub+0x6c6>
 800224c:	4666      	mov	r6, ip
 800224e:	2140      	movs	r1, #64	; 0x40
 8002250:	1b89      	subs	r1, r1, r6
 8002252:	464e      	mov	r6, r9
 8002254:	408e      	lsls	r6, r1
 8002256:	4333      	orrs	r3, r6
 8002258:	4698      	mov	r8, r3
 800225a:	4643      	mov	r3, r8
 800225c:	1e59      	subs	r1, r3, #1
 800225e:	418b      	sbcs	r3, r1
 8002260:	431c      	orrs	r4, r3
 8002262:	e5d8      	b.n	8001e16 <__aeabi_dsub+0x282>
 8002264:	181c      	adds	r4, r3, r0
 8002266:	4284      	cmp	r4, r0
 8002268:	4180      	sbcs	r0, r0
 800226a:	444f      	add	r7, r9
 800226c:	46ba      	mov	sl, r7
 800226e:	4240      	negs	r0, r0
 8002270:	4482      	add	sl, r0
 8002272:	e6d9      	b.n	8002028 <__aeabi_dsub+0x494>
 8002274:	4653      	mov	r3, sl
 8002276:	4323      	orrs	r3, r4
 8002278:	d100      	bne.n	800227c <__aeabi_dsub+0x6e8>
 800227a:	e6cb      	b.n	8002014 <__aeabi_dsub+0x480>
 800227c:	e614      	b.n	8001ea8 <__aeabi_dsub+0x314>
 800227e:	46c0      	nop			; (mov r8, r8)
 8002280:	000007ff 	.word	0x000007ff
 8002284:	ff7fffff 	.word	0xff7fffff
 8002288:	000007fe 	.word	0x000007fe
 800228c:	2300      	movs	r3, #0
 800228e:	4a01      	ldr	r2, [pc, #4]	; (8002294 <__aeabi_dsub+0x700>)
 8002290:	001c      	movs	r4, r3
 8002292:	e529      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8002294:	000007ff 	.word	0x000007ff

08002298 <__aeabi_dcmpun>:
 8002298:	b570      	push	{r4, r5, r6, lr}
 800229a:	0005      	movs	r5, r0
 800229c:	480c      	ldr	r0, [pc, #48]	; (80022d0 <__aeabi_dcmpun+0x38>)
 800229e:	031c      	lsls	r4, r3, #12
 80022a0:	0016      	movs	r6, r2
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	030a      	lsls	r2, r1, #12
 80022a6:	0049      	lsls	r1, r1, #1
 80022a8:	0b12      	lsrs	r2, r2, #12
 80022aa:	0d49      	lsrs	r1, r1, #21
 80022ac:	0b24      	lsrs	r4, r4, #12
 80022ae:	0d5b      	lsrs	r3, r3, #21
 80022b0:	4281      	cmp	r1, r0
 80022b2:	d008      	beq.n	80022c6 <__aeabi_dcmpun+0x2e>
 80022b4:	4a06      	ldr	r2, [pc, #24]	; (80022d0 <__aeabi_dcmpun+0x38>)
 80022b6:	2000      	movs	r0, #0
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d103      	bne.n	80022c4 <__aeabi_dcmpun+0x2c>
 80022bc:	0020      	movs	r0, r4
 80022be:	4330      	orrs	r0, r6
 80022c0:	1e43      	subs	r3, r0, #1
 80022c2:	4198      	sbcs	r0, r3
 80022c4:	bd70      	pop	{r4, r5, r6, pc}
 80022c6:	2001      	movs	r0, #1
 80022c8:	432a      	orrs	r2, r5
 80022ca:	d1fb      	bne.n	80022c4 <__aeabi_dcmpun+0x2c>
 80022cc:	e7f2      	b.n	80022b4 <__aeabi_dcmpun+0x1c>
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	000007ff 	.word	0x000007ff

080022d4 <__aeabi_d2iz>:
 80022d4:	000a      	movs	r2, r1
 80022d6:	b530      	push	{r4, r5, lr}
 80022d8:	4c13      	ldr	r4, [pc, #76]	; (8002328 <__aeabi_d2iz+0x54>)
 80022da:	0053      	lsls	r3, r2, #1
 80022dc:	0309      	lsls	r1, r1, #12
 80022de:	0005      	movs	r5, r0
 80022e0:	0b09      	lsrs	r1, r1, #12
 80022e2:	2000      	movs	r0, #0
 80022e4:	0d5b      	lsrs	r3, r3, #21
 80022e6:	0fd2      	lsrs	r2, r2, #31
 80022e8:	42a3      	cmp	r3, r4
 80022ea:	dd04      	ble.n	80022f6 <__aeabi_d2iz+0x22>
 80022ec:	480f      	ldr	r0, [pc, #60]	; (800232c <__aeabi_d2iz+0x58>)
 80022ee:	4283      	cmp	r3, r0
 80022f0:	dd02      	ble.n	80022f8 <__aeabi_d2iz+0x24>
 80022f2:	4b0f      	ldr	r3, [pc, #60]	; (8002330 <__aeabi_d2iz+0x5c>)
 80022f4:	18d0      	adds	r0, r2, r3
 80022f6:	bd30      	pop	{r4, r5, pc}
 80022f8:	2080      	movs	r0, #128	; 0x80
 80022fa:	0340      	lsls	r0, r0, #13
 80022fc:	4301      	orrs	r1, r0
 80022fe:	480d      	ldr	r0, [pc, #52]	; (8002334 <__aeabi_d2iz+0x60>)
 8002300:	1ac0      	subs	r0, r0, r3
 8002302:	281f      	cmp	r0, #31
 8002304:	dd08      	ble.n	8002318 <__aeabi_d2iz+0x44>
 8002306:	480c      	ldr	r0, [pc, #48]	; (8002338 <__aeabi_d2iz+0x64>)
 8002308:	1ac3      	subs	r3, r0, r3
 800230a:	40d9      	lsrs	r1, r3
 800230c:	000b      	movs	r3, r1
 800230e:	4258      	negs	r0, r3
 8002310:	2a00      	cmp	r2, #0
 8002312:	d1f0      	bne.n	80022f6 <__aeabi_d2iz+0x22>
 8002314:	0018      	movs	r0, r3
 8002316:	e7ee      	b.n	80022f6 <__aeabi_d2iz+0x22>
 8002318:	4c08      	ldr	r4, [pc, #32]	; (800233c <__aeabi_d2iz+0x68>)
 800231a:	40c5      	lsrs	r5, r0
 800231c:	46a4      	mov	ip, r4
 800231e:	4463      	add	r3, ip
 8002320:	4099      	lsls	r1, r3
 8002322:	000b      	movs	r3, r1
 8002324:	432b      	orrs	r3, r5
 8002326:	e7f2      	b.n	800230e <__aeabi_d2iz+0x3a>
 8002328:	000003fe 	.word	0x000003fe
 800232c:	0000041d 	.word	0x0000041d
 8002330:	7fffffff 	.word	0x7fffffff
 8002334:	00000433 	.word	0x00000433
 8002338:	00000413 	.word	0x00000413
 800233c:	fffffbed 	.word	0xfffffbed

08002340 <__aeabi_i2d>:
 8002340:	b570      	push	{r4, r5, r6, lr}
 8002342:	2800      	cmp	r0, #0
 8002344:	d016      	beq.n	8002374 <__aeabi_i2d+0x34>
 8002346:	17c3      	asrs	r3, r0, #31
 8002348:	18c5      	adds	r5, r0, r3
 800234a:	405d      	eors	r5, r3
 800234c:	0fc4      	lsrs	r4, r0, #31
 800234e:	0028      	movs	r0, r5
 8002350:	f000 f8d2 	bl	80024f8 <__clzsi2>
 8002354:	4b11      	ldr	r3, [pc, #68]	; (800239c <__aeabi_i2d+0x5c>)
 8002356:	1a1b      	subs	r3, r3, r0
 8002358:	280a      	cmp	r0, #10
 800235a:	dc16      	bgt.n	800238a <__aeabi_i2d+0x4a>
 800235c:	0002      	movs	r2, r0
 800235e:	002e      	movs	r6, r5
 8002360:	3215      	adds	r2, #21
 8002362:	4096      	lsls	r6, r2
 8002364:	220b      	movs	r2, #11
 8002366:	1a12      	subs	r2, r2, r0
 8002368:	40d5      	lsrs	r5, r2
 800236a:	055b      	lsls	r3, r3, #21
 800236c:	032d      	lsls	r5, r5, #12
 800236e:	0b2d      	lsrs	r5, r5, #12
 8002370:	0d5b      	lsrs	r3, r3, #21
 8002372:	e003      	b.n	800237c <__aeabi_i2d+0x3c>
 8002374:	2400      	movs	r4, #0
 8002376:	2300      	movs	r3, #0
 8002378:	2500      	movs	r5, #0
 800237a:	2600      	movs	r6, #0
 800237c:	051b      	lsls	r3, r3, #20
 800237e:	432b      	orrs	r3, r5
 8002380:	07e4      	lsls	r4, r4, #31
 8002382:	4323      	orrs	r3, r4
 8002384:	0030      	movs	r0, r6
 8002386:	0019      	movs	r1, r3
 8002388:	bd70      	pop	{r4, r5, r6, pc}
 800238a:	380b      	subs	r0, #11
 800238c:	4085      	lsls	r5, r0
 800238e:	055b      	lsls	r3, r3, #21
 8002390:	032d      	lsls	r5, r5, #12
 8002392:	2600      	movs	r6, #0
 8002394:	0b2d      	lsrs	r5, r5, #12
 8002396:	0d5b      	lsrs	r3, r3, #21
 8002398:	e7f0      	b.n	800237c <__aeabi_i2d+0x3c>
 800239a:	46c0      	nop			; (mov r8, r8)
 800239c:	0000041e 	.word	0x0000041e

080023a0 <__aeabi_ui2d>:
 80023a0:	b510      	push	{r4, lr}
 80023a2:	1e04      	subs	r4, r0, #0
 80023a4:	d010      	beq.n	80023c8 <__aeabi_ui2d+0x28>
 80023a6:	f000 f8a7 	bl	80024f8 <__clzsi2>
 80023aa:	4b0f      	ldr	r3, [pc, #60]	; (80023e8 <__aeabi_ui2d+0x48>)
 80023ac:	1a1b      	subs	r3, r3, r0
 80023ae:	280a      	cmp	r0, #10
 80023b0:	dc11      	bgt.n	80023d6 <__aeabi_ui2d+0x36>
 80023b2:	220b      	movs	r2, #11
 80023b4:	0021      	movs	r1, r4
 80023b6:	1a12      	subs	r2, r2, r0
 80023b8:	40d1      	lsrs	r1, r2
 80023ba:	3015      	adds	r0, #21
 80023bc:	030a      	lsls	r2, r1, #12
 80023be:	055b      	lsls	r3, r3, #21
 80023c0:	4084      	lsls	r4, r0
 80023c2:	0b12      	lsrs	r2, r2, #12
 80023c4:	0d5b      	lsrs	r3, r3, #21
 80023c6:	e001      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023c8:	2300      	movs	r3, #0
 80023ca:	2200      	movs	r2, #0
 80023cc:	051b      	lsls	r3, r3, #20
 80023ce:	4313      	orrs	r3, r2
 80023d0:	0020      	movs	r0, r4
 80023d2:	0019      	movs	r1, r3
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	0022      	movs	r2, r4
 80023d8:	380b      	subs	r0, #11
 80023da:	4082      	lsls	r2, r0
 80023dc:	055b      	lsls	r3, r3, #21
 80023de:	0312      	lsls	r2, r2, #12
 80023e0:	2400      	movs	r4, #0
 80023e2:	0b12      	lsrs	r2, r2, #12
 80023e4:	0d5b      	lsrs	r3, r3, #21
 80023e6:	e7f1      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023e8:	0000041e 	.word	0x0000041e

080023ec <__aeabi_d2f>:
 80023ec:	0002      	movs	r2, r0
 80023ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023f0:	004b      	lsls	r3, r1, #1
 80023f2:	030d      	lsls	r5, r1, #12
 80023f4:	0f40      	lsrs	r0, r0, #29
 80023f6:	0d5b      	lsrs	r3, r3, #21
 80023f8:	0fcc      	lsrs	r4, r1, #31
 80023fa:	0a6d      	lsrs	r5, r5, #9
 80023fc:	493a      	ldr	r1, [pc, #232]	; (80024e8 <__aeabi_d2f+0xfc>)
 80023fe:	4305      	orrs	r5, r0
 8002400:	1c58      	adds	r0, r3, #1
 8002402:	00d7      	lsls	r7, r2, #3
 8002404:	4208      	tst	r0, r1
 8002406:	d00a      	beq.n	800241e <__aeabi_d2f+0x32>
 8002408:	4938      	ldr	r1, [pc, #224]	; (80024ec <__aeabi_d2f+0x100>)
 800240a:	1859      	adds	r1, r3, r1
 800240c:	29fe      	cmp	r1, #254	; 0xfe
 800240e:	dd16      	ble.n	800243e <__aeabi_d2f+0x52>
 8002410:	20ff      	movs	r0, #255	; 0xff
 8002412:	2200      	movs	r2, #0
 8002414:	05c0      	lsls	r0, r0, #23
 8002416:	4310      	orrs	r0, r2
 8002418:	07e4      	lsls	r4, r4, #31
 800241a:	4320      	orrs	r0, r4
 800241c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800241e:	2b00      	cmp	r3, #0
 8002420:	d106      	bne.n	8002430 <__aeabi_d2f+0x44>
 8002422:	433d      	orrs	r5, r7
 8002424:	d026      	beq.n	8002474 <__aeabi_d2f+0x88>
 8002426:	2205      	movs	r2, #5
 8002428:	0192      	lsls	r2, r2, #6
 800242a:	0a52      	lsrs	r2, r2, #9
 800242c:	b2d8      	uxtb	r0, r3
 800242e:	e7f1      	b.n	8002414 <__aeabi_d2f+0x28>
 8002430:	432f      	orrs	r7, r5
 8002432:	d0ed      	beq.n	8002410 <__aeabi_d2f+0x24>
 8002434:	2280      	movs	r2, #128	; 0x80
 8002436:	03d2      	lsls	r2, r2, #15
 8002438:	20ff      	movs	r0, #255	; 0xff
 800243a:	432a      	orrs	r2, r5
 800243c:	e7ea      	b.n	8002414 <__aeabi_d2f+0x28>
 800243e:	2900      	cmp	r1, #0
 8002440:	dd1b      	ble.n	800247a <__aeabi_d2f+0x8e>
 8002442:	0192      	lsls	r2, r2, #6
 8002444:	1e50      	subs	r0, r2, #1
 8002446:	4182      	sbcs	r2, r0
 8002448:	00ed      	lsls	r5, r5, #3
 800244a:	0f7f      	lsrs	r7, r7, #29
 800244c:	432a      	orrs	r2, r5
 800244e:	433a      	orrs	r2, r7
 8002450:	0753      	lsls	r3, r2, #29
 8002452:	d047      	beq.n	80024e4 <__aeabi_d2f+0xf8>
 8002454:	230f      	movs	r3, #15
 8002456:	4013      	ands	r3, r2
 8002458:	2b04      	cmp	r3, #4
 800245a:	d000      	beq.n	800245e <__aeabi_d2f+0x72>
 800245c:	3204      	adds	r2, #4
 800245e:	2380      	movs	r3, #128	; 0x80
 8002460:	04db      	lsls	r3, r3, #19
 8002462:	4013      	ands	r3, r2
 8002464:	d03e      	beq.n	80024e4 <__aeabi_d2f+0xf8>
 8002466:	1c48      	adds	r0, r1, #1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	d0d1      	beq.n	8002410 <__aeabi_d2f+0x24>
 800246c:	0192      	lsls	r2, r2, #6
 800246e:	0a52      	lsrs	r2, r2, #9
 8002470:	b2c0      	uxtb	r0, r0
 8002472:	e7cf      	b.n	8002414 <__aeabi_d2f+0x28>
 8002474:	2000      	movs	r0, #0
 8002476:	2200      	movs	r2, #0
 8002478:	e7cc      	b.n	8002414 <__aeabi_d2f+0x28>
 800247a:	000a      	movs	r2, r1
 800247c:	3217      	adds	r2, #23
 800247e:	db2f      	blt.n	80024e0 <__aeabi_d2f+0xf4>
 8002480:	2680      	movs	r6, #128	; 0x80
 8002482:	0436      	lsls	r6, r6, #16
 8002484:	432e      	orrs	r6, r5
 8002486:	251e      	movs	r5, #30
 8002488:	1a6d      	subs	r5, r5, r1
 800248a:	2d1f      	cmp	r5, #31
 800248c:	dd11      	ble.n	80024b2 <__aeabi_d2f+0xc6>
 800248e:	2202      	movs	r2, #2
 8002490:	4252      	negs	r2, r2
 8002492:	1a52      	subs	r2, r2, r1
 8002494:	0031      	movs	r1, r6
 8002496:	40d1      	lsrs	r1, r2
 8002498:	2d20      	cmp	r5, #32
 800249a:	d004      	beq.n	80024a6 <__aeabi_d2f+0xba>
 800249c:	4a14      	ldr	r2, [pc, #80]	; (80024f0 <__aeabi_d2f+0x104>)
 800249e:	4694      	mov	ip, r2
 80024a0:	4463      	add	r3, ip
 80024a2:	409e      	lsls	r6, r3
 80024a4:	4337      	orrs	r7, r6
 80024a6:	003a      	movs	r2, r7
 80024a8:	1e53      	subs	r3, r2, #1
 80024aa:	419a      	sbcs	r2, r3
 80024ac:	430a      	orrs	r2, r1
 80024ae:	2100      	movs	r1, #0
 80024b0:	e7ce      	b.n	8002450 <__aeabi_d2f+0x64>
 80024b2:	4a10      	ldr	r2, [pc, #64]	; (80024f4 <__aeabi_d2f+0x108>)
 80024b4:	0038      	movs	r0, r7
 80024b6:	4694      	mov	ip, r2
 80024b8:	4463      	add	r3, ip
 80024ba:	4098      	lsls	r0, r3
 80024bc:	003a      	movs	r2, r7
 80024be:	1e41      	subs	r1, r0, #1
 80024c0:	4188      	sbcs	r0, r1
 80024c2:	409e      	lsls	r6, r3
 80024c4:	40ea      	lsrs	r2, r5
 80024c6:	4330      	orrs	r0, r6
 80024c8:	4302      	orrs	r2, r0
 80024ca:	2100      	movs	r1, #0
 80024cc:	0753      	lsls	r3, r2, #29
 80024ce:	d1c1      	bne.n	8002454 <__aeabi_d2f+0x68>
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	0013      	movs	r3, r2
 80024d4:	04c9      	lsls	r1, r1, #19
 80024d6:	2001      	movs	r0, #1
 80024d8:	400b      	ands	r3, r1
 80024da:	420a      	tst	r2, r1
 80024dc:	d1c6      	bne.n	800246c <__aeabi_d2f+0x80>
 80024de:	e7a3      	b.n	8002428 <__aeabi_d2f+0x3c>
 80024e0:	2300      	movs	r3, #0
 80024e2:	e7a0      	b.n	8002426 <__aeabi_d2f+0x3a>
 80024e4:	000b      	movs	r3, r1
 80024e6:	e79f      	b.n	8002428 <__aeabi_d2f+0x3c>
 80024e8:	000007fe 	.word	0x000007fe
 80024ec:	fffffc80 	.word	0xfffffc80
 80024f0:	fffffca2 	.word	0xfffffca2
 80024f4:	fffffc82 	.word	0xfffffc82

080024f8 <__clzsi2>:
 80024f8:	211c      	movs	r1, #28
 80024fa:	2301      	movs	r3, #1
 80024fc:	041b      	lsls	r3, r3, #16
 80024fe:	4298      	cmp	r0, r3
 8002500:	d301      	bcc.n	8002506 <__clzsi2+0xe>
 8002502:	0c00      	lsrs	r0, r0, #16
 8002504:	3910      	subs	r1, #16
 8002506:	0a1b      	lsrs	r3, r3, #8
 8002508:	4298      	cmp	r0, r3
 800250a:	d301      	bcc.n	8002510 <__clzsi2+0x18>
 800250c:	0a00      	lsrs	r0, r0, #8
 800250e:	3908      	subs	r1, #8
 8002510:	091b      	lsrs	r3, r3, #4
 8002512:	4298      	cmp	r0, r3
 8002514:	d301      	bcc.n	800251a <__clzsi2+0x22>
 8002516:	0900      	lsrs	r0, r0, #4
 8002518:	3904      	subs	r1, #4
 800251a:	a202      	add	r2, pc, #8	; (adr r2, 8002524 <__clzsi2+0x2c>)
 800251c:	5c10      	ldrb	r0, [r2, r0]
 800251e:	1840      	adds	r0, r0, r1
 8002520:	4770      	bx	lr
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	02020304 	.word	0x02020304
 8002528:	01010101 	.word	0x01010101
	...

08002534 <__clzdi2>:
 8002534:	b510      	push	{r4, lr}
 8002536:	2900      	cmp	r1, #0
 8002538:	d103      	bne.n	8002542 <__clzdi2+0xe>
 800253a:	f7ff ffdd 	bl	80024f8 <__clzsi2>
 800253e:	3020      	adds	r0, #32
 8002540:	e002      	b.n	8002548 <__clzdi2+0x14>
 8002542:	0008      	movs	r0, r1
 8002544:	f7ff ffd8 	bl	80024f8 <__clzsi2>
 8002548:	bd10      	pop	{r4, pc}
 800254a:	46c0      	nop			; (mov r8, r8)

0800254c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800254c:	b5b0      	push	{r4, r5, r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002550:	f000 fe36 	bl	80031c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002554:	f000 f8cc 	bl	80026f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002558:	f000 fa60 	bl	8002a1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800255c:	f000 f9dc 	bl	8002918 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002560:	f000 f98c 	bl	800287c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002564:	f000 fa26 	bl	80029b4 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8002568:	f000 f90a 	bl	8002780 <MX_I2C1_Init>
  MX_TIM6_Init();
 800256c:	f000 f948 	bl	8002800 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit ( &huart2 , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 8002570:	4b51      	ldr	r3, [pc, #324]	; (80026b8 <main+0x16c>)
 8002572:	681c      	ldr	r4, [r3, #0]
 8002574:	4b50      	ldr	r3, [pc, #320]	; (80026b8 <main+0x16c>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	0018      	movs	r0, r3
 800257a:	f7fd fdc3 	bl	8000104 <strlen>
 800257e:	0003      	movs	r3, r0
 8002580:	b29a      	uxth	r2, r3
 8002582:	23fa      	movs	r3, #250	; 0xfa
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	484d      	ldr	r0, [pc, #308]	; (80026bc <main+0x170>)
 8002588:	0021      	movs	r1, r4
 800258a:	f002 fd95 	bl	80050b8 <HAL_UART_Transmit>
  __HAL_TIM_CLEAR_IT ( &htim6 , TIM_IT_UPDATE ) ;
 800258e:	4b4c      	ldr	r3, [pc, #304]	; (80026c0 <main+0x174>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2202      	movs	r2, #2
 8002594:	4252      	negs	r2, r2
 8002596:	611a      	str	r2, [r3, #16]
  my_astro_off () ;
 8002598:	f000 fada 	bl	8002b50 <my_astro_off>
  astronode_send_mpn_rr () ;
  astronode_send_msn_rr () ;
  astronode_send_mgi_rr () ;
  my_astro_off () ;
  */
  my_lx6_on () ;
 800259c:	f000 faea 	bl	8002b74 <my_lx6_on>
  my_ldg_on () ;
 80025a0:	f000 faca 	bl	8002b38 <my_ldg_on>
  fix_quality = 0 ;
 80025a4:	4b47      	ldr	r3, [pc, #284]	; (80026c4 <main+0x178>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	701a      	strb	r2, [r3, #0]
  can_see_nmea_rmc_flag = false ;
 80025aa:	4b47      	ldr	r3, [pc, #284]	; (80026c8 <main+0x17c>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]
  tim_seconds = 0 ;
 80025b0:	4b46      	ldr	r3, [pc, #280]	; (80026cc <main+0x180>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT ( &htim6 ) ;
 80025b6:	4b42      	ldr	r3, [pc, #264]	; (80026c0 <main+0x174>)
 80025b8:	0018      	movs	r0, r3
 80025ba:	f002 fa05 	bl	80049c8 <HAL_TIM_Base_Start_IT>
  while ( tim_seconds < 1200 )
 80025be:	e06e      	b.n	800269e <main+0x152>
  {
	  //HAL_UART_Receive ( HUART_Lx6 , &rxd_byte , 1 , UART_TIMEOUT ) ;
	  HAL_UART_Receive ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Receive nmea from DBG "sim_nmea_uart" python script
 80025c0:	23fa      	movs	r3, #250	; 0xfa
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4942      	ldr	r1, [pc, #264]	; (80026d0 <main+0x184>)
 80025c6:	483d      	ldr	r0, [pc, #244]	; (80026bc <main+0x170>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	f002 fe11 	bl	80051f0 <HAL_UART_Receive>
	  //HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
	  if ( rxd_byte )
 80025ce:	4b40      	ldr	r3, [pc, #256]	; (80026d0 <main+0x184>)
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d055      	beq.n	8002682 <main+0x136>
	  {
		  if ( my_nmea_message ( &rxd_byte , nmea_message , &i_nmea ) == 2 )
 80025d6:	4a3f      	ldr	r2, [pc, #252]	; (80026d4 <main+0x188>)
 80025d8:	493f      	ldr	r1, [pc, #252]	; (80026d8 <main+0x18c>)
 80025da:	4b3d      	ldr	r3, [pc, #244]	; (80026d0 <main+0x184>)
 80025dc:	0018      	movs	r0, r3
 80025de:	f003 fce2 	bl	8005fa6 <my_nmea_message>
 80025e2:	0003      	movs	r3, r0
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d14c      	bne.n	8002682 <main+0x136>
		  {
			  if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 80025e8:	4b3b      	ldr	r3, [pc, #236]	; (80026d8 <main+0x18c>)
 80025ea:	0018      	movs	r0, r3
 80025ec:	f003 fd9b 	bl	8006126 <is_my_nmea_checksum_ok>
 80025f0:	1e03      	subs	r3, r0, #0
 80025f2:	d046      	beq.n	8002682 <main+0x136>
			  {
				  HAL_UART_Transmit ( HUART_DBG , nmea_message , strlen ( (char*) nmea_message ) , UART_TIMEOUT ) ; // Transmit all nmea to DBG
 80025f4:	4b38      	ldr	r3, [pc, #224]	; (80026d8 <main+0x18c>)
 80025f6:	0018      	movs	r0, r3
 80025f8:	f7fd fd84 	bl	8000104 <strlen>
 80025fc:	0003      	movs	r3, r0
 80025fe:	b29a      	uxth	r2, r3
 8002600:	23fa      	movs	r3, #250	; 0xfa
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	4934      	ldr	r1, [pc, #208]	; (80026d8 <main+0x18c>)
 8002606:	482d      	ldr	r0, [pc, #180]	; (80026bc <main+0x170>)
 8002608:	f002 fd56 	bl	80050b8 <HAL_UART_Transmit>
				  if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 800260c:	4b33      	ldr	r3, [pc, #204]	; (80026dc <main+0x190>)
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4b31      	ldr	r3, [pc, #196]	; (80026d8 <main+0x18c>)
 8002612:	0011      	movs	r1, r2
 8002614:	0018      	movs	r0, r3
 8002616:	f005 fd4a 	bl	80080ae <strstr>
 800261a:	1e03      	subs	r3, r0, #0
 800261c:	d003      	beq.n	8002626 <main+0xda>
				  {
					  can_see_nmea_rmc_flag = true ;
 800261e:	4b2a      	ldr	r3, [pc, #168]	; (80026c8 <main+0x17c>)
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
					  __NOP();
 8002624:	46c0      	nop			; (mov r8, r8)
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) )
 8002626:	4b2e      	ldr	r3, [pc, #184]	; (80026e0 <main+0x194>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	4b2b      	ldr	r3, [pc, #172]	; (80026d8 <main+0x18c>)
 800262c:	0011      	movs	r1, r2
 800262e:	0018      	movs	r0, r3
 8002630:	f005 fd3d 	bl	80080ae <strstr>
 8002634:	1e03      	subs	r3, r0, #0
 8002636:	d024      	beq.n	8002682 <main+0x136>
				  {
					  nmea_fixed_mode_s = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 8002638:	4b27      	ldr	r3, [pc, #156]	; (80026d8 <main+0x18c>)
 800263a:	0018      	movs	r0, r3
 800263c:	f003 fd1f 	bl	800607e <get_my_nmea_gngsa_fixed_mode_s>
 8002640:	0003      	movs	r3, r0
 8002642:	001a      	movs	r2, r3
 8002644:	4b27      	ldr	r3, [pc, #156]	; (80026e4 <main+0x198>)
 8002646:	701a      	strb	r2, [r3, #0]
					  nmea_fixed_pdop_d = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 8002648:	4b23      	ldr	r3, [pc, #140]	; (80026d8 <main+0x18c>)
 800264a:	0018      	movs	r0, r3
 800264c:	f003 fd22 	bl	8006094 <get_my_nmea_gngsa_pdop_d>
 8002650:	0002      	movs	r2, r0
 8002652:	000b      	movs	r3, r1
 8002654:	4924      	ldr	r1, [pc, #144]	; (80026e8 <main+0x19c>)
 8002656:	600a      	str	r2, [r1, #0]
 8002658:	604b      	str	r3, [r1, #4]
					  if ( nmea_fixed_mode_s == NMEA_3D_FIX )
 800265a:	4b22      	ldr	r3, [pc, #136]	; (80026e4 <main+0x198>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	2b33      	cmp	r3, #51	; 0x33
 8002660:	d10f      	bne.n	8002682 <main+0x136>
					  {
						  if ( nmea_fixed_pdop_d <= NMEA_PDOP_MIN_THS_D )
 8002662:	4b21      	ldr	r3, [pc, #132]	; (80026e8 <main+0x19c>)
 8002664:	6818      	ldr	r0, [r3, #0]
 8002666:	6859      	ldr	r1, [r3, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	4b20      	ldr	r3, [pc, #128]	; (80026ec <main+0x1a0>)
 800266c:	f7fd fefc 	bl	8000468 <__aeabi_dcmple>
 8002670:	1e03      	subs	r3, r0, #0
 8002672:	d003      	beq.n	800267c <main+0x130>
						  {
							  fix_quality = 2 ;
 8002674:	4b13      	ldr	r3, [pc, #76]	; (80026c4 <main+0x178>)
 8002676:	2202      	movs	r2, #2
 8002678:	701a      	strb	r2, [r3, #0]
 800267a:	e002      	b.n	8002682 <main+0x136>
						  }
						  else
						  {
							  fix_quality = 1 ;
 800267c:	4b11      	ldr	r3, [pc, #68]	; (80026c4 <main+0x178>)
 800267e:	2201      	movs	r2, #1
 8002680:	701a      	strb	r2, [r3, #0]
				  }
				  */
			  }
		  }
	  }
	  rxd_byte = 0 ;
 8002682:	4b13      	ldr	r3, [pc, #76]	; (80026d0 <main+0x184>)
 8002684:	2200      	movs	r2, #0
 8002686:	701a      	strb	r2, [r3, #0]
	  if ( tim_seconds > 10 && !can_see_nmea_rmc_flag )
 8002688:	4b10      	ldr	r3, [pc, #64]	; (80026cc <main+0x180>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b0a      	cmp	r3, #10
 800268e:	d906      	bls.n	800269e <main+0x152>
 8002690:	4b0d      	ldr	r3, [pc, #52]	; (80026c8 <main+0x17c>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	2201      	movs	r2, #1
 8002696:	4053      	eors	r3, r2
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d106      	bne.n	80026ac <main+0x160>
  while ( tim_seconds < 1200 )
 800269e:	4b0b      	ldr	r3, [pc, #44]	; (80026cc <main+0x180>)
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	2396      	movs	r3, #150	; 0x96
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d38a      	bcc.n	80025c0 <main+0x74>
 80026aa:	e000      	b.n	80026ae <main+0x162>
	  {
		  break ;
 80026ac:	46c0      	nop			; (mov r8, r8)
	  }
  }
  HAL_TIM_Base_Stop_IT ( &htim6 ) ;
 80026ae:	4b04      	ldr	r3, [pc, #16]	; (80026c0 <main+0x174>)
 80026b0:	0018      	movs	r0, r3
 80026b2:	f002 f9e5 	bl	8004a80 <HAL_TIM_Base_Stop_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80026b6:	e7fe      	b.n	80026b6 <main+0x16a>
 80026b8:	20000000 	.word	0x20000000
 80026bc:	20000330 	.word	0x20000330
 80026c0:	20000250 	.word	0x20000250
 80026c4:	20000557 	.word	0x20000557
 80026c8:	2000056c 	.word	0x2000056c
 80026cc:	20000568 	.word	0x20000568
 80026d0:	20000458 	.word	0x20000458
 80026d4:	20000556 	.word	0x20000556
 80026d8:	2000045c 	.word	0x2000045c
 80026dc:	20000008 	.word	0x20000008
 80026e0:	20000004 	.word	0x20000004
 80026e4:	20000558 	.word	0x20000558
 80026e8:	20000560 	.word	0x20000560
 80026ec:	40140000 	.word	0x40140000

080026f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026f0:	b590      	push	{r4, r7, lr}
 80026f2:	b093      	sub	sp, #76	; 0x4c
 80026f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026f6:	2410      	movs	r4, #16
 80026f8:	193b      	adds	r3, r7, r4
 80026fa:	0018      	movs	r0, r3
 80026fc:	2338      	movs	r3, #56	; 0x38
 80026fe:	001a      	movs	r2, r3
 8002700:	2100      	movs	r1, #0
 8002702:	f005 fca7 	bl	8008054 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002706:	003b      	movs	r3, r7
 8002708:	0018      	movs	r0, r3
 800270a:	2310      	movs	r3, #16
 800270c:	001a      	movs	r2, r3
 800270e:	2100      	movs	r1, #0
 8002710:	f005 fca0 	bl	8008054 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002714:	2380      	movs	r3, #128	; 0x80
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	0018      	movs	r0, r3
 800271a:	f001 fa35 	bl	8003b88 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800271e:	193b      	adds	r3, r7, r4
 8002720:	2202      	movs	r2, #2
 8002722:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002724:	193b      	adds	r3, r7, r4
 8002726:	2280      	movs	r2, #128	; 0x80
 8002728:	0052      	lsls	r2, r2, #1
 800272a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800272c:	193b      	adds	r3, r7, r4
 800272e:	2200      	movs	r2, #0
 8002730:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002732:	193b      	adds	r3, r7, r4
 8002734:	2240      	movs	r2, #64	; 0x40
 8002736:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002738:	193b      	adds	r3, r7, r4
 800273a:	2200      	movs	r2, #0
 800273c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800273e:	193b      	adds	r3, r7, r4
 8002740:	0018      	movs	r0, r3
 8002742:	f001 fa6d 	bl	8003c20 <HAL_RCC_OscConfig>
 8002746:	1e03      	subs	r3, r0, #0
 8002748:	d001      	beq.n	800274e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800274a:	f000 fa41 	bl	8002bd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800274e:	003b      	movs	r3, r7
 8002750:	2207      	movs	r2, #7
 8002752:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002754:	003b      	movs	r3, r7
 8002756:	2200      	movs	r2, #0
 8002758:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800275a:	003b      	movs	r3, r7
 800275c:	2200      	movs	r2, #0
 800275e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002760:	003b      	movs	r3, r7
 8002762:	2200      	movs	r2, #0
 8002764:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002766:	003b      	movs	r3, r7
 8002768:	2100      	movs	r1, #0
 800276a:	0018      	movs	r0, r3
 800276c:	f001 fd72 	bl	8004254 <HAL_RCC_ClockConfig>
 8002770:	1e03      	subs	r3, r0, #0
 8002772:	d001      	beq.n	8002778 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002774:	f000 fa2c 	bl	8002bd0 <Error_Handler>
  }
}
 8002778:	46c0      	nop			; (mov r8, r8)
 800277a:	46bd      	mov	sp, r7
 800277c:	b013      	add	sp, #76	; 0x4c
 800277e:	bd90      	pop	{r4, r7, pc}

08002780 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002784:	4b1b      	ldr	r3, [pc, #108]	; (80027f4 <MX_I2C1_Init+0x74>)
 8002786:	4a1c      	ldr	r2, [pc, #112]	; (80027f8 <MX_I2C1_Init+0x78>)
 8002788:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800278a:	4b1a      	ldr	r3, [pc, #104]	; (80027f4 <MX_I2C1_Init+0x74>)
 800278c:	4a1b      	ldr	r2, [pc, #108]	; (80027fc <MX_I2C1_Init+0x7c>)
 800278e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002790:	4b18      	ldr	r3, [pc, #96]	; (80027f4 <MX_I2C1_Init+0x74>)
 8002792:	2200      	movs	r2, #0
 8002794:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002796:	4b17      	ldr	r3, [pc, #92]	; (80027f4 <MX_I2C1_Init+0x74>)
 8002798:	2201      	movs	r2, #1
 800279a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800279c:	4b15      	ldr	r3, [pc, #84]	; (80027f4 <MX_I2C1_Init+0x74>)
 800279e:	2200      	movs	r2, #0
 80027a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80027a2:	4b14      	ldr	r3, [pc, #80]	; (80027f4 <MX_I2C1_Init+0x74>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027a8:	4b12      	ldr	r3, [pc, #72]	; (80027f4 <MX_I2C1_Init+0x74>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027ae:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <MX_I2C1_Init+0x74>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027b4:	4b0f      	ldr	r3, [pc, #60]	; (80027f4 <MX_I2C1_Init+0x74>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027ba:	4b0e      	ldr	r3, [pc, #56]	; (80027f4 <MX_I2C1_Init+0x74>)
 80027bc:	0018      	movs	r0, r3
 80027be:	f001 f8b5 	bl	800392c <HAL_I2C_Init>
 80027c2:	1e03      	subs	r3, r0, #0
 80027c4:	d001      	beq.n	80027ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80027c6:	f000 fa03 	bl	8002bd0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80027ca:	4b0a      	ldr	r3, [pc, #40]	; (80027f4 <MX_I2C1_Init+0x74>)
 80027cc:	2100      	movs	r1, #0
 80027ce:	0018      	movs	r0, r3
 80027d0:	f001 f942 	bl	8003a58 <HAL_I2CEx_ConfigAnalogFilter>
 80027d4:	1e03      	subs	r3, r0, #0
 80027d6:	d001      	beq.n	80027dc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80027d8:	f000 f9fa 	bl	8002bd0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80027dc:	4b05      	ldr	r3, [pc, #20]	; (80027f4 <MX_I2C1_Init+0x74>)
 80027de:	2100      	movs	r1, #0
 80027e0:	0018      	movs	r0, r3
 80027e2:	f001 f985 	bl	8003af0 <HAL_I2CEx_ConfigDigitalFilter>
 80027e6:	1e03      	subs	r3, r0, #0
 80027e8:	d001      	beq.n	80027ee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80027ea:	f000 f9f1 	bl	8002bd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027ee:	46c0      	nop			; (mov r8, r8)
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	200001fc 	.word	0x200001fc
 80027f8:	40005400 	.word	0x40005400
 80027fc:	00303d5b 	.word	0x00303d5b

08002800 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002806:	1d3b      	adds	r3, r7, #4
 8002808:	0018      	movs	r0, r3
 800280a:	230c      	movs	r3, #12
 800280c:	001a      	movs	r2, r3
 800280e:	2100      	movs	r1, #0
 8002810:	f005 fc20 	bl	8008054 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002814:	4b15      	ldr	r3, [pc, #84]	; (800286c <MX_TIM6_Init+0x6c>)
 8002816:	4a16      	ldr	r2, [pc, #88]	; (8002870 <MX_TIM6_Init+0x70>)
 8002818:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 800281a:	4b14      	ldr	r3, [pc, #80]	; (800286c <MX_TIM6_Init+0x6c>)
 800281c:	4a15      	ldr	r2, [pc, #84]	; (8002874 <MX_TIM6_Init+0x74>)
 800281e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002820:	4b12      	ldr	r3, [pc, #72]	; (800286c <MX_TIM6_Init+0x6c>)
 8002822:	2200      	movs	r2, #0
 8002824:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002826:	4b11      	ldr	r3, [pc, #68]	; (800286c <MX_TIM6_Init+0x6c>)
 8002828:	4a13      	ldr	r2, [pc, #76]	; (8002878 <MX_TIM6_Init+0x78>)
 800282a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800282c:	4b0f      	ldr	r3, [pc, #60]	; (800286c <MX_TIM6_Init+0x6c>)
 800282e:	2200      	movs	r2, #0
 8002830:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002832:	4b0e      	ldr	r3, [pc, #56]	; (800286c <MX_TIM6_Init+0x6c>)
 8002834:	0018      	movs	r0, r3
 8002836:	f002 f86f 	bl	8004918 <HAL_TIM_Base_Init>
 800283a:	1e03      	subs	r3, r0, #0
 800283c:	d001      	beq.n	8002842 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800283e:	f000 f9c7 	bl	8002bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002842:	1d3b      	adds	r3, r7, #4
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002848:	1d3b      	adds	r3, r7, #4
 800284a:	2200      	movs	r2, #0
 800284c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800284e:	1d3a      	adds	r2, r7, #4
 8002850:	4b06      	ldr	r3, [pc, #24]	; (800286c <MX_TIM6_Init+0x6c>)
 8002852:	0011      	movs	r1, r2
 8002854:	0018      	movs	r0, r3
 8002856:	f002 fb13 	bl	8004e80 <HAL_TIMEx_MasterConfigSynchronization>
 800285a:	1e03      	subs	r3, r0, #0
 800285c:	d001      	beq.n	8002862 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 800285e:	f000 f9b7 	bl	8002bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002862:	46c0      	nop			; (mov r8, r8)
 8002864:	46bd      	mov	sp, r7
 8002866:	b004      	add	sp, #16
 8002868:	bd80      	pop	{r7, pc}
 800286a:	46c0      	nop			; (mov r8, r8)
 800286c:	20000250 	.word	0x20000250
 8002870:	40001000 	.word	0x40001000
 8002874:	00003e7f 	.word	0x00003e7f
 8002878:	000003e7 	.word	0x000003e7

0800287c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002880:	4b23      	ldr	r3, [pc, #140]	; (8002910 <MX_USART1_UART_Init+0x94>)
 8002882:	4a24      	ldr	r2, [pc, #144]	; (8002914 <MX_USART1_UART_Init+0x98>)
 8002884:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002886:	4b22      	ldr	r3, [pc, #136]	; (8002910 <MX_USART1_UART_Init+0x94>)
 8002888:	2296      	movs	r2, #150	; 0x96
 800288a:	0192      	lsls	r2, r2, #6
 800288c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800288e:	4b20      	ldr	r3, [pc, #128]	; (8002910 <MX_USART1_UART_Init+0x94>)
 8002890:	2200      	movs	r2, #0
 8002892:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002894:	4b1e      	ldr	r3, [pc, #120]	; (8002910 <MX_USART1_UART_Init+0x94>)
 8002896:	2200      	movs	r2, #0
 8002898:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800289a:	4b1d      	ldr	r3, [pc, #116]	; (8002910 <MX_USART1_UART_Init+0x94>)
 800289c:	2200      	movs	r2, #0
 800289e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028a0:	4b1b      	ldr	r3, [pc, #108]	; (8002910 <MX_USART1_UART_Init+0x94>)
 80028a2:	220c      	movs	r2, #12
 80028a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028a6:	4b1a      	ldr	r3, [pc, #104]	; (8002910 <MX_USART1_UART_Init+0x94>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028ac:	4b18      	ldr	r3, [pc, #96]	; (8002910 <MX_USART1_UART_Init+0x94>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028b2:	4b17      	ldr	r3, [pc, #92]	; (8002910 <MX_USART1_UART_Init+0x94>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80028b8:	4b15      	ldr	r3, [pc, #84]	; (8002910 <MX_USART1_UART_Init+0x94>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028be:	4b14      	ldr	r3, [pc, #80]	; (8002910 <MX_USART1_UART_Init+0x94>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028c4:	4b12      	ldr	r3, [pc, #72]	; (8002910 <MX_USART1_UART_Init+0x94>)
 80028c6:	0018      	movs	r0, r3
 80028c8:	f002 fb60 	bl	8004f8c <HAL_UART_Init>
 80028cc:	1e03      	subs	r3, r0, #0
 80028ce:	d001      	beq.n	80028d4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80028d0:	f000 f97e 	bl	8002bd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028d4:	4b0e      	ldr	r3, [pc, #56]	; (8002910 <MX_USART1_UART_Init+0x94>)
 80028d6:	2100      	movs	r1, #0
 80028d8:	0018      	movs	r0, r3
 80028da:	f003 fa2d 	bl	8005d38 <HAL_UARTEx_SetTxFifoThreshold>
 80028de:	1e03      	subs	r3, r0, #0
 80028e0:	d001      	beq.n	80028e6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80028e2:	f000 f975 	bl	8002bd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028e6:	4b0a      	ldr	r3, [pc, #40]	; (8002910 <MX_USART1_UART_Init+0x94>)
 80028e8:	2100      	movs	r1, #0
 80028ea:	0018      	movs	r0, r3
 80028ec:	f003 fa64 	bl	8005db8 <HAL_UARTEx_SetRxFifoThreshold>
 80028f0:	1e03      	subs	r3, r0, #0
 80028f2:	d001      	beq.n	80028f8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80028f4:	f000 f96c 	bl	8002bd0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80028f8:	4b05      	ldr	r3, [pc, #20]	; (8002910 <MX_USART1_UART_Init+0x94>)
 80028fa:	0018      	movs	r0, r3
 80028fc:	f003 f9e2 	bl	8005cc4 <HAL_UARTEx_DisableFifoMode>
 8002900:	1e03      	subs	r3, r0, #0
 8002902:	d001      	beq.n	8002908 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002904:	f000 f964 	bl	8002bd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002908:	46c0      	nop			; (mov r8, r8)
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	46c0      	nop			; (mov r8, r8)
 8002910:	2000029c 	.word	0x2000029c
 8002914:	40013800 	.word	0x40013800

08002918 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800291c:	4b23      	ldr	r3, [pc, #140]	; (80029ac <MX_USART2_UART_Init+0x94>)
 800291e:	4a24      	ldr	r2, [pc, #144]	; (80029b0 <MX_USART2_UART_Init+0x98>)
 8002920:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002922:	4b22      	ldr	r3, [pc, #136]	; (80029ac <MX_USART2_UART_Init+0x94>)
 8002924:	22e1      	movs	r2, #225	; 0xe1
 8002926:	0252      	lsls	r2, r2, #9
 8002928:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800292a:	4b20      	ldr	r3, [pc, #128]	; (80029ac <MX_USART2_UART_Init+0x94>)
 800292c:	2200      	movs	r2, #0
 800292e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002930:	4b1e      	ldr	r3, [pc, #120]	; (80029ac <MX_USART2_UART_Init+0x94>)
 8002932:	2200      	movs	r2, #0
 8002934:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002936:	4b1d      	ldr	r3, [pc, #116]	; (80029ac <MX_USART2_UART_Init+0x94>)
 8002938:	2200      	movs	r2, #0
 800293a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800293c:	4b1b      	ldr	r3, [pc, #108]	; (80029ac <MX_USART2_UART_Init+0x94>)
 800293e:	220c      	movs	r2, #12
 8002940:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002942:	4b1a      	ldr	r3, [pc, #104]	; (80029ac <MX_USART2_UART_Init+0x94>)
 8002944:	2200      	movs	r2, #0
 8002946:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002948:	4b18      	ldr	r3, [pc, #96]	; (80029ac <MX_USART2_UART_Init+0x94>)
 800294a:	2200      	movs	r2, #0
 800294c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800294e:	4b17      	ldr	r3, [pc, #92]	; (80029ac <MX_USART2_UART_Init+0x94>)
 8002950:	2200      	movs	r2, #0
 8002952:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002954:	4b15      	ldr	r3, [pc, #84]	; (80029ac <MX_USART2_UART_Init+0x94>)
 8002956:	2200      	movs	r2, #0
 8002958:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800295a:	4b14      	ldr	r3, [pc, #80]	; (80029ac <MX_USART2_UART_Init+0x94>)
 800295c:	2200      	movs	r2, #0
 800295e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002960:	4b12      	ldr	r3, [pc, #72]	; (80029ac <MX_USART2_UART_Init+0x94>)
 8002962:	0018      	movs	r0, r3
 8002964:	f002 fb12 	bl	8004f8c <HAL_UART_Init>
 8002968:	1e03      	subs	r3, r0, #0
 800296a:	d001      	beq.n	8002970 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800296c:	f000 f930 	bl	8002bd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002970:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <MX_USART2_UART_Init+0x94>)
 8002972:	2100      	movs	r1, #0
 8002974:	0018      	movs	r0, r3
 8002976:	f003 f9df 	bl	8005d38 <HAL_UARTEx_SetTxFifoThreshold>
 800297a:	1e03      	subs	r3, r0, #0
 800297c:	d001      	beq.n	8002982 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800297e:	f000 f927 	bl	8002bd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002982:	4b0a      	ldr	r3, [pc, #40]	; (80029ac <MX_USART2_UART_Init+0x94>)
 8002984:	2100      	movs	r1, #0
 8002986:	0018      	movs	r0, r3
 8002988:	f003 fa16 	bl	8005db8 <HAL_UARTEx_SetRxFifoThreshold>
 800298c:	1e03      	subs	r3, r0, #0
 800298e:	d001      	beq.n	8002994 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002990:	f000 f91e 	bl	8002bd0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002994:	4b05      	ldr	r3, [pc, #20]	; (80029ac <MX_USART2_UART_Init+0x94>)
 8002996:	0018      	movs	r0, r3
 8002998:	f003 f994 	bl	8005cc4 <HAL_UARTEx_DisableFifoMode>
 800299c:	1e03      	subs	r3, r0, #0
 800299e:	d001      	beq.n	80029a4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80029a0:	f000 f916 	bl	8002bd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029a4:	46c0      	nop			; (mov r8, r8)
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	46c0      	nop			; (mov r8, r8)
 80029ac:	20000330 	.word	0x20000330
 80029b0:	40004400 	.word	0x40004400

080029b4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80029b8:	4b16      	ldr	r3, [pc, #88]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029ba:	4a17      	ldr	r2, [pc, #92]	; (8002a18 <MX_USART3_UART_Init+0x64>)
 80029bc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80029be:	4b15      	ldr	r3, [pc, #84]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029c0:	2296      	movs	r2, #150	; 0x96
 80029c2:	0192      	lsls	r2, r2, #6
 80029c4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80029c6:	4b13      	ldr	r3, [pc, #76]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80029cc:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80029d2:	4b10      	ldr	r3, [pc, #64]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80029d8:	4b0e      	ldr	r3, [pc, #56]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029da:	220c      	movs	r2, #12
 80029dc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029de:	4b0d      	ldr	r3, [pc, #52]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80029e4:	4b0b      	ldr	r3, [pc, #44]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029ea:	4b0a      	ldr	r3, [pc, #40]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029f0:	4b08      	ldr	r3, [pc, #32]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029f6:	4b07      	ldr	r3, [pc, #28]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80029fc:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <MX_USART3_UART_Init+0x60>)
 80029fe:	0018      	movs	r0, r3
 8002a00:	f002 fac4 	bl	8004f8c <HAL_UART_Init>
 8002a04:	1e03      	subs	r3, r0, #0
 8002a06:	d001      	beq.n	8002a0c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002a08:	f000 f8e2 	bl	8002bd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002a0c:	46c0      	nop			; (mov r8, r8)
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	200003c4 	.word	0x200003c4
 8002a18:	40004800 	.word	0x40004800

08002a1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a1c:	b590      	push	{r4, r7, lr}
 8002a1e:	b08b      	sub	sp, #44	; 0x2c
 8002a20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a22:	2414      	movs	r4, #20
 8002a24:	193b      	adds	r3, r7, r4
 8002a26:	0018      	movs	r0, r3
 8002a28:	2314      	movs	r3, #20
 8002a2a:	001a      	movs	r2, r3
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	f005 fb11 	bl	8008054 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a32:	4b3d      	ldr	r3, [pc, #244]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a36:	4b3c      	ldr	r3, [pc, #240]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a38:	2104      	movs	r1, #4
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	635a      	str	r2, [r3, #52]	; 0x34
 8002a3e:	4b3a      	ldr	r3, [pc, #232]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a42:	2204      	movs	r2, #4
 8002a44:	4013      	ands	r3, r2
 8002a46:	613b      	str	r3, [r7, #16]
 8002a48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a4a:	4b37      	ldr	r3, [pc, #220]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a4e:	4b36      	ldr	r3, [pc, #216]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a50:	2120      	movs	r1, #32
 8002a52:	430a      	orrs	r2, r1
 8002a54:	635a      	str	r2, [r3, #52]	; 0x34
 8002a56:	4b34      	ldr	r3, [pc, #208]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a62:	4b31      	ldr	r3, [pc, #196]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a66:	4b30      	ldr	r3, [pc, #192]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a68:	2101      	movs	r1, #1
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	635a      	str	r2, [r3, #52]	; 0x34
 8002a6e:	4b2e      	ldr	r3, [pc, #184]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a72:	2201      	movs	r2, #1
 8002a74:	4013      	ands	r3, r2
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a7a:	4b2b      	ldr	r3, [pc, #172]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a7e:	4b2a      	ldr	r3, [pc, #168]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a80:	2102      	movs	r1, #2
 8002a82:	430a      	orrs	r2, r1
 8002a84:	635a      	str	r2, [r3, #52]	; 0x34
 8002a86:	4b28      	ldr	r3, [pc, #160]	; (8002b28 <MX_GPIO_Init+0x10c>)
 8002a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	607b      	str	r3, [r7, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin, GPIO_PIN_RESET);
 8002a92:	238c      	movs	r3, #140	; 0x8c
 8002a94:	015b      	lsls	r3, r3, #5
 8002a96:	4825      	ldr	r0, [pc, #148]	; (8002b2c <MX_GPIO_Init+0x110>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	0019      	movs	r1, r3
 8002a9c:	f000 ff28 	bl	80038f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002aa0:	4923      	ldr	r1, [pc, #140]	; (8002b30 <MX_GPIO_Init+0x114>)
 8002aa2:	23a0      	movs	r3, #160	; 0xa0
 8002aa4:	05db      	lsls	r3, r3, #23
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	f000 ff21 	bl	80038f0 <HAL_GPIO_WritePin>
                          |ASTRO_WAKEUP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : L86_RST_Pin ASTRO_RST_Pin L86_PWR_SW_Pin */
  GPIO_InitStruct.Pin = L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin;
 8002aae:	193b      	adds	r3, r7, r4
 8002ab0:	228c      	movs	r2, #140	; 0x8c
 8002ab2:	0152      	lsls	r2, r2, #5
 8002ab4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab6:	193b      	adds	r3, r7, r4
 8002ab8:	2201      	movs	r2, #1
 8002aba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abc:	193b      	adds	r3, r7, r4
 8002abe:	2200      	movs	r2, #0
 8002ac0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac2:	193b      	adds	r3, r7, r4
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ac8:	193b      	adds	r3, r7, r4
 8002aca:	4a18      	ldr	r2, [pc, #96]	; (8002b2c <MX_GPIO_Init+0x110>)
 8002acc:	0019      	movs	r1, r3
 8002ace:	0010      	movs	r0, r2
 8002ad0:	f000 fcda 	bl	8003488 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin ASTRO_PWR_SW_Pin ASTRO_RSTA11_Pin ASTRO_EVENT_Pin
                           ASTRO_WAKEUP_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002ad4:	193b      	adds	r3, r7, r4
 8002ad6:	4a16      	ldr	r2, [pc, #88]	; (8002b30 <MX_GPIO_Init+0x114>)
 8002ad8:	601a      	str	r2, [r3, #0]
                          |ASTRO_WAKEUP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ada:	193b      	adds	r3, r7, r4
 8002adc:	2201      	movs	r2, #1
 8002ade:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae0:	193b      	adds	r3, r7, r4
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ae6:	193b      	adds	r3, r7, r4
 8002ae8:	2200      	movs	r2, #0
 8002aea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aec:	193a      	adds	r2, r7, r4
 8002aee:	23a0      	movs	r3, #160	; 0xa0
 8002af0:	05db      	lsls	r3, r3, #23
 8002af2:	0011      	movs	r1, r2
 8002af4:	0018      	movs	r0, r3
 8002af6:	f000 fcc7 	bl	8003488 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIS_INT1_EXTI8_Pin LIS_INT2_EXTI9_Pin */
  GPIO_InitStruct.Pin = LIS_INT1_EXTI8_Pin|LIS_INT2_EXTI9_Pin;
 8002afa:	0021      	movs	r1, r4
 8002afc:	187b      	adds	r3, r7, r1
 8002afe:	22c0      	movs	r2, #192	; 0xc0
 8002b00:	0092      	lsls	r2, r2, #2
 8002b02:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b04:	187b      	adds	r3, r7, r1
 8002b06:	2288      	movs	r2, #136	; 0x88
 8002b08:	0352      	lsls	r2, r2, #13
 8002b0a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0c:	187b      	adds	r3, r7, r1
 8002b0e:	2200      	movs	r2, #0
 8002b10:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b12:	187b      	adds	r3, r7, r1
 8002b14:	4a07      	ldr	r2, [pc, #28]	; (8002b34 <MX_GPIO_Init+0x118>)
 8002b16:	0019      	movs	r1, r3
 8002b18:	0010      	movs	r0, r2
 8002b1a:	f000 fcb5 	bl	8003488 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b1e:	46c0      	nop			; (mov r8, r8)
 8002b20:	46bd      	mov	sp, r7
 8002b22:	b00b      	add	sp, #44	; 0x2c
 8002b24:	bd90      	pop	{r4, r7, pc}
 8002b26:	46c0      	nop			; (mov r8, r8)
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	50000800 	.word	0x50000800
 8002b30:	00009860 	.word	0x00009860
 8002b34:	50000400 	.word	0x50000400

08002b38 <my_ldg_on>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
    return ( get_systick () - starting_value > duration ) ? true : false ;
}
void my_ldg_on ( void )
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , LDG_Pin , GPIO_PIN_SET ) ;
 8002b3c:	23a0      	movs	r3, #160	; 0xa0
 8002b3e:	05db      	lsls	r3, r3, #23
 8002b40:	2201      	movs	r2, #1
 8002b42:	2120      	movs	r1, #32
 8002b44:	0018      	movs	r0, r3
 8002b46:	f000 fed3 	bl	80038f0 <HAL_GPIO_WritePin>
}
 8002b4a:	46c0      	nop			; (mov r8, r8)
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <my_astro_off>:
{
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_SET ) ;
	MX_USART1_UART_Init () ;
}
void my_astro_off ( void )
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8002b54:	23a0      	movs	r3, #160	; 0xa0
 8002b56:	05db      	lsls	r3, r3, #23
 8002b58:	2200      	movs	r2, #0
 8002b5a:	2140      	movs	r1, #64	; 0x40
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	f000 fec7 	bl	80038f0 <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( HUART_ASTRO ) ;
 8002b62:	4b03      	ldr	r3, [pc, #12]	; (8002b70 <my_astro_off+0x20>)
 8002b64:	0018      	movs	r0, r3
 8002b66:	f002 fa67 	bl	8005038 <HAL_UART_DeInit>
}
 8002b6a:	46c0      	nop			; (mov r8, r8)
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	2000029c 	.word	0x2000029c

08002b74 <my_lx6_on>:
void my_lx6_on ( void )
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOC , L86_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8002b78:	2380      	movs	r3, #128	; 0x80
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	4808      	ldr	r0, [pc, #32]	; (8002ba0 <my_lx6_on+0x2c>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	0019      	movs	r1, r3
 8002b82:	f000 feb5 	bl	80038f0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_SET ) ;
 8002b86:	2380      	movs	r3, #128	; 0x80
 8002b88:	015b      	lsls	r3, r3, #5
 8002b8a:	4805      	ldr	r0, [pc, #20]	; (8002ba0 <my_lx6_on+0x2c>)
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	0019      	movs	r1, r3
 8002b90:	f000 feae 	bl	80038f0 <HAL_GPIO_WritePin>
	MX_USART3_UART_Init () ;
 8002b94:	f7ff ff0e 	bl	80029b4 <MX_USART3_UART_Init>
}
 8002b98:	46c0      	nop			; (mov r8, r8)
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	46c0      	nop			; (mov r8, r8)
 8002ba0:	50000800 	.word	0x50000800

08002ba4 <HAL_TIM_PeriodElapsedCallback>:
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_RESET ) ;
	HAL_UART_DeInit ( HUART_Lx6 ) ;
}

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a05      	ldr	r2, [pc, #20]	; (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d104      	bne.n	8002bc0 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		tim_seconds++ ;
 8002bb6:	4b05      	ldr	r3, [pc, #20]	; (8002bcc <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	1c5a      	adds	r2, r3, #1
 8002bbc:	4b03      	ldr	r3, [pc, #12]	; (8002bcc <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002bbe:	601a      	str	r2, [r3, #0]
	}
}
 8002bc0:	46c0      	nop			; (mov r8, r8)
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	b002      	add	sp, #8
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40001000 	.word	0x40001000
 8002bcc:	20000568 	.word	0x20000568

08002bd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bd4:	b672      	cpsid	i
}
 8002bd6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bd8:	e7fe      	b.n	8002bd8 <Error_Handler+0x8>
	...

08002bdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002be2:	4b0f      	ldr	r3, [pc, #60]	; (8002c20 <HAL_MspInit+0x44>)
 8002be4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002be6:	4b0e      	ldr	r3, [pc, #56]	; (8002c20 <HAL_MspInit+0x44>)
 8002be8:	2101      	movs	r1, #1
 8002bea:	430a      	orrs	r2, r1
 8002bec:	641a      	str	r2, [r3, #64]	; 0x40
 8002bee:	4b0c      	ldr	r3, [pc, #48]	; (8002c20 <HAL_MspInit+0x44>)
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	607b      	str	r3, [r7, #4]
 8002bf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bfa:	4b09      	ldr	r3, [pc, #36]	; (8002c20 <HAL_MspInit+0x44>)
 8002bfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bfe:	4b08      	ldr	r3, [pc, #32]	; (8002c20 <HAL_MspInit+0x44>)
 8002c00:	2180      	movs	r1, #128	; 0x80
 8002c02:	0549      	lsls	r1, r1, #21
 8002c04:	430a      	orrs	r2, r1
 8002c06:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c08:	4b05      	ldr	r3, [pc, #20]	; (8002c20 <HAL_MspInit+0x44>)
 8002c0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c0c:	2380      	movs	r3, #128	; 0x80
 8002c0e:	055b      	lsls	r3, r3, #21
 8002c10:	4013      	ands	r3, r2
 8002c12:	603b      	str	r3, [r7, #0]
 8002c14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c16:	46c0      	nop			; (mov r8, r8)
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	b002      	add	sp, #8
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	46c0      	nop			; (mov r8, r8)
 8002c20:	40021000 	.word	0x40021000

08002c24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c24:	b590      	push	{r4, r7, lr}
 8002c26:	b097      	sub	sp, #92	; 0x5c
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c2c:	2344      	movs	r3, #68	; 0x44
 8002c2e:	18fb      	adds	r3, r7, r3
 8002c30:	0018      	movs	r0, r3
 8002c32:	2314      	movs	r3, #20
 8002c34:	001a      	movs	r2, r3
 8002c36:	2100      	movs	r1, #0
 8002c38:	f005 fa0c 	bl	8008054 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c3c:	2410      	movs	r4, #16
 8002c3e:	193b      	adds	r3, r7, r4
 8002c40:	0018      	movs	r0, r3
 8002c42:	2334      	movs	r3, #52	; 0x34
 8002c44:	001a      	movs	r2, r3
 8002c46:	2100      	movs	r1, #0
 8002c48:	f005 fa04 	bl	8008054 <memset>
  if(hi2c->Instance==I2C1)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a22      	ldr	r2, [pc, #136]	; (8002cdc <HAL_I2C_MspInit+0xb8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d13d      	bne.n	8002cd2 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002c56:	193b      	adds	r3, r7, r4
 8002c58:	2220      	movs	r2, #32
 8002c5a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c5c:	193b      	adds	r3, r7, r4
 8002c5e:	2200      	movs	r2, #0
 8002c60:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c62:	193b      	adds	r3, r7, r4
 8002c64:	0018      	movs	r0, r3
 8002c66:	f001 fc9f 	bl	80045a8 <HAL_RCCEx_PeriphCLKConfig>
 8002c6a:	1e03      	subs	r3, r0, #0
 8002c6c:	d001      	beq.n	8002c72 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002c6e:	f7ff ffaf 	bl	8002bd0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c72:	4b1b      	ldr	r3, [pc, #108]	; (8002ce0 <HAL_I2C_MspInit+0xbc>)
 8002c74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c76:	4b1a      	ldr	r3, [pc, #104]	; (8002ce0 <HAL_I2C_MspInit+0xbc>)
 8002c78:	2102      	movs	r1, #2
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	635a      	str	r2, [r3, #52]	; 0x34
 8002c7e:	4b18      	ldr	r3, [pc, #96]	; (8002ce0 <HAL_I2C_MspInit+0xbc>)
 8002c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c82:	2202      	movs	r2, #2
 8002c84:	4013      	ands	r3, r2
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LIS_SCL_Pin|LIS_SDA_Pin;
 8002c8a:	2144      	movs	r1, #68	; 0x44
 8002c8c:	187b      	adds	r3, r7, r1
 8002c8e:	22c0      	movs	r2, #192	; 0xc0
 8002c90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c92:	187b      	adds	r3, r7, r1
 8002c94:	2212      	movs	r2, #18
 8002c96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c98:	187b      	adds	r3, r7, r1
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9e:	187b      	adds	r3, r7, r1
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002ca4:	187b      	adds	r3, r7, r1
 8002ca6:	2206      	movs	r2, #6
 8002ca8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002caa:	187b      	adds	r3, r7, r1
 8002cac:	4a0d      	ldr	r2, [pc, #52]	; (8002ce4 <HAL_I2C_MspInit+0xc0>)
 8002cae:	0019      	movs	r1, r3
 8002cb0:	0010      	movs	r0, r2
 8002cb2:	f000 fbe9 	bl	8003488 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ce0 <HAL_I2C_MspInit+0xbc>)
 8002cb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cba:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <HAL_I2C_MspInit+0xbc>)
 8002cbc:	2180      	movs	r1, #128	; 0x80
 8002cbe:	0389      	lsls	r1, r1, #14
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	63da      	str	r2, [r3, #60]	; 0x3c
 8002cc4:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <HAL_I2C_MspInit+0xbc>)
 8002cc6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cc8:	2380      	movs	r3, #128	; 0x80
 8002cca:	039b      	lsls	r3, r3, #14
 8002ccc:	4013      	ands	r3, r2
 8002cce:	60bb      	str	r3, [r7, #8]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002cd2:	46c0      	nop			; (mov r8, r8)
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	b017      	add	sp, #92	; 0x5c
 8002cd8:	bd90      	pop	{r4, r7, pc}
 8002cda:	46c0      	nop			; (mov r8, r8)
 8002cdc:	40005400 	.word	0x40005400
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	50000400 	.word	0x50000400

08002ce8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a0d      	ldr	r2, [pc, #52]	; (8002d2c <HAL_TIM_Base_MspInit+0x44>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d113      	bne.n	8002d22 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002cfa:	4b0d      	ldr	r3, [pc, #52]	; (8002d30 <HAL_TIM_Base_MspInit+0x48>)
 8002cfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cfe:	4b0c      	ldr	r3, [pc, #48]	; (8002d30 <HAL_TIM_Base_MspInit+0x48>)
 8002d00:	2110      	movs	r1, #16
 8002d02:	430a      	orrs	r2, r1
 8002d04:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d06:	4b0a      	ldr	r3, [pc, #40]	; (8002d30 <HAL_TIM_Base_MspInit+0x48>)
 8002d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d0a:	2210      	movs	r2, #16
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	60fb      	str	r3, [r7, #12]
 8002d10:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 8002d12:	2200      	movs	r2, #0
 8002d14:	2100      	movs	r1, #0
 8002d16:	2011      	movs	r0, #17
 8002d18:	f000 fb84 	bl	8003424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8002d1c:	2011      	movs	r0, #17
 8002d1e:	f000 fb96 	bl	800344e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002d22:	46c0      	nop			; (mov r8, r8)
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b004      	add	sp, #16
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	46c0      	nop			; (mov r8, r8)
 8002d2c:	40001000 	.word	0x40001000
 8002d30:	40021000 	.word	0x40021000

08002d34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d34:	b590      	push	{r4, r7, lr}
 8002d36:	b09b      	sub	sp, #108	; 0x6c
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d3c:	2354      	movs	r3, #84	; 0x54
 8002d3e:	18fb      	adds	r3, r7, r3
 8002d40:	0018      	movs	r0, r3
 8002d42:	2314      	movs	r3, #20
 8002d44:	001a      	movs	r2, r3
 8002d46:	2100      	movs	r1, #0
 8002d48:	f005 f984 	bl	8008054 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d4c:	2420      	movs	r4, #32
 8002d4e:	193b      	adds	r3, r7, r4
 8002d50:	0018      	movs	r0, r3
 8002d52:	2334      	movs	r3, #52	; 0x34
 8002d54:	001a      	movs	r2, r3
 8002d56:	2100      	movs	r1, #0
 8002d58:	f005 f97c 	bl	8008054 <memset>
  if(huart->Instance==USART1)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a61      	ldr	r2, [pc, #388]	; (8002ee8 <HAL_UART_MspInit+0x1b4>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d140      	bne.n	8002de8 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002d66:	193b      	adds	r3, r7, r4
 8002d68:	2201      	movs	r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002d6c:	193b      	adds	r3, r7, r4
 8002d6e:	2200      	movs	r2, #0
 8002d70:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d72:	193b      	adds	r3, r7, r4
 8002d74:	0018      	movs	r0, r3
 8002d76:	f001 fc17 	bl	80045a8 <HAL_RCCEx_PeriphCLKConfig>
 8002d7a:	1e03      	subs	r3, r0, #0
 8002d7c:	d001      	beq.n	8002d82 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002d7e:	f7ff ff27 	bl	8002bd0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d82:	4b5a      	ldr	r3, [pc, #360]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002d84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d86:	4b59      	ldr	r3, [pc, #356]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002d88:	2180      	movs	r1, #128	; 0x80
 8002d8a:	01c9      	lsls	r1, r1, #7
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40
 8002d90:	4b56      	ldr	r3, [pc, #344]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002d92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d94:	2380      	movs	r3, #128	; 0x80
 8002d96:	01db      	lsls	r3, r3, #7
 8002d98:	4013      	ands	r3, r2
 8002d9a:	61fb      	str	r3, [r7, #28]
 8002d9c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9e:	4b53      	ldr	r3, [pc, #332]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002da0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002da2:	4b52      	ldr	r3, [pc, #328]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002da4:	2101      	movs	r1, #1
 8002da6:	430a      	orrs	r2, r1
 8002da8:	635a      	str	r2, [r3, #52]	; 0x34
 8002daa:	4b50      	ldr	r3, [pc, #320]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dae:	2201      	movs	r2, #1
 8002db0:	4013      	ands	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
 8002db4:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ASTRO_TXD_Pin|ASTRO_RXD_Pin;
 8002db6:	2154      	movs	r1, #84	; 0x54
 8002db8:	187b      	adds	r3, r7, r1
 8002dba:	22c0      	movs	r2, #192	; 0xc0
 8002dbc:	00d2      	lsls	r2, r2, #3
 8002dbe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc0:	187b      	adds	r3, r7, r1
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc6:	187b      	adds	r3, r7, r1
 8002dc8:	2200      	movs	r2, #0
 8002dca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dcc:	187b      	adds	r3, r7, r1
 8002dce:	2200      	movs	r2, #0
 8002dd0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002dd2:	187b      	adds	r3, r7, r1
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dd8:	187a      	adds	r2, r7, r1
 8002dda:	23a0      	movs	r3, #160	; 0xa0
 8002ddc:	05db      	lsls	r3, r3, #23
 8002dde:	0011      	movs	r1, r2
 8002de0:	0018      	movs	r0, r3
 8002de2:	f000 fb51 	bl	8003488 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002de6:	e07b      	b.n	8002ee0 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a40      	ldr	r2, [pc, #256]	; (8002ef0 <HAL_UART_MspInit+0x1bc>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d140      	bne.n	8002e74 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002df2:	2120      	movs	r1, #32
 8002df4:	187b      	adds	r3, r7, r1
 8002df6:	2202      	movs	r2, #2
 8002df8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002dfa:	187b      	adds	r3, r7, r1
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e00:	187b      	adds	r3, r7, r1
 8002e02:	0018      	movs	r0, r3
 8002e04:	f001 fbd0 	bl	80045a8 <HAL_RCCEx_PeriphCLKConfig>
 8002e08:	1e03      	subs	r3, r0, #0
 8002e0a:	d001      	beq.n	8002e10 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8002e0c:	f7ff fee0 	bl	8002bd0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e10:	4b36      	ldr	r3, [pc, #216]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002e12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e14:	4b35      	ldr	r3, [pc, #212]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002e16:	2180      	movs	r1, #128	; 0x80
 8002e18:	0289      	lsls	r1, r1, #10
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e1e:	4b33      	ldr	r3, [pc, #204]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002e20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e22:	2380      	movs	r3, #128	; 0x80
 8002e24:	029b      	lsls	r3, r3, #10
 8002e26:	4013      	ands	r3, r2
 8002e28:	617b      	str	r3, [r7, #20]
 8002e2a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e2c:	4b2f      	ldr	r3, [pc, #188]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002e2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e30:	4b2e      	ldr	r3, [pc, #184]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002e32:	2101      	movs	r1, #1
 8002e34:	430a      	orrs	r2, r1
 8002e36:	635a      	str	r2, [r3, #52]	; 0x34
 8002e38:	4b2c      	ldr	r3, [pc, #176]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	4013      	ands	r3, r2
 8002e40:	613b      	str	r3, [r7, #16]
 8002e42:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DBG_TXD_Pin|DBG_RXD_Pin;
 8002e44:	2154      	movs	r1, #84	; 0x54
 8002e46:	187b      	adds	r3, r7, r1
 8002e48:	220c      	movs	r2, #12
 8002e4a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4c:	187b      	adds	r3, r7, r1
 8002e4e:	2202      	movs	r2, #2
 8002e50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e52:	187b      	adds	r3, r7, r1
 8002e54:	2201      	movs	r2, #1
 8002e56:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e58:	187b      	adds	r3, r7, r1
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002e5e:	187b      	adds	r3, r7, r1
 8002e60:	2201      	movs	r2, #1
 8002e62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e64:	187a      	adds	r2, r7, r1
 8002e66:	23a0      	movs	r3, #160	; 0xa0
 8002e68:	05db      	lsls	r3, r3, #23
 8002e6a:	0011      	movs	r1, r2
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	f000 fb0b 	bl	8003488 <HAL_GPIO_Init>
}
 8002e72:	e035      	b.n	8002ee0 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART3)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a1e      	ldr	r2, [pc, #120]	; (8002ef4 <HAL_UART_MspInit+0x1c0>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d130      	bne.n	8002ee0 <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002e7e:	4b1b      	ldr	r3, [pc, #108]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002e80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e82:	4b1a      	ldr	r3, [pc, #104]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002e84:	2180      	movs	r1, #128	; 0x80
 8002e86:	02c9      	lsls	r1, r1, #11
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e8c:	4b17      	ldr	r3, [pc, #92]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002e8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e90:	2380      	movs	r3, #128	; 0x80
 8002e92:	02db      	lsls	r3, r3, #11
 8002e94:	4013      	ands	r3, r2
 8002e96:	60fb      	str	r3, [r7, #12]
 8002e98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e9a:	4b14      	ldr	r3, [pc, #80]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002e9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e9e:	4b13      	ldr	r3, [pc, #76]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002ea0:	2104      	movs	r1, #4
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	635a      	str	r2, [r3, #52]	; 0x34
 8002ea6:	4b11      	ldr	r3, [pc, #68]	; (8002eec <HAL_UART_MspInit+0x1b8>)
 8002ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eaa:	2204      	movs	r2, #4
 8002eac:	4013      	ands	r3, r2
 8002eae:	60bb      	str	r3, [r7, #8]
 8002eb0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = L86_RXD_Pin|L86_TXD_Pin;
 8002eb2:	2154      	movs	r1, #84	; 0x54
 8002eb4:	187b      	adds	r3, r7, r1
 8002eb6:	22c0      	movs	r2, #192	; 0xc0
 8002eb8:	0112      	lsls	r2, r2, #4
 8002eba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ebc:	187b      	adds	r3, r7, r1
 8002ebe:	2202      	movs	r2, #2
 8002ec0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec2:	187b      	adds	r3, r7, r1
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec8:	187b      	adds	r3, r7, r1
 8002eca:	2200      	movs	r2, #0
 8002ecc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8002ece:	187b      	adds	r3, r7, r1
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ed4:	187b      	adds	r3, r7, r1
 8002ed6:	4a08      	ldr	r2, [pc, #32]	; (8002ef8 <HAL_UART_MspInit+0x1c4>)
 8002ed8:	0019      	movs	r1, r3
 8002eda:	0010      	movs	r0, r2
 8002edc:	f000 fad4 	bl	8003488 <HAL_GPIO_Init>
}
 8002ee0:	46c0      	nop			; (mov r8, r8)
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	b01b      	add	sp, #108	; 0x6c
 8002ee6:	bd90      	pop	{r4, r7, pc}
 8002ee8:	40013800 	.word	0x40013800
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	40004400 	.word	0x40004400
 8002ef4:	40004800 	.word	0x40004800
 8002ef8:	50000800 	.word	0x50000800

08002efc <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a1c      	ldr	r2, [pc, #112]	; (8002f7c <HAL_UART_MspDeInit+0x80>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d10e      	bne.n	8002f2c <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002f0e:	4b1c      	ldr	r3, [pc, #112]	; (8002f80 <HAL_UART_MspDeInit+0x84>)
 8002f10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f12:	4b1b      	ldr	r3, [pc, #108]	; (8002f80 <HAL_UART_MspDeInit+0x84>)
 8002f14:	491b      	ldr	r1, [pc, #108]	; (8002f84 <HAL_UART_MspDeInit+0x88>)
 8002f16:	400a      	ands	r2, r1
 8002f18:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, ASTRO_TXD_Pin|ASTRO_RXD_Pin);
 8002f1a:	23c0      	movs	r3, #192	; 0xc0
 8002f1c:	00da      	lsls	r2, r3, #3
 8002f1e:	23a0      	movs	r3, #160	; 0xa0
 8002f20:	05db      	lsls	r3, r3, #23
 8002f22:	0011      	movs	r1, r2
 8002f24:	0018      	movs	r0, r3
 8002f26:	f000 fc13 	bl	8003750 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 8002f2a:	e023      	b.n	8002f74 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART2)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a15      	ldr	r2, [pc, #84]	; (8002f88 <HAL_UART_MspDeInit+0x8c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d10c      	bne.n	8002f50 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002f36:	4b12      	ldr	r3, [pc, #72]	; (8002f80 <HAL_UART_MspDeInit+0x84>)
 8002f38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f3a:	4b11      	ldr	r3, [pc, #68]	; (8002f80 <HAL_UART_MspDeInit+0x84>)
 8002f3c:	4913      	ldr	r1, [pc, #76]	; (8002f8c <HAL_UART_MspDeInit+0x90>)
 8002f3e:	400a      	ands	r2, r1
 8002f40:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TXD_Pin|DBG_RXD_Pin);
 8002f42:	23a0      	movs	r3, #160	; 0xa0
 8002f44:	05db      	lsls	r3, r3, #23
 8002f46:	210c      	movs	r1, #12
 8002f48:	0018      	movs	r0, r3
 8002f4a:	f000 fc01 	bl	8003750 <HAL_GPIO_DeInit>
}
 8002f4e:	e011      	b.n	8002f74 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART3)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a0e      	ldr	r2, [pc, #56]	; (8002f90 <HAL_UART_MspDeInit+0x94>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d10c      	bne.n	8002f74 <HAL_UART_MspDeInit+0x78>
    __HAL_RCC_USART3_CLK_DISABLE();
 8002f5a:	4b09      	ldr	r3, [pc, #36]	; (8002f80 <HAL_UART_MspDeInit+0x84>)
 8002f5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f5e:	4b08      	ldr	r3, [pc, #32]	; (8002f80 <HAL_UART_MspDeInit+0x84>)
 8002f60:	490c      	ldr	r1, [pc, #48]	; (8002f94 <HAL_UART_MspDeInit+0x98>)
 8002f62:	400a      	ands	r2, r1
 8002f64:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOC, L86_RXD_Pin|L86_TXD_Pin);
 8002f66:	23c0      	movs	r3, #192	; 0xc0
 8002f68:	011b      	lsls	r3, r3, #4
 8002f6a:	4a0b      	ldr	r2, [pc, #44]	; (8002f98 <HAL_UART_MspDeInit+0x9c>)
 8002f6c:	0019      	movs	r1, r3
 8002f6e:	0010      	movs	r0, r2
 8002f70:	f000 fbee 	bl	8003750 <HAL_GPIO_DeInit>
}
 8002f74:	46c0      	nop			; (mov r8, r8)
 8002f76:	46bd      	mov	sp, r7
 8002f78:	b002      	add	sp, #8
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	40013800 	.word	0x40013800
 8002f80:	40021000 	.word	0x40021000
 8002f84:	ffffbfff 	.word	0xffffbfff
 8002f88:	40004400 	.word	0x40004400
 8002f8c:	fffdffff 	.word	0xfffdffff
 8002f90:	40004800 	.word	0x40004800
 8002f94:	fffbffff 	.word	0xfffbffff
 8002f98:	50000800 	.word	0x50000800

08002f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fa0:	e7fe      	b.n	8002fa0 <NMI_Handler+0x4>

08002fa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fa6:	e7fe      	b.n	8002fa6 <HardFault_Handler+0x4>

08002fa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002fac:	46c0      	nop			; (mov r8, r8)
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fb6:	46c0      	nop			; (mov r8, r8)
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fc0:	f000 f968 	bl	8003294 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fc4:	46c0      	nop			; (mov r8, r8)
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002fd0:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	f001 fd82 	bl	8004adc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8002fd8:	46c0      	nop			; (mov r8, r8)
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	20000250 	.word	0x20000250

08002fe4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
  return 1;
 8002fe8:	2301      	movs	r3, #1
}
 8002fea:	0018      	movs	r0, r3
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <_kill>:

int _kill(int pid, int sig)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ffa:	f005 f8d3 	bl	80081a4 <__errno>
 8002ffe:	0003      	movs	r3, r0
 8003000:	2216      	movs	r2, #22
 8003002:	601a      	str	r2, [r3, #0]
  return -1;
 8003004:	2301      	movs	r3, #1
 8003006:	425b      	negs	r3, r3
}
 8003008:	0018      	movs	r0, r3
 800300a:	46bd      	mov	sp, r7
 800300c:	b002      	add	sp, #8
 800300e:	bd80      	pop	{r7, pc}

08003010 <_exit>:

void _exit (int status)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003018:	2301      	movs	r3, #1
 800301a:	425a      	negs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	0011      	movs	r1, r2
 8003020:	0018      	movs	r0, r3
 8003022:	f7ff ffe5 	bl	8002ff0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003026:	e7fe      	b.n	8003026 <_exit+0x16>

08003028 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]
 8003038:	e00a      	b.n	8003050 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800303a:	e000      	b.n	800303e <_read+0x16>
 800303c:	bf00      	nop
 800303e:	0001      	movs	r1, r0
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	60ba      	str	r2, [r7, #8]
 8003046:	b2ca      	uxtb	r2, r1
 8003048:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	3301      	adds	r3, #1
 800304e:	617b      	str	r3, [r7, #20]
 8003050:	697a      	ldr	r2, [r7, #20]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	429a      	cmp	r2, r3
 8003056:	dbf0      	blt.n	800303a <_read+0x12>
  }

  return len;
 8003058:	687b      	ldr	r3, [r7, #4]
}
 800305a:	0018      	movs	r0, r3
 800305c:	46bd      	mov	sp, r7
 800305e:	b006      	add	sp, #24
 8003060:	bd80      	pop	{r7, pc}

08003062 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b086      	sub	sp, #24
 8003066:	af00      	add	r7, sp, #0
 8003068:	60f8      	str	r0, [r7, #12]
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800306e:	2300      	movs	r3, #0
 8003070:	617b      	str	r3, [r7, #20]
 8003072:	e009      	b.n	8003088 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	1c5a      	adds	r2, r3, #1
 8003078:	60ba      	str	r2, [r7, #8]
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	0018      	movs	r0, r3
 800307e:	e000      	b.n	8003082 <_write+0x20>
 8003080:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	3301      	adds	r3, #1
 8003086:	617b      	str	r3, [r7, #20]
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	429a      	cmp	r2, r3
 800308e:	dbf1      	blt.n	8003074 <_write+0x12>
  }
  return len;
 8003090:	687b      	ldr	r3, [r7, #4]
}
 8003092:	0018      	movs	r0, r3
 8003094:	46bd      	mov	sp, r7
 8003096:	b006      	add	sp, #24
 8003098:	bd80      	pop	{r7, pc}

0800309a <_close>:

int _close(int file)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b082      	sub	sp, #8
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030a2:	2301      	movs	r3, #1
 80030a4:	425b      	negs	r3, r3
}
 80030a6:	0018      	movs	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	b002      	add	sp, #8
 80030ac:	bd80      	pop	{r7, pc}

080030ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b082      	sub	sp, #8
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
 80030b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	2280      	movs	r2, #128	; 0x80
 80030bc:	0192      	lsls	r2, r2, #6
 80030be:	605a      	str	r2, [r3, #4]
  return 0;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	0018      	movs	r0, r3
 80030c4:	46bd      	mov	sp, r7
 80030c6:	b002      	add	sp, #8
 80030c8:	bd80      	pop	{r7, pc}

080030ca <_isatty>:

int _isatty(int file)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b082      	sub	sp, #8
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030d2:	2301      	movs	r3, #1
}
 80030d4:	0018      	movs	r0, r3
 80030d6:	46bd      	mov	sp, r7
 80030d8:	b002      	add	sp, #8
 80030da:	bd80      	pop	{r7, pc}

080030dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	0018      	movs	r0, r3
 80030ec:	46bd      	mov	sp, r7
 80030ee:	b004      	add	sp, #16
 80030f0:	bd80      	pop	{r7, pc}
	...

080030f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030fc:	4a14      	ldr	r2, [pc, #80]	; (8003150 <_sbrk+0x5c>)
 80030fe:	4b15      	ldr	r3, [pc, #84]	; (8003154 <_sbrk+0x60>)
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003108:	4b13      	ldr	r3, [pc, #76]	; (8003158 <_sbrk+0x64>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d102      	bne.n	8003116 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003110:	4b11      	ldr	r3, [pc, #68]	; (8003158 <_sbrk+0x64>)
 8003112:	4a12      	ldr	r2, [pc, #72]	; (800315c <_sbrk+0x68>)
 8003114:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003116:	4b10      	ldr	r3, [pc, #64]	; (8003158 <_sbrk+0x64>)
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	18d3      	adds	r3, r2, r3
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	429a      	cmp	r2, r3
 8003122:	d207      	bcs.n	8003134 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003124:	f005 f83e 	bl	80081a4 <__errno>
 8003128:	0003      	movs	r3, r0
 800312a:	220c      	movs	r2, #12
 800312c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800312e:	2301      	movs	r3, #1
 8003130:	425b      	negs	r3, r3
 8003132:	e009      	b.n	8003148 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003134:	4b08      	ldr	r3, [pc, #32]	; (8003158 <_sbrk+0x64>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800313a:	4b07      	ldr	r3, [pc, #28]	; (8003158 <_sbrk+0x64>)
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	18d2      	adds	r2, r2, r3
 8003142:	4b05      	ldr	r3, [pc, #20]	; (8003158 <_sbrk+0x64>)
 8003144:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003146:	68fb      	ldr	r3, [r7, #12]
}
 8003148:	0018      	movs	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	b006      	add	sp, #24
 800314e:	bd80      	pop	{r7, pc}
 8003150:	20009000 	.word	0x20009000
 8003154:	00000400 	.word	0x00000400
 8003158:	20000570 	.word	0x20000570
 800315c:	200006c8 	.word	0x200006c8

08003160 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003164:	46c0      	nop			; (mov r8, r8)
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
	...

0800316c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800316c:	480d      	ldr	r0, [pc, #52]	; (80031a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800316e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003170:	f7ff fff6 	bl	8003160 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003174:	480c      	ldr	r0, [pc, #48]	; (80031a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003176:	490d      	ldr	r1, [pc, #52]	; (80031ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8003178:	4a0d      	ldr	r2, [pc, #52]	; (80031b0 <LoopForever+0xe>)
  movs r3, #0
 800317a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800317c:	e002      	b.n	8003184 <LoopCopyDataInit>

0800317e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800317e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003180:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003182:	3304      	adds	r3, #4

08003184 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003184:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003186:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003188:	d3f9      	bcc.n	800317e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800318a:	4a0a      	ldr	r2, [pc, #40]	; (80031b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800318c:	4c0a      	ldr	r4, [pc, #40]	; (80031b8 <LoopForever+0x16>)
  movs r3, #0
 800318e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003190:	e001      	b.n	8003196 <LoopFillZerobss>

08003192 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003192:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003194:	3204      	adds	r2, #4

08003196 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003196:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003198:	d3fb      	bcc.n	8003192 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800319a:	f005 f809 	bl	80081b0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800319e:	f7ff f9d5 	bl	800254c <main>

080031a2 <LoopForever>:

LoopForever:
  b LoopForever
 80031a2:	e7fe      	b.n	80031a2 <LoopForever>
  ldr   r0, =_estack
 80031a4:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80031a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031ac:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80031b0:	0800b10c 	.word	0x0800b10c
  ldr r2, =_sbss
 80031b4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80031b8:	200006c4 	.word	0x200006c4

080031bc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80031bc:	e7fe      	b.n	80031bc <ADC1_COMP_IRQHandler>
	...

080031c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80031c6:	1dfb      	adds	r3, r7, #7
 80031c8:	2200      	movs	r2, #0
 80031ca:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031cc:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <HAL_Init+0x3c>)
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	4b0a      	ldr	r3, [pc, #40]	; (80031fc <HAL_Init+0x3c>)
 80031d2:	2180      	movs	r1, #128	; 0x80
 80031d4:	0049      	lsls	r1, r1, #1
 80031d6:	430a      	orrs	r2, r1
 80031d8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031da:	2000      	movs	r0, #0
 80031dc:	f000 f810 	bl	8003200 <HAL_InitTick>
 80031e0:	1e03      	subs	r3, r0, #0
 80031e2:	d003      	beq.n	80031ec <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80031e4:	1dfb      	adds	r3, r7, #7
 80031e6:	2201      	movs	r2, #1
 80031e8:	701a      	strb	r2, [r3, #0]
 80031ea:	e001      	b.n	80031f0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80031ec:	f7ff fcf6 	bl	8002bdc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031f0:	1dfb      	adds	r3, r7, #7
 80031f2:	781b      	ldrb	r3, [r3, #0]
}
 80031f4:	0018      	movs	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	b002      	add	sp, #8
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	40022000 	.word	0x40022000

08003200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003200:	b590      	push	{r4, r7, lr}
 8003202:	b085      	sub	sp, #20
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003208:	230f      	movs	r3, #15
 800320a:	18fb      	adds	r3, r7, r3
 800320c:	2200      	movs	r2, #0
 800320e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003210:	4b1d      	ldr	r3, [pc, #116]	; (8003288 <HAL_InitTick+0x88>)
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d02b      	beq.n	8003270 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003218:	4b1c      	ldr	r3, [pc, #112]	; (800328c <HAL_InitTick+0x8c>)
 800321a:	681c      	ldr	r4, [r3, #0]
 800321c:	4b1a      	ldr	r3, [pc, #104]	; (8003288 <HAL_InitTick+0x88>)
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	0019      	movs	r1, r3
 8003222:	23fa      	movs	r3, #250	; 0xfa
 8003224:	0098      	lsls	r0, r3, #2
 8003226:	f7fc ff89 	bl	800013c <__udivsi3>
 800322a:	0003      	movs	r3, r0
 800322c:	0019      	movs	r1, r3
 800322e:	0020      	movs	r0, r4
 8003230:	f7fc ff84 	bl	800013c <__udivsi3>
 8003234:	0003      	movs	r3, r0
 8003236:	0018      	movs	r0, r3
 8003238:	f000 f919 	bl	800346e <HAL_SYSTICK_Config>
 800323c:	1e03      	subs	r3, r0, #0
 800323e:	d112      	bne.n	8003266 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b03      	cmp	r3, #3
 8003244:	d80a      	bhi.n	800325c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003246:	6879      	ldr	r1, [r7, #4]
 8003248:	2301      	movs	r3, #1
 800324a:	425b      	negs	r3, r3
 800324c:	2200      	movs	r2, #0
 800324e:	0018      	movs	r0, r3
 8003250:	f000 f8e8 	bl	8003424 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003254:	4b0e      	ldr	r3, [pc, #56]	; (8003290 <HAL_InitTick+0x90>)
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	601a      	str	r2, [r3, #0]
 800325a:	e00d      	b.n	8003278 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800325c:	230f      	movs	r3, #15
 800325e:	18fb      	adds	r3, r7, r3
 8003260:	2201      	movs	r2, #1
 8003262:	701a      	strb	r2, [r3, #0]
 8003264:	e008      	b.n	8003278 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003266:	230f      	movs	r3, #15
 8003268:	18fb      	adds	r3, r7, r3
 800326a:	2201      	movs	r2, #1
 800326c:	701a      	strb	r2, [r3, #0]
 800326e:	e003      	b.n	8003278 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003270:	230f      	movs	r3, #15
 8003272:	18fb      	adds	r3, r7, r3
 8003274:	2201      	movs	r2, #1
 8003276:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003278:	230f      	movs	r3, #15
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	781b      	ldrb	r3, [r3, #0]
}
 800327e:	0018      	movs	r0, r3
 8003280:	46bd      	mov	sp, r7
 8003282:	b005      	add	sp, #20
 8003284:	bd90      	pop	{r4, r7, pc}
 8003286:	46c0      	nop			; (mov r8, r8)
 8003288:	20000014 	.word	0x20000014
 800328c:	2000000c 	.word	0x2000000c
 8003290:	20000010 	.word	0x20000010

08003294 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003298:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <HAL_IncTick+0x1c>)
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	001a      	movs	r2, r3
 800329e:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <HAL_IncTick+0x20>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	18d2      	adds	r2, r2, r3
 80032a4:	4b03      	ldr	r3, [pc, #12]	; (80032b4 <HAL_IncTick+0x20>)
 80032a6:	601a      	str	r2, [r3, #0]
}
 80032a8:	46c0      	nop			; (mov r8, r8)
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	20000014 	.word	0x20000014
 80032b4:	20000574 	.word	0x20000574

080032b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  return uwTick;
 80032bc:	4b02      	ldr	r3, [pc, #8]	; (80032c8 <HAL_GetTick+0x10>)
 80032be:	681b      	ldr	r3, [r3, #0]
}
 80032c0:	0018      	movs	r0, r3
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	46c0      	nop			; (mov r8, r8)
 80032c8:	20000574 	.word	0x20000574

080032cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	0002      	movs	r2, r0
 80032d4:	1dfb      	adds	r3, r7, #7
 80032d6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80032d8:	1dfb      	adds	r3, r7, #7
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	2b7f      	cmp	r3, #127	; 0x7f
 80032de:	d809      	bhi.n	80032f4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032e0:	1dfb      	adds	r3, r7, #7
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	001a      	movs	r2, r3
 80032e6:	231f      	movs	r3, #31
 80032e8:	401a      	ands	r2, r3
 80032ea:	4b04      	ldr	r3, [pc, #16]	; (80032fc <__NVIC_EnableIRQ+0x30>)
 80032ec:	2101      	movs	r1, #1
 80032ee:	4091      	lsls	r1, r2
 80032f0:	000a      	movs	r2, r1
 80032f2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80032f4:	46c0      	nop			; (mov r8, r8)
 80032f6:	46bd      	mov	sp, r7
 80032f8:	b002      	add	sp, #8
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	e000e100 	.word	0xe000e100

08003300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003300:	b590      	push	{r4, r7, lr}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	0002      	movs	r2, r0
 8003308:	6039      	str	r1, [r7, #0]
 800330a:	1dfb      	adds	r3, r7, #7
 800330c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800330e:	1dfb      	adds	r3, r7, #7
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	2b7f      	cmp	r3, #127	; 0x7f
 8003314:	d828      	bhi.n	8003368 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003316:	4a2f      	ldr	r2, [pc, #188]	; (80033d4 <__NVIC_SetPriority+0xd4>)
 8003318:	1dfb      	adds	r3, r7, #7
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	b25b      	sxtb	r3, r3
 800331e:	089b      	lsrs	r3, r3, #2
 8003320:	33c0      	adds	r3, #192	; 0xc0
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	589b      	ldr	r3, [r3, r2]
 8003326:	1dfa      	adds	r2, r7, #7
 8003328:	7812      	ldrb	r2, [r2, #0]
 800332a:	0011      	movs	r1, r2
 800332c:	2203      	movs	r2, #3
 800332e:	400a      	ands	r2, r1
 8003330:	00d2      	lsls	r2, r2, #3
 8003332:	21ff      	movs	r1, #255	; 0xff
 8003334:	4091      	lsls	r1, r2
 8003336:	000a      	movs	r2, r1
 8003338:	43d2      	mvns	r2, r2
 800333a:	401a      	ands	r2, r3
 800333c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	019b      	lsls	r3, r3, #6
 8003342:	22ff      	movs	r2, #255	; 0xff
 8003344:	401a      	ands	r2, r3
 8003346:	1dfb      	adds	r3, r7, #7
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	0018      	movs	r0, r3
 800334c:	2303      	movs	r3, #3
 800334e:	4003      	ands	r3, r0
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003354:	481f      	ldr	r0, [pc, #124]	; (80033d4 <__NVIC_SetPriority+0xd4>)
 8003356:	1dfb      	adds	r3, r7, #7
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	b25b      	sxtb	r3, r3
 800335c:	089b      	lsrs	r3, r3, #2
 800335e:	430a      	orrs	r2, r1
 8003360:	33c0      	adds	r3, #192	; 0xc0
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003366:	e031      	b.n	80033cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003368:	4a1b      	ldr	r2, [pc, #108]	; (80033d8 <__NVIC_SetPriority+0xd8>)
 800336a:	1dfb      	adds	r3, r7, #7
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	0019      	movs	r1, r3
 8003370:	230f      	movs	r3, #15
 8003372:	400b      	ands	r3, r1
 8003374:	3b08      	subs	r3, #8
 8003376:	089b      	lsrs	r3, r3, #2
 8003378:	3306      	adds	r3, #6
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	18d3      	adds	r3, r2, r3
 800337e:	3304      	adds	r3, #4
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	1dfa      	adds	r2, r7, #7
 8003384:	7812      	ldrb	r2, [r2, #0]
 8003386:	0011      	movs	r1, r2
 8003388:	2203      	movs	r2, #3
 800338a:	400a      	ands	r2, r1
 800338c:	00d2      	lsls	r2, r2, #3
 800338e:	21ff      	movs	r1, #255	; 0xff
 8003390:	4091      	lsls	r1, r2
 8003392:	000a      	movs	r2, r1
 8003394:	43d2      	mvns	r2, r2
 8003396:	401a      	ands	r2, r3
 8003398:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	019b      	lsls	r3, r3, #6
 800339e:	22ff      	movs	r2, #255	; 0xff
 80033a0:	401a      	ands	r2, r3
 80033a2:	1dfb      	adds	r3, r7, #7
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	0018      	movs	r0, r3
 80033a8:	2303      	movs	r3, #3
 80033aa:	4003      	ands	r3, r0
 80033ac:	00db      	lsls	r3, r3, #3
 80033ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033b0:	4809      	ldr	r0, [pc, #36]	; (80033d8 <__NVIC_SetPriority+0xd8>)
 80033b2:	1dfb      	adds	r3, r7, #7
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	001c      	movs	r4, r3
 80033b8:	230f      	movs	r3, #15
 80033ba:	4023      	ands	r3, r4
 80033bc:	3b08      	subs	r3, #8
 80033be:	089b      	lsrs	r3, r3, #2
 80033c0:	430a      	orrs	r2, r1
 80033c2:	3306      	adds	r3, #6
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	18c3      	adds	r3, r0, r3
 80033c8:	3304      	adds	r3, #4
 80033ca:	601a      	str	r2, [r3, #0]
}
 80033cc:	46c0      	nop			; (mov r8, r8)
 80033ce:	46bd      	mov	sp, r7
 80033d0:	b003      	add	sp, #12
 80033d2:	bd90      	pop	{r4, r7, pc}
 80033d4:	e000e100 	.word	0xe000e100
 80033d8:	e000ed00 	.word	0xe000ed00

080033dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	1e5a      	subs	r2, r3, #1
 80033e8:	2380      	movs	r3, #128	; 0x80
 80033ea:	045b      	lsls	r3, r3, #17
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d301      	bcc.n	80033f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033f0:	2301      	movs	r3, #1
 80033f2:	e010      	b.n	8003416 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033f4:	4b0a      	ldr	r3, [pc, #40]	; (8003420 <SysTick_Config+0x44>)
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	3a01      	subs	r2, #1
 80033fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033fc:	2301      	movs	r3, #1
 80033fe:	425b      	negs	r3, r3
 8003400:	2103      	movs	r1, #3
 8003402:	0018      	movs	r0, r3
 8003404:	f7ff ff7c 	bl	8003300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003408:	4b05      	ldr	r3, [pc, #20]	; (8003420 <SysTick_Config+0x44>)
 800340a:	2200      	movs	r2, #0
 800340c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800340e:	4b04      	ldr	r3, [pc, #16]	; (8003420 <SysTick_Config+0x44>)
 8003410:	2207      	movs	r2, #7
 8003412:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003414:	2300      	movs	r3, #0
}
 8003416:	0018      	movs	r0, r3
 8003418:	46bd      	mov	sp, r7
 800341a:	b002      	add	sp, #8
 800341c:	bd80      	pop	{r7, pc}
 800341e:	46c0      	nop			; (mov r8, r8)
 8003420:	e000e010 	.word	0xe000e010

08003424 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	60b9      	str	r1, [r7, #8]
 800342c:	607a      	str	r2, [r7, #4]
 800342e:	210f      	movs	r1, #15
 8003430:	187b      	adds	r3, r7, r1
 8003432:	1c02      	adds	r2, r0, #0
 8003434:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	187b      	adds	r3, r7, r1
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	b25b      	sxtb	r3, r3
 800343e:	0011      	movs	r1, r2
 8003440:	0018      	movs	r0, r3
 8003442:	f7ff ff5d 	bl	8003300 <__NVIC_SetPriority>
}
 8003446:	46c0      	nop			; (mov r8, r8)
 8003448:	46bd      	mov	sp, r7
 800344a:	b004      	add	sp, #16
 800344c:	bd80      	pop	{r7, pc}

0800344e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800344e:	b580      	push	{r7, lr}
 8003450:	b082      	sub	sp, #8
 8003452:	af00      	add	r7, sp, #0
 8003454:	0002      	movs	r2, r0
 8003456:	1dfb      	adds	r3, r7, #7
 8003458:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800345a:	1dfb      	adds	r3, r7, #7
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	b25b      	sxtb	r3, r3
 8003460:	0018      	movs	r0, r3
 8003462:	f7ff ff33 	bl	80032cc <__NVIC_EnableIRQ>
}
 8003466:	46c0      	nop			; (mov r8, r8)
 8003468:	46bd      	mov	sp, r7
 800346a:	b002      	add	sp, #8
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b082      	sub	sp, #8
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	0018      	movs	r0, r3
 800347a:	f7ff ffaf 	bl	80033dc <SysTick_Config>
 800347e:	0003      	movs	r3, r0
}
 8003480:	0018      	movs	r0, r3
 8003482:	46bd      	mov	sp, r7
 8003484:	b002      	add	sp, #8
 8003486:	bd80      	pop	{r7, pc}

08003488 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003492:	2300      	movs	r3, #0
 8003494:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003496:	e147      	b.n	8003728 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2101      	movs	r1, #1
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	4091      	lsls	r1, r2
 80034a2:	000a      	movs	r2, r1
 80034a4:	4013      	ands	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d100      	bne.n	80034b0 <HAL_GPIO_Init+0x28>
 80034ae:	e138      	b.n	8003722 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	2203      	movs	r2, #3
 80034b6:	4013      	ands	r3, r2
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d005      	beq.n	80034c8 <HAL_GPIO_Init+0x40>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2203      	movs	r2, #3
 80034c2:	4013      	ands	r3, r2
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d130      	bne.n	800352a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	2203      	movs	r2, #3
 80034d4:	409a      	lsls	r2, r3
 80034d6:	0013      	movs	r3, r2
 80034d8:	43da      	mvns	r2, r3
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	4013      	ands	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	68da      	ldr	r2, [r3, #12]
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	409a      	lsls	r2, r3
 80034ea:	0013      	movs	r3, r2
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034fe:	2201      	movs	r2, #1
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	409a      	lsls	r2, r3
 8003504:	0013      	movs	r3, r2
 8003506:	43da      	mvns	r2, r3
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	4013      	ands	r3, r2
 800350c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	091b      	lsrs	r3, r3, #4
 8003514:	2201      	movs	r2, #1
 8003516:	401a      	ands	r2, r3
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	409a      	lsls	r2, r3
 800351c:	0013      	movs	r3, r2
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2203      	movs	r2, #3
 8003530:	4013      	ands	r3, r2
 8003532:	2b03      	cmp	r3, #3
 8003534:	d017      	beq.n	8003566 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	2203      	movs	r2, #3
 8003542:	409a      	lsls	r2, r3
 8003544:	0013      	movs	r3, r2
 8003546:	43da      	mvns	r2, r3
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	4013      	ands	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	689a      	ldr	r2, [r3, #8]
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	409a      	lsls	r2, r3
 8003558:	0013      	movs	r3, r2
 800355a:	693a      	ldr	r2, [r7, #16]
 800355c:	4313      	orrs	r3, r2
 800355e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	2203      	movs	r2, #3
 800356c:	4013      	ands	r3, r2
 800356e:	2b02      	cmp	r3, #2
 8003570:	d123      	bne.n	80035ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	08da      	lsrs	r2, r3, #3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	3208      	adds	r2, #8
 800357a:	0092      	lsls	r2, r2, #2
 800357c:	58d3      	ldr	r3, [r2, r3]
 800357e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	2207      	movs	r2, #7
 8003584:	4013      	ands	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	220f      	movs	r2, #15
 800358a:	409a      	lsls	r2, r3
 800358c:	0013      	movs	r3, r2
 800358e:	43da      	mvns	r2, r3
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	4013      	ands	r3, r2
 8003594:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	691a      	ldr	r2, [r3, #16]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	2107      	movs	r1, #7
 800359e:	400b      	ands	r3, r1
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	409a      	lsls	r2, r3
 80035a4:	0013      	movs	r3, r2
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	08da      	lsrs	r2, r3, #3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3208      	adds	r2, #8
 80035b4:	0092      	lsls	r2, r2, #2
 80035b6:	6939      	ldr	r1, [r7, #16]
 80035b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	2203      	movs	r2, #3
 80035c6:	409a      	lsls	r2, r3
 80035c8:	0013      	movs	r3, r2
 80035ca:	43da      	mvns	r2, r3
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	4013      	ands	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2203      	movs	r2, #3
 80035d8:	401a      	ands	r2, r3
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	409a      	lsls	r2, r3
 80035e0:	0013      	movs	r3, r2
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	23c0      	movs	r3, #192	; 0xc0
 80035f4:	029b      	lsls	r3, r3, #10
 80035f6:	4013      	ands	r3, r2
 80035f8:	d100      	bne.n	80035fc <HAL_GPIO_Init+0x174>
 80035fa:	e092      	b.n	8003722 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80035fc:	4a50      	ldr	r2, [pc, #320]	; (8003740 <HAL_GPIO_Init+0x2b8>)
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	089b      	lsrs	r3, r3, #2
 8003602:	3318      	adds	r3, #24
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	589b      	ldr	r3, [r3, r2]
 8003608:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	2203      	movs	r2, #3
 800360e:	4013      	ands	r3, r2
 8003610:	00db      	lsls	r3, r3, #3
 8003612:	220f      	movs	r2, #15
 8003614:	409a      	lsls	r2, r3
 8003616:	0013      	movs	r3, r2
 8003618:	43da      	mvns	r2, r3
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	4013      	ands	r3, r2
 800361e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	23a0      	movs	r3, #160	; 0xa0
 8003624:	05db      	lsls	r3, r3, #23
 8003626:	429a      	cmp	r2, r3
 8003628:	d013      	beq.n	8003652 <HAL_GPIO_Init+0x1ca>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a45      	ldr	r2, [pc, #276]	; (8003744 <HAL_GPIO_Init+0x2bc>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d00d      	beq.n	800364e <HAL_GPIO_Init+0x1c6>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a44      	ldr	r2, [pc, #272]	; (8003748 <HAL_GPIO_Init+0x2c0>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d007      	beq.n	800364a <HAL_GPIO_Init+0x1c2>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a43      	ldr	r2, [pc, #268]	; (800374c <HAL_GPIO_Init+0x2c4>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d101      	bne.n	8003646 <HAL_GPIO_Init+0x1be>
 8003642:	2303      	movs	r3, #3
 8003644:	e006      	b.n	8003654 <HAL_GPIO_Init+0x1cc>
 8003646:	2305      	movs	r3, #5
 8003648:	e004      	b.n	8003654 <HAL_GPIO_Init+0x1cc>
 800364a:	2302      	movs	r3, #2
 800364c:	e002      	b.n	8003654 <HAL_GPIO_Init+0x1cc>
 800364e:	2301      	movs	r3, #1
 8003650:	e000      	b.n	8003654 <HAL_GPIO_Init+0x1cc>
 8003652:	2300      	movs	r3, #0
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	2103      	movs	r1, #3
 8003658:	400a      	ands	r2, r1
 800365a:	00d2      	lsls	r2, r2, #3
 800365c:	4093      	lsls	r3, r2
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	4313      	orrs	r3, r2
 8003662:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003664:	4936      	ldr	r1, [pc, #216]	; (8003740 <HAL_GPIO_Init+0x2b8>)
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	089b      	lsrs	r3, r3, #2
 800366a:	3318      	adds	r3, #24
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	693a      	ldr	r2, [r7, #16]
 8003670:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003672:	4b33      	ldr	r3, [pc, #204]	; (8003740 <HAL_GPIO_Init+0x2b8>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	43da      	mvns	r2, r3
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	4013      	ands	r3, r2
 8003680:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	2380      	movs	r3, #128	; 0x80
 8003688:	035b      	lsls	r3, r3, #13
 800368a:	4013      	ands	r3, r2
 800368c:	d003      	beq.n	8003696 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4313      	orrs	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003696:	4b2a      	ldr	r3, [pc, #168]	; (8003740 <HAL_GPIO_Init+0x2b8>)
 8003698:	693a      	ldr	r2, [r7, #16]
 800369a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800369c:	4b28      	ldr	r3, [pc, #160]	; (8003740 <HAL_GPIO_Init+0x2b8>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	43da      	mvns	r2, r3
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	4013      	ands	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	2380      	movs	r3, #128	; 0x80
 80036b2:	039b      	lsls	r3, r3, #14
 80036b4:	4013      	ands	r3, r2
 80036b6:	d003      	beq.n	80036c0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	4313      	orrs	r3, r2
 80036be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80036c0:	4b1f      	ldr	r3, [pc, #124]	; (8003740 <HAL_GPIO_Init+0x2b8>)
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80036c6:	4a1e      	ldr	r2, [pc, #120]	; (8003740 <HAL_GPIO_Init+0x2b8>)
 80036c8:	2384      	movs	r3, #132	; 0x84
 80036ca:	58d3      	ldr	r3, [r2, r3]
 80036cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	43da      	mvns	r2, r3
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	4013      	ands	r3, r2
 80036d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	2380      	movs	r3, #128	; 0x80
 80036de:	029b      	lsls	r3, r3, #10
 80036e0:	4013      	ands	r3, r2
 80036e2:	d003      	beq.n	80036ec <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80036ec:	4914      	ldr	r1, [pc, #80]	; (8003740 <HAL_GPIO_Init+0x2b8>)
 80036ee:	2284      	movs	r2, #132	; 0x84
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80036f4:	4a12      	ldr	r2, [pc, #72]	; (8003740 <HAL_GPIO_Init+0x2b8>)
 80036f6:	2380      	movs	r3, #128	; 0x80
 80036f8:	58d3      	ldr	r3, [r2, r3]
 80036fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	43da      	mvns	r2, r3
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	4013      	ands	r3, r2
 8003704:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	2380      	movs	r3, #128	; 0x80
 800370c:	025b      	lsls	r3, r3, #9
 800370e:	4013      	ands	r3, r2
 8003710:	d003      	beq.n	800371a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4313      	orrs	r3, r2
 8003718:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800371a:	4909      	ldr	r1, [pc, #36]	; (8003740 <HAL_GPIO_Init+0x2b8>)
 800371c:	2280      	movs	r2, #128	; 0x80
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	3301      	adds	r3, #1
 8003726:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	40da      	lsrs	r2, r3
 8003730:	1e13      	subs	r3, r2, #0
 8003732:	d000      	beq.n	8003736 <HAL_GPIO_Init+0x2ae>
 8003734:	e6b0      	b.n	8003498 <HAL_GPIO_Init+0x10>
  }
}
 8003736:	46c0      	nop			; (mov r8, r8)
 8003738:	46c0      	nop			; (mov r8, r8)
 800373a:	46bd      	mov	sp, r7
 800373c:	b006      	add	sp, #24
 800373e:	bd80      	pop	{r7, pc}
 8003740:	40021800 	.word	0x40021800
 8003744:	50000400 	.word	0x50000400
 8003748:	50000800 	.word	0x50000800
 800374c:	50000c00 	.word	0x50000c00

08003750 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800375a:	2300      	movs	r3, #0
 800375c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800375e:	e0b4      	b.n	80038ca <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003760:	2201      	movs	r2, #1
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	409a      	lsls	r2, r3
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	4013      	ands	r3, r2
 800376a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d100      	bne.n	8003774 <HAL_GPIO_DeInit+0x24>
 8003772:	e0a7      	b.n	80038c4 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8003774:	4a5a      	ldr	r2, [pc, #360]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	089b      	lsrs	r3, r3, #2
 800377a:	3318      	adds	r3, #24
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	589b      	ldr	r3, [r3, r2]
 8003780:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	2203      	movs	r2, #3
 8003786:	4013      	ands	r3, r2
 8003788:	00db      	lsls	r3, r3, #3
 800378a:	220f      	movs	r2, #15
 800378c:	409a      	lsls	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	4013      	ands	r3, r2
 8003792:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	23a0      	movs	r3, #160	; 0xa0
 8003798:	05db      	lsls	r3, r3, #23
 800379a:	429a      	cmp	r2, r3
 800379c:	d013      	beq.n	80037c6 <HAL_GPIO_DeInit+0x76>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a50      	ldr	r2, [pc, #320]	; (80038e4 <HAL_GPIO_DeInit+0x194>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d00d      	beq.n	80037c2 <HAL_GPIO_DeInit+0x72>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a4f      	ldr	r2, [pc, #316]	; (80038e8 <HAL_GPIO_DeInit+0x198>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d007      	beq.n	80037be <HAL_GPIO_DeInit+0x6e>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a4e      	ldr	r2, [pc, #312]	; (80038ec <HAL_GPIO_DeInit+0x19c>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d101      	bne.n	80037ba <HAL_GPIO_DeInit+0x6a>
 80037b6:	2303      	movs	r3, #3
 80037b8:	e006      	b.n	80037c8 <HAL_GPIO_DeInit+0x78>
 80037ba:	2305      	movs	r3, #5
 80037bc:	e004      	b.n	80037c8 <HAL_GPIO_DeInit+0x78>
 80037be:	2302      	movs	r3, #2
 80037c0:	e002      	b.n	80037c8 <HAL_GPIO_DeInit+0x78>
 80037c2:	2301      	movs	r3, #1
 80037c4:	e000      	b.n	80037c8 <HAL_GPIO_DeInit+0x78>
 80037c6:	2300      	movs	r3, #0
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	2103      	movs	r1, #3
 80037cc:	400a      	ands	r2, r1
 80037ce:	00d2      	lsls	r2, r2, #3
 80037d0:	4093      	lsls	r3, r2
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d136      	bne.n	8003846 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80037d8:	4a41      	ldr	r2, [pc, #260]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 80037da:	2380      	movs	r3, #128	; 0x80
 80037dc:	58d3      	ldr	r3, [r2, r3]
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	43d2      	mvns	r2, r2
 80037e2:	493f      	ldr	r1, [pc, #252]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 80037e4:	4013      	ands	r3, r2
 80037e6:	2280      	movs	r2, #128	; 0x80
 80037e8:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 80037ea:	4a3d      	ldr	r2, [pc, #244]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 80037ec:	2384      	movs	r3, #132	; 0x84
 80037ee:	58d3      	ldr	r3, [r2, r3]
 80037f0:	693a      	ldr	r2, [r7, #16]
 80037f2:	43d2      	mvns	r2, r2
 80037f4:	493a      	ldr	r1, [pc, #232]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 80037f6:	4013      	ands	r3, r2
 80037f8:	2284      	movs	r2, #132	; 0x84
 80037fa:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80037fc:	4b38      	ldr	r3, [pc, #224]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	43d9      	mvns	r1, r3
 8003804:	4b36      	ldr	r3, [pc, #216]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 8003806:	400a      	ands	r2, r1
 8003808:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800380a:	4b35      	ldr	r3, [pc, #212]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	43d9      	mvns	r1, r3
 8003812:	4b33      	ldr	r3, [pc, #204]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 8003814:	400a      	ands	r2, r1
 8003816:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	2203      	movs	r2, #3
 800381c:	4013      	ands	r3, r2
 800381e:	00db      	lsls	r3, r3, #3
 8003820:	220f      	movs	r2, #15
 8003822:	409a      	lsls	r2, r3
 8003824:	0013      	movs	r3, r2
 8003826:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8003828:	4a2d      	ldr	r2, [pc, #180]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	089b      	lsrs	r3, r3, #2
 800382e:	3318      	adds	r3, #24
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	589a      	ldr	r2, [r3, r2]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	43d9      	mvns	r1, r3
 8003838:	4829      	ldr	r0, [pc, #164]	; (80038e0 <HAL_GPIO_DeInit+0x190>)
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	089b      	lsrs	r3, r3, #2
 800383e:	400a      	ands	r2, r1
 8003840:	3318      	adds	r3, #24
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	2103      	movs	r1, #3
 8003850:	4099      	lsls	r1, r3
 8003852:	000b      	movs	r3, r1
 8003854:	431a      	orrs	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	08da      	lsrs	r2, r3, #3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	3208      	adds	r2, #8
 8003862:	0092      	lsls	r2, r2, #2
 8003864:	58d3      	ldr	r3, [r2, r3]
 8003866:	697a      	ldr	r2, [r7, #20]
 8003868:	2107      	movs	r1, #7
 800386a:	400a      	ands	r2, r1
 800386c:	0092      	lsls	r2, r2, #2
 800386e:	210f      	movs	r1, #15
 8003870:	4091      	lsls	r1, r2
 8003872:	000a      	movs	r2, r1
 8003874:	43d1      	mvns	r1, r2
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	08d2      	lsrs	r2, r2, #3
 800387a:	4019      	ands	r1, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3208      	adds	r2, #8
 8003880:	0092      	lsls	r2, r2, #2
 8003882:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	697a      	ldr	r2, [r7, #20]
 800388a:	0052      	lsls	r2, r2, #1
 800388c:	2103      	movs	r1, #3
 800388e:	4091      	lsls	r1, r2
 8003890:	000a      	movs	r2, r1
 8003892:	43d2      	mvns	r2, r2
 8003894:	401a      	ands	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2101      	movs	r1, #1
 80038a0:	697a      	ldr	r2, [r7, #20]
 80038a2:	4091      	lsls	r1, r2
 80038a4:	000a      	movs	r2, r1
 80038a6:	43d2      	mvns	r2, r2
 80038a8:	401a      	ands	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	0052      	lsls	r2, r2, #1
 80038b6:	2103      	movs	r1, #3
 80038b8:	4091      	lsls	r1, r2
 80038ba:	000a      	movs	r2, r1
 80038bc:	43d2      	mvns	r2, r2
 80038be:	401a      	ands	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	60da      	str	r2, [r3, #12]
    }

    position++;
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	3301      	adds	r3, #1
 80038c8:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80038ca:	683a      	ldr	r2, [r7, #0]
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	40da      	lsrs	r2, r3
 80038d0:	1e13      	subs	r3, r2, #0
 80038d2:	d000      	beq.n	80038d6 <HAL_GPIO_DeInit+0x186>
 80038d4:	e744      	b.n	8003760 <HAL_GPIO_DeInit+0x10>
  }
}
 80038d6:	46c0      	nop			; (mov r8, r8)
 80038d8:	46c0      	nop			; (mov r8, r8)
 80038da:	46bd      	mov	sp, r7
 80038dc:	b006      	add	sp, #24
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40021800 	.word	0x40021800
 80038e4:	50000400 	.word	0x50000400
 80038e8:	50000800 	.word	0x50000800
 80038ec:	50000c00 	.word	0x50000c00

080038f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	0008      	movs	r0, r1
 80038fa:	0011      	movs	r1, r2
 80038fc:	1cbb      	adds	r3, r7, #2
 80038fe:	1c02      	adds	r2, r0, #0
 8003900:	801a      	strh	r2, [r3, #0]
 8003902:	1c7b      	adds	r3, r7, #1
 8003904:	1c0a      	adds	r2, r1, #0
 8003906:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003908:	1c7b      	adds	r3, r7, #1
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d004      	beq.n	800391a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003910:	1cbb      	adds	r3, r7, #2
 8003912:	881a      	ldrh	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003918:	e003      	b.n	8003922 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800391a:	1cbb      	adds	r3, r7, #2
 800391c:	881a      	ldrh	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003922:	46c0      	nop			; (mov r8, r8)
 8003924:	46bd      	mov	sp, r7
 8003926:	b002      	add	sp, #8
 8003928:	bd80      	pop	{r7, pc}
	...

0800392c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e082      	b.n	8003a44 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2241      	movs	r2, #65	; 0x41
 8003942:	5c9b      	ldrb	r3, [r3, r2]
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d107      	bne.n	800395a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2240      	movs	r2, #64	; 0x40
 800394e:	2100      	movs	r1, #0
 8003950:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	0018      	movs	r0, r3
 8003956:	f7ff f965 	bl	8002c24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2241      	movs	r2, #65	; 0x41
 800395e:	2124      	movs	r1, #36	; 0x24
 8003960:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2101      	movs	r1, #1
 800396e:	438a      	bics	r2, r1
 8003970:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4934      	ldr	r1, [pc, #208]	; (8003a4c <HAL_I2C_Init+0x120>)
 800397c:	400a      	ands	r2, r1
 800397e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4931      	ldr	r1, [pc, #196]	; (8003a50 <HAL_I2C_Init+0x124>)
 800398c:	400a      	ands	r2, r1
 800398e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	2b01      	cmp	r3, #1
 8003996:	d108      	bne.n	80039aa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	689a      	ldr	r2, [r3, #8]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2180      	movs	r1, #128	; 0x80
 80039a2:	0209      	lsls	r1, r1, #8
 80039a4:	430a      	orrs	r2, r1
 80039a6:	609a      	str	r2, [r3, #8]
 80039a8:	e007      	b.n	80039ba <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2184      	movs	r1, #132	; 0x84
 80039b4:	0209      	lsls	r1, r1, #8
 80039b6:	430a      	orrs	r2, r1
 80039b8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d104      	bne.n	80039cc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2280      	movs	r2, #128	; 0x80
 80039c8:	0112      	lsls	r2, r2, #4
 80039ca:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	491f      	ldr	r1, [pc, #124]	; (8003a54 <HAL_I2C_Init+0x128>)
 80039d8:	430a      	orrs	r2, r1
 80039da:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	68da      	ldr	r2, [r3, #12]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	491a      	ldr	r1, [pc, #104]	; (8003a50 <HAL_I2C_Init+0x124>)
 80039e8:	400a      	ands	r2, r1
 80039ea:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	691a      	ldr	r2, [r3, #16]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	695b      	ldr	r3, [r3, #20]
 80039f4:	431a      	orrs	r2, r3
 80039f6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	430a      	orrs	r2, r1
 8003a04:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69d9      	ldr	r1, [r3, #28]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1a      	ldr	r2, [r3, #32]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	430a      	orrs	r2, r1
 8003a14:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2101      	movs	r1, #1
 8003a22:	430a      	orrs	r2, r1
 8003a24:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2241      	movs	r2, #65	; 0x41
 8003a30:	2120      	movs	r1, #32
 8003a32:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2242      	movs	r2, #66	; 0x42
 8003a3e:	2100      	movs	r1, #0
 8003a40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	0018      	movs	r0, r3
 8003a46:	46bd      	mov	sp, r7
 8003a48:	b002      	add	sp, #8
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	f0ffffff 	.word	0xf0ffffff
 8003a50:	ffff7fff 	.word	0xffff7fff
 8003a54:	02008000 	.word	0x02008000

08003a58 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2241      	movs	r2, #65	; 0x41
 8003a66:	5c9b      	ldrb	r3, [r3, r2]
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	2b20      	cmp	r3, #32
 8003a6c:	d138      	bne.n	8003ae0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2240      	movs	r2, #64	; 0x40
 8003a72:	5c9b      	ldrb	r3, [r3, r2]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d101      	bne.n	8003a7c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a78:	2302      	movs	r3, #2
 8003a7a:	e032      	b.n	8003ae2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2240      	movs	r2, #64	; 0x40
 8003a80:	2101      	movs	r1, #1
 8003a82:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2241      	movs	r2, #65	; 0x41
 8003a88:	2124      	movs	r1, #36	; 0x24
 8003a8a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2101      	movs	r1, #1
 8003a98:	438a      	bics	r2, r1
 8003a9a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4911      	ldr	r1, [pc, #68]	; (8003aec <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003aa8:	400a      	ands	r2, r1
 8003aaa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6819      	ldr	r1, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2241      	movs	r2, #65	; 0x41
 8003ad0:	2120      	movs	r1, #32
 8003ad2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2240      	movs	r2, #64	; 0x40
 8003ad8:	2100      	movs	r1, #0
 8003ada:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003adc:	2300      	movs	r3, #0
 8003ade:	e000      	b.n	8003ae2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ae0:	2302      	movs	r3, #2
  }
}
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	b002      	add	sp, #8
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	46c0      	nop			; (mov r8, r8)
 8003aec:	ffffefff 	.word	0xffffefff

08003af0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2241      	movs	r2, #65	; 0x41
 8003afe:	5c9b      	ldrb	r3, [r3, r2]
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b20      	cmp	r3, #32
 8003b04:	d139      	bne.n	8003b7a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2240      	movs	r2, #64	; 0x40
 8003b0a:	5c9b      	ldrb	r3, [r3, r2]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d101      	bne.n	8003b14 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b10:	2302      	movs	r3, #2
 8003b12:	e033      	b.n	8003b7c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2240      	movs	r2, #64	; 0x40
 8003b18:	2101      	movs	r1, #1
 8003b1a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2241      	movs	r2, #65	; 0x41
 8003b20:	2124      	movs	r1, #36	; 0x24
 8003b22:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2101      	movs	r1, #1
 8003b30:	438a      	bics	r2, r1
 8003b32:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4a11      	ldr	r2, [pc, #68]	; (8003b84 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	021b      	lsls	r3, r3, #8
 8003b48:	68fa      	ldr	r2, [r7, #12]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2101      	movs	r1, #1
 8003b62:	430a      	orrs	r2, r1
 8003b64:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2241      	movs	r2, #65	; 0x41
 8003b6a:	2120      	movs	r1, #32
 8003b6c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2240      	movs	r2, #64	; 0x40
 8003b72:	2100      	movs	r1, #0
 8003b74:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003b76:	2300      	movs	r3, #0
 8003b78:	e000      	b.n	8003b7c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b7a:	2302      	movs	r3, #2
  }
}
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	b004      	add	sp, #16
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	fffff0ff 	.word	0xfffff0ff

08003b88 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003b90:	4b19      	ldr	r3, [pc, #100]	; (8003bf8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a19      	ldr	r2, [pc, #100]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003b96:	4013      	ands	r3, r2
 8003b98:	0019      	movs	r1, r3
 8003b9a:	4b17      	ldr	r3, [pc, #92]	; (8003bf8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	2380      	movs	r3, #128	; 0x80
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d11f      	bne.n	8003bec <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003bac:	4b14      	ldr	r3, [pc, #80]	; (8003c00 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	0013      	movs	r3, r2
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	189b      	adds	r3, r3, r2
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	4912      	ldr	r1, [pc, #72]	; (8003c04 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003bba:	0018      	movs	r0, r3
 8003bbc:	f7fc fabe 	bl	800013c <__udivsi3>
 8003bc0:	0003      	movs	r3, r0
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bc6:	e008      	b.n	8003bda <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d003      	beq.n	8003bd6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	60fb      	str	r3, [r7, #12]
 8003bd4:	e001      	b.n	8003bda <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e009      	b.n	8003bee <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bda:	4b07      	ldr	r3, [pc, #28]	; (8003bf8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003bdc:	695a      	ldr	r2, [r3, #20]
 8003bde:	2380      	movs	r3, #128	; 0x80
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	401a      	ands	r2, r3
 8003be4:	2380      	movs	r3, #128	; 0x80
 8003be6:	00db      	lsls	r3, r3, #3
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d0ed      	beq.n	8003bc8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	0018      	movs	r0, r3
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	b004      	add	sp, #16
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	46c0      	nop			; (mov r8, r8)
 8003bf8:	40007000 	.word	0x40007000
 8003bfc:	fffff9ff 	.word	0xfffff9ff
 8003c00:	2000000c 	.word	0x2000000c
 8003c04:	000f4240 	.word	0x000f4240

08003c08 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003c0c:	4b03      	ldr	r3, [pc, #12]	; (8003c1c <LL_RCC_GetAPB1Prescaler+0x14>)
 8003c0e:	689a      	ldr	r2, [r3, #8]
 8003c10:	23e0      	movs	r3, #224	; 0xe0
 8003c12:	01db      	lsls	r3, r3, #7
 8003c14:	4013      	ands	r3, r2
}
 8003c16:	0018      	movs	r0, r3
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40021000 	.word	0x40021000

08003c20 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e2fe      	b.n	8004230 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2201      	movs	r2, #1
 8003c38:	4013      	ands	r3, r2
 8003c3a:	d100      	bne.n	8003c3e <HAL_RCC_OscConfig+0x1e>
 8003c3c:	e07c      	b.n	8003d38 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c3e:	4bc3      	ldr	r3, [pc, #780]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	2238      	movs	r2, #56	; 0x38
 8003c44:	4013      	ands	r3, r2
 8003c46:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c48:	4bc0      	ldr	r3, [pc, #768]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	2203      	movs	r2, #3
 8003c4e:	4013      	ands	r3, r2
 8003c50:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	2b10      	cmp	r3, #16
 8003c56:	d102      	bne.n	8003c5e <HAL_RCC_OscConfig+0x3e>
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	2b03      	cmp	r3, #3
 8003c5c:	d002      	beq.n	8003c64 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	2b08      	cmp	r3, #8
 8003c62:	d10b      	bne.n	8003c7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c64:	4bb9      	ldr	r3, [pc, #740]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	2380      	movs	r3, #128	; 0x80
 8003c6a:	029b      	lsls	r3, r3, #10
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	d062      	beq.n	8003d36 <HAL_RCC_OscConfig+0x116>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d15e      	bne.n	8003d36 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e2d9      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685a      	ldr	r2, [r3, #4]
 8003c80:	2380      	movs	r3, #128	; 0x80
 8003c82:	025b      	lsls	r3, r3, #9
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d107      	bne.n	8003c98 <HAL_RCC_OscConfig+0x78>
 8003c88:	4bb0      	ldr	r3, [pc, #704]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	4baf      	ldr	r3, [pc, #700]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003c8e:	2180      	movs	r1, #128	; 0x80
 8003c90:	0249      	lsls	r1, r1, #9
 8003c92:	430a      	orrs	r2, r1
 8003c94:	601a      	str	r2, [r3, #0]
 8003c96:	e020      	b.n	8003cda <HAL_RCC_OscConfig+0xba>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	23a0      	movs	r3, #160	; 0xa0
 8003c9e:	02db      	lsls	r3, r3, #11
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d10e      	bne.n	8003cc2 <HAL_RCC_OscConfig+0xa2>
 8003ca4:	4ba9      	ldr	r3, [pc, #676]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	4ba8      	ldr	r3, [pc, #672]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003caa:	2180      	movs	r1, #128	; 0x80
 8003cac:	02c9      	lsls	r1, r1, #11
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	601a      	str	r2, [r3, #0]
 8003cb2:	4ba6      	ldr	r3, [pc, #664]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	4ba5      	ldr	r3, [pc, #660]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003cb8:	2180      	movs	r1, #128	; 0x80
 8003cba:	0249      	lsls	r1, r1, #9
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	601a      	str	r2, [r3, #0]
 8003cc0:	e00b      	b.n	8003cda <HAL_RCC_OscConfig+0xba>
 8003cc2:	4ba2      	ldr	r3, [pc, #648]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	4ba1      	ldr	r3, [pc, #644]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003cc8:	49a1      	ldr	r1, [pc, #644]	; (8003f50 <HAL_RCC_OscConfig+0x330>)
 8003cca:	400a      	ands	r2, r1
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	4b9f      	ldr	r3, [pc, #636]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	4b9e      	ldr	r3, [pc, #632]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003cd4:	499f      	ldr	r1, [pc, #636]	; (8003f54 <HAL_RCC_OscConfig+0x334>)
 8003cd6:	400a      	ands	r2, r1
 8003cd8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d014      	beq.n	8003d0c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce2:	f7ff fae9 	bl	80032b8 <HAL_GetTick>
 8003ce6:	0003      	movs	r3, r0
 8003ce8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cea:	e008      	b.n	8003cfe <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cec:	f7ff fae4 	bl	80032b8 <HAL_GetTick>
 8003cf0:	0002      	movs	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b64      	cmp	r3, #100	; 0x64
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e298      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cfe:	4b93      	ldr	r3, [pc, #588]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	2380      	movs	r3, #128	; 0x80
 8003d04:	029b      	lsls	r3, r3, #10
 8003d06:	4013      	ands	r3, r2
 8003d08:	d0f0      	beq.n	8003cec <HAL_RCC_OscConfig+0xcc>
 8003d0a:	e015      	b.n	8003d38 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0c:	f7ff fad4 	bl	80032b8 <HAL_GetTick>
 8003d10:	0003      	movs	r3, r0
 8003d12:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d14:	e008      	b.n	8003d28 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d16:	f7ff facf 	bl	80032b8 <HAL_GetTick>
 8003d1a:	0002      	movs	r2, r0
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	2b64      	cmp	r3, #100	; 0x64
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e283      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d28:	4b88      	ldr	r3, [pc, #544]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	2380      	movs	r3, #128	; 0x80
 8003d2e:	029b      	lsls	r3, r3, #10
 8003d30:	4013      	ands	r3, r2
 8003d32:	d1f0      	bne.n	8003d16 <HAL_RCC_OscConfig+0xf6>
 8003d34:	e000      	b.n	8003d38 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d36:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	4013      	ands	r3, r2
 8003d40:	d100      	bne.n	8003d44 <HAL_RCC_OscConfig+0x124>
 8003d42:	e099      	b.n	8003e78 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d44:	4b81      	ldr	r3, [pc, #516]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2238      	movs	r2, #56	; 0x38
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d4e:	4b7f      	ldr	r3, [pc, #508]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	2203      	movs	r2, #3
 8003d54:	4013      	ands	r3, r2
 8003d56:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	2b10      	cmp	r3, #16
 8003d5c:	d102      	bne.n	8003d64 <HAL_RCC_OscConfig+0x144>
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d002      	beq.n	8003d6a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d135      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d6a:	4b78      	ldr	r3, [pc, #480]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	2380      	movs	r3, #128	; 0x80
 8003d70:	00db      	lsls	r3, r3, #3
 8003d72:	4013      	ands	r3, r2
 8003d74:	d005      	beq.n	8003d82 <HAL_RCC_OscConfig+0x162>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e256      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d82:	4b72      	ldr	r3, [pc, #456]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	4a74      	ldr	r2, [pc, #464]	; (8003f58 <HAL_RCC_OscConfig+0x338>)
 8003d88:	4013      	ands	r3, r2
 8003d8a:	0019      	movs	r1, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	021a      	lsls	r2, r3, #8
 8003d92:	4b6e      	ldr	r3, [pc, #440]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003d94:	430a      	orrs	r2, r1
 8003d96:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d112      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003d9e:	4b6b      	ldr	r3, [pc, #428]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a6e      	ldr	r2, [pc, #440]	; (8003f5c <HAL_RCC_OscConfig+0x33c>)
 8003da4:	4013      	ands	r3, r2
 8003da6:	0019      	movs	r1, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	4b67      	ldr	r3, [pc, #412]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003dae:	430a      	orrs	r2, r1
 8003db0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003db2:	4b66      	ldr	r3, [pc, #408]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	0adb      	lsrs	r3, r3, #11
 8003db8:	2207      	movs	r2, #7
 8003dba:	4013      	ands	r3, r2
 8003dbc:	4a68      	ldr	r2, [pc, #416]	; (8003f60 <HAL_RCC_OscConfig+0x340>)
 8003dbe:	40da      	lsrs	r2, r3
 8003dc0:	4b68      	ldr	r3, [pc, #416]	; (8003f64 <HAL_RCC_OscConfig+0x344>)
 8003dc2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003dc4:	4b68      	ldr	r3, [pc, #416]	; (8003f68 <HAL_RCC_OscConfig+0x348>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f7ff fa19 	bl	8003200 <HAL_InitTick>
 8003dce:	1e03      	subs	r3, r0, #0
 8003dd0:	d051      	beq.n	8003e76 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e22c      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d030      	beq.n	8003e40 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003dde:	4b5b      	ldr	r3, [pc, #364]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a5e      	ldr	r2, [pc, #376]	; (8003f5c <HAL_RCC_OscConfig+0x33c>)
 8003de4:	4013      	ands	r3, r2
 8003de6:	0019      	movs	r1, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	691a      	ldr	r2, [r3, #16]
 8003dec:	4b57      	ldr	r3, [pc, #348]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003dee:	430a      	orrs	r2, r1
 8003df0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003df2:	4b56      	ldr	r3, [pc, #344]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	4b55      	ldr	r3, [pc, #340]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003df8:	2180      	movs	r1, #128	; 0x80
 8003dfa:	0049      	lsls	r1, r1, #1
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e00:	f7ff fa5a 	bl	80032b8 <HAL_GetTick>
 8003e04:	0003      	movs	r3, r0
 8003e06:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e08:	e008      	b.n	8003e1c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e0a:	f7ff fa55 	bl	80032b8 <HAL_GetTick>
 8003e0e:	0002      	movs	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d901      	bls.n	8003e1c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e209      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e1c:	4b4b      	ldr	r3, [pc, #300]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	2380      	movs	r3, #128	; 0x80
 8003e22:	00db      	lsls	r3, r3, #3
 8003e24:	4013      	ands	r3, r2
 8003e26:	d0f0      	beq.n	8003e0a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e28:	4b48      	ldr	r3, [pc, #288]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	4a4a      	ldr	r2, [pc, #296]	; (8003f58 <HAL_RCC_OscConfig+0x338>)
 8003e2e:	4013      	ands	r3, r2
 8003e30:	0019      	movs	r1, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	021a      	lsls	r2, r3, #8
 8003e38:	4b44      	ldr	r3, [pc, #272]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	605a      	str	r2, [r3, #4]
 8003e3e:	e01b      	b.n	8003e78 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003e40:	4b42      	ldr	r3, [pc, #264]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	4b41      	ldr	r3, [pc, #260]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003e46:	4949      	ldr	r1, [pc, #292]	; (8003f6c <HAL_RCC_OscConfig+0x34c>)
 8003e48:	400a      	ands	r2, r1
 8003e4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4c:	f7ff fa34 	bl	80032b8 <HAL_GetTick>
 8003e50:	0003      	movs	r3, r0
 8003e52:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e54:	e008      	b.n	8003e68 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e56:	f7ff fa2f 	bl	80032b8 <HAL_GetTick>
 8003e5a:	0002      	movs	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e1e3      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e68:	4b38      	ldr	r3, [pc, #224]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	2380      	movs	r3, #128	; 0x80
 8003e6e:	00db      	lsls	r3, r3, #3
 8003e70:	4013      	ands	r3, r2
 8003e72:	d1f0      	bne.n	8003e56 <HAL_RCC_OscConfig+0x236>
 8003e74:	e000      	b.n	8003e78 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e76:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2208      	movs	r2, #8
 8003e7e:	4013      	ands	r3, r2
 8003e80:	d047      	beq.n	8003f12 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003e82:	4b32      	ldr	r3, [pc, #200]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	2238      	movs	r2, #56	; 0x38
 8003e88:	4013      	ands	r3, r2
 8003e8a:	2b18      	cmp	r3, #24
 8003e8c:	d10a      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003e8e:	4b2f      	ldr	r3, [pc, #188]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e92:	2202      	movs	r2, #2
 8003e94:	4013      	ands	r3, r2
 8003e96:	d03c      	beq.n	8003f12 <HAL_RCC_OscConfig+0x2f2>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d138      	bne.n	8003f12 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e1c5      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	699b      	ldr	r3, [r3, #24]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d019      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003eac:	4b27      	ldr	r3, [pc, #156]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003eae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003eb0:	4b26      	ldr	r3, [pc, #152]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003eb2:	2101      	movs	r1, #1
 8003eb4:	430a      	orrs	r2, r1
 8003eb6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb8:	f7ff f9fe 	bl	80032b8 <HAL_GetTick>
 8003ebc:	0003      	movs	r3, r0
 8003ebe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ec0:	e008      	b.n	8003ed4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ec2:	f7ff f9f9 	bl	80032b8 <HAL_GetTick>
 8003ec6:	0002      	movs	r2, r0
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d901      	bls.n	8003ed4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003ed0:	2303      	movs	r3, #3
 8003ed2:	e1ad      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ed4:	4b1d      	ldr	r3, [pc, #116]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003ed6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ed8:	2202      	movs	r2, #2
 8003eda:	4013      	ands	r3, r2
 8003edc:	d0f1      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x2a2>
 8003ede:	e018      	b.n	8003f12 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003ee0:	4b1a      	ldr	r3, [pc, #104]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003ee2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ee4:	4b19      	ldr	r3, [pc, #100]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	438a      	bics	r2, r1
 8003eea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eec:	f7ff f9e4 	bl	80032b8 <HAL_GetTick>
 8003ef0:	0003      	movs	r3, r0
 8003ef2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ef4:	e008      	b.n	8003f08 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ef6:	f7ff f9df 	bl	80032b8 <HAL_GetTick>
 8003efa:	0002      	movs	r2, r0
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e193      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f08:	4b10      	ldr	r3, [pc, #64]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003f0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	4013      	ands	r3, r2
 8003f10:	d1f1      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2204      	movs	r2, #4
 8003f18:	4013      	ands	r3, r2
 8003f1a:	d100      	bne.n	8003f1e <HAL_RCC_OscConfig+0x2fe>
 8003f1c:	e0c6      	b.n	80040ac <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f1e:	231f      	movs	r3, #31
 8003f20:	18fb      	adds	r3, r7, r3
 8003f22:	2200      	movs	r2, #0
 8003f24:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003f26:	4b09      	ldr	r3, [pc, #36]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	2238      	movs	r2, #56	; 0x38
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	2b20      	cmp	r3, #32
 8003f30:	d11e      	bne.n	8003f70 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003f32:	4b06      	ldr	r3, [pc, #24]	; (8003f4c <HAL_RCC_OscConfig+0x32c>)
 8003f34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f36:	2202      	movs	r2, #2
 8003f38:	4013      	ands	r3, r2
 8003f3a:	d100      	bne.n	8003f3e <HAL_RCC_OscConfig+0x31e>
 8003f3c:	e0b6      	b.n	80040ac <HAL_RCC_OscConfig+0x48c>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d000      	beq.n	8003f48 <HAL_RCC_OscConfig+0x328>
 8003f46:	e0b1      	b.n	80040ac <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e171      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
 8003f4c:	40021000 	.word	0x40021000
 8003f50:	fffeffff 	.word	0xfffeffff
 8003f54:	fffbffff 	.word	0xfffbffff
 8003f58:	ffff80ff 	.word	0xffff80ff
 8003f5c:	ffffc7ff 	.word	0xffffc7ff
 8003f60:	00f42400 	.word	0x00f42400
 8003f64:	2000000c 	.word	0x2000000c
 8003f68:	20000010 	.word	0x20000010
 8003f6c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f70:	4bb1      	ldr	r3, [pc, #708]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8003f72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f74:	2380      	movs	r3, #128	; 0x80
 8003f76:	055b      	lsls	r3, r3, #21
 8003f78:	4013      	ands	r3, r2
 8003f7a:	d101      	bne.n	8003f80 <HAL_RCC_OscConfig+0x360>
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e000      	b.n	8003f82 <HAL_RCC_OscConfig+0x362>
 8003f80:	2300      	movs	r3, #0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d011      	beq.n	8003faa <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003f86:	4bac      	ldr	r3, [pc, #688]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8003f88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f8a:	4bab      	ldr	r3, [pc, #684]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8003f8c:	2180      	movs	r1, #128	; 0x80
 8003f8e:	0549      	lsls	r1, r1, #21
 8003f90:	430a      	orrs	r2, r1
 8003f92:	63da      	str	r2, [r3, #60]	; 0x3c
 8003f94:	4ba8      	ldr	r3, [pc, #672]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8003f96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f98:	2380      	movs	r3, #128	; 0x80
 8003f9a:	055b      	lsls	r3, r3, #21
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	60fb      	str	r3, [r7, #12]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003fa2:	231f      	movs	r3, #31
 8003fa4:	18fb      	adds	r3, r7, r3
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003faa:	4ba4      	ldr	r3, [pc, #656]	; (800423c <HAL_RCC_OscConfig+0x61c>)
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	2380      	movs	r3, #128	; 0x80
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	d11a      	bne.n	8003fec <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fb6:	4ba1      	ldr	r3, [pc, #644]	; (800423c <HAL_RCC_OscConfig+0x61c>)
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	4ba0      	ldr	r3, [pc, #640]	; (800423c <HAL_RCC_OscConfig+0x61c>)
 8003fbc:	2180      	movs	r1, #128	; 0x80
 8003fbe:	0049      	lsls	r1, r1, #1
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003fc4:	f7ff f978 	bl	80032b8 <HAL_GetTick>
 8003fc8:	0003      	movs	r3, r0
 8003fca:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fcc:	e008      	b.n	8003fe0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fce:	f7ff f973 	bl	80032b8 <HAL_GetTick>
 8003fd2:	0002      	movs	r2, r0
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d901      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e127      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fe0:	4b96      	ldr	r3, [pc, #600]	; (800423c <HAL_RCC_OscConfig+0x61c>)
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	2380      	movs	r3, #128	; 0x80
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	4013      	ands	r3, r2
 8003fea:	d0f0      	beq.n	8003fce <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d106      	bne.n	8004002 <HAL_RCC_OscConfig+0x3e2>
 8003ff4:	4b90      	ldr	r3, [pc, #576]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8003ff6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003ff8:	4b8f      	ldr	r3, [pc, #572]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8003ffa:	2101      	movs	r1, #1
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	65da      	str	r2, [r3, #92]	; 0x5c
 8004000:	e01c      	b.n	800403c <HAL_RCC_OscConfig+0x41c>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	2b05      	cmp	r3, #5
 8004008:	d10c      	bne.n	8004024 <HAL_RCC_OscConfig+0x404>
 800400a:	4b8b      	ldr	r3, [pc, #556]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 800400c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800400e:	4b8a      	ldr	r3, [pc, #552]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004010:	2104      	movs	r1, #4
 8004012:	430a      	orrs	r2, r1
 8004014:	65da      	str	r2, [r3, #92]	; 0x5c
 8004016:	4b88      	ldr	r3, [pc, #544]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004018:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800401a:	4b87      	ldr	r3, [pc, #540]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 800401c:	2101      	movs	r1, #1
 800401e:	430a      	orrs	r2, r1
 8004020:	65da      	str	r2, [r3, #92]	; 0x5c
 8004022:	e00b      	b.n	800403c <HAL_RCC_OscConfig+0x41c>
 8004024:	4b84      	ldr	r3, [pc, #528]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004026:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004028:	4b83      	ldr	r3, [pc, #524]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 800402a:	2101      	movs	r1, #1
 800402c:	438a      	bics	r2, r1
 800402e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004030:	4b81      	ldr	r3, [pc, #516]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004032:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004034:	4b80      	ldr	r3, [pc, #512]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004036:	2104      	movs	r1, #4
 8004038:	438a      	bics	r2, r1
 800403a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d014      	beq.n	800406e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004044:	f7ff f938 	bl	80032b8 <HAL_GetTick>
 8004048:	0003      	movs	r3, r0
 800404a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800404c:	e009      	b.n	8004062 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800404e:	f7ff f933 	bl	80032b8 <HAL_GetTick>
 8004052:	0002      	movs	r2, r0
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	4a79      	ldr	r2, [pc, #484]	; (8004240 <HAL_RCC_OscConfig+0x620>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e0e6      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004062:	4b75      	ldr	r3, [pc, #468]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004064:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004066:	2202      	movs	r2, #2
 8004068:	4013      	ands	r3, r2
 800406a:	d0f0      	beq.n	800404e <HAL_RCC_OscConfig+0x42e>
 800406c:	e013      	b.n	8004096 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800406e:	f7ff f923 	bl	80032b8 <HAL_GetTick>
 8004072:	0003      	movs	r3, r0
 8004074:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004076:	e009      	b.n	800408c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004078:	f7ff f91e 	bl	80032b8 <HAL_GetTick>
 800407c:	0002      	movs	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	4a6f      	ldr	r2, [pc, #444]	; (8004240 <HAL_RCC_OscConfig+0x620>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d901      	bls.n	800408c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e0d1      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800408c:	4b6a      	ldr	r3, [pc, #424]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 800408e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004090:	2202      	movs	r2, #2
 8004092:	4013      	ands	r3, r2
 8004094:	d1f0      	bne.n	8004078 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004096:	231f      	movs	r3, #31
 8004098:	18fb      	adds	r3, r7, r3
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d105      	bne.n	80040ac <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80040a0:	4b65      	ldr	r3, [pc, #404]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 80040a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040a4:	4b64      	ldr	r3, [pc, #400]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 80040a6:	4967      	ldr	r1, [pc, #412]	; (8004244 <HAL_RCC_OscConfig+0x624>)
 80040a8:	400a      	ands	r2, r1
 80040aa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	69db      	ldr	r3, [r3, #28]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d100      	bne.n	80040b6 <HAL_RCC_OscConfig+0x496>
 80040b4:	e0bb      	b.n	800422e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040b6:	4b60      	ldr	r3, [pc, #384]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	2238      	movs	r2, #56	; 0x38
 80040bc:	4013      	ands	r3, r2
 80040be:	2b10      	cmp	r3, #16
 80040c0:	d100      	bne.n	80040c4 <HAL_RCC_OscConfig+0x4a4>
 80040c2:	e07b      	b.n	80041bc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	69db      	ldr	r3, [r3, #28]
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d156      	bne.n	800417a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040cc:	4b5a      	ldr	r3, [pc, #360]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	4b59      	ldr	r3, [pc, #356]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 80040d2:	495d      	ldr	r1, [pc, #372]	; (8004248 <HAL_RCC_OscConfig+0x628>)
 80040d4:	400a      	ands	r2, r1
 80040d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d8:	f7ff f8ee 	bl	80032b8 <HAL_GetTick>
 80040dc:	0003      	movs	r3, r0
 80040de:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040e0:	e008      	b.n	80040f4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040e2:	f7ff f8e9 	bl	80032b8 <HAL_GetTick>
 80040e6:	0002      	movs	r2, r0
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d901      	bls.n	80040f4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e09d      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040f4:	4b50      	ldr	r3, [pc, #320]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	2380      	movs	r3, #128	; 0x80
 80040fa:	049b      	lsls	r3, r3, #18
 80040fc:	4013      	ands	r3, r2
 80040fe:	d1f0      	bne.n	80040e2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004100:	4b4d      	ldr	r3, [pc, #308]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	4a51      	ldr	r2, [pc, #324]	; (800424c <HAL_RCC_OscConfig+0x62c>)
 8004106:	4013      	ands	r3, r2
 8004108:	0019      	movs	r1, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a1a      	ldr	r2, [r3, #32]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004112:	431a      	orrs	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004118:	021b      	lsls	r3, r3, #8
 800411a:	431a      	orrs	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004120:	431a      	orrs	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004126:	431a      	orrs	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800412c:	431a      	orrs	r2, r3
 800412e:	4b42      	ldr	r3, [pc, #264]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004130:	430a      	orrs	r2, r1
 8004132:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004134:	4b40      	ldr	r3, [pc, #256]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	4b3f      	ldr	r3, [pc, #252]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 800413a:	2180      	movs	r1, #128	; 0x80
 800413c:	0449      	lsls	r1, r1, #17
 800413e:	430a      	orrs	r2, r1
 8004140:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004142:	4b3d      	ldr	r3, [pc, #244]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	4b3c      	ldr	r3, [pc, #240]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004148:	2180      	movs	r1, #128	; 0x80
 800414a:	0549      	lsls	r1, r1, #21
 800414c:	430a      	orrs	r2, r1
 800414e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004150:	f7ff f8b2 	bl	80032b8 <HAL_GetTick>
 8004154:	0003      	movs	r3, r0
 8004156:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800415a:	f7ff f8ad 	bl	80032b8 <HAL_GetTick>
 800415e:	0002      	movs	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e061      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800416c:	4b32      	ldr	r3, [pc, #200]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	2380      	movs	r3, #128	; 0x80
 8004172:	049b      	lsls	r3, r3, #18
 8004174:	4013      	ands	r3, r2
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x53a>
 8004178:	e059      	b.n	800422e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800417a:	4b2f      	ldr	r3, [pc, #188]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	4b2e      	ldr	r3, [pc, #184]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 8004180:	4931      	ldr	r1, [pc, #196]	; (8004248 <HAL_RCC_OscConfig+0x628>)
 8004182:	400a      	ands	r2, r1
 8004184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004186:	f7ff f897 	bl	80032b8 <HAL_GetTick>
 800418a:	0003      	movs	r3, r0
 800418c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800418e:	e008      	b.n	80041a2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004190:	f7ff f892 	bl	80032b8 <HAL_GetTick>
 8004194:	0002      	movs	r2, r0
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	2b02      	cmp	r3, #2
 800419c:	d901      	bls.n	80041a2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e046      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041a2:	4b25      	ldr	r3, [pc, #148]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	2380      	movs	r3, #128	; 0x80
 80041a8:	049b      	lsls	r3, r3, #18
 80041aa:	4013      	ands	r3, r2
 80041ac:	d1f0      	bne.n	8004190 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80041ae:	4b22      	ldr	r3, [pc, #136]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 80041b0:	68da      	ldr	r2, [r3, #12]
 80041b2:	4b21      	ldr	r3, [pc, #132]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 80041b4:	4926      	ldr	r1, [pc, #152]	; (8004250 <HAL_RCC_OscConfig+0x630>)
 80041b6:	400a      	ands	r2, r1
 80041b8:	60da      	str	r2, [r3, #12]
 80041ba:	e038      	b.n	800422e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	69db      	ldr	r3, [r3, #28]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d101      	bne.n	80041c8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e033      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80041c8:	4b1b      	ldr	r3, [pc, #108]	; (8004238 <HAL_RCC_OscConfig+0x618>)
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	2203      	movs	r2, #3
 80041d2:	401a      	ands	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d126      	bne.n	800422a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	2270      	movs	r2, #112	; 0x70
 80041e0:	401a      	ands	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d11f      	bne.n	800422a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	23fe      	movs	r3, #254	; 0xfe
 80041ee:	01db      	lsls	r3, r3, #7
 80041f0:	401a      	ands	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d116      	bne.n	800422a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80041fc:	697a      	ldr	r2, [r7, #20]
 80041fe:	23f8      	movs	r3, #248	; 0xf8
 8004200:	039b      	lsls	r3, r3, #14
 8004202:	401a      	ands	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004208:	429a      	cmp	r2, r3
 800420a:	d10e      	bne.n	800422a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800420c:	697a      	ldr	r2, [r7, #20]
 800420e:	23e0      	movs	r3, #224	; 0xe0
 8004210:	051b      	lsls	r3, r3, #20
 8004212:	401a      	ands	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004218:	429a      	cmp	r2, r3
 800421a:	d106      	bne.n	800422a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	0f5b      	lsrs	r3, r3, #29
 8004220:	075a      	lsls	r2, r3, #29
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004226:	429a      	cmp	r2, r3
 8004228:	d001      	beq.n	800422e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e000      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	0018      	movs	r0, r3
 8004232:	46bd      	mov	sp, r7
 8004234:	b008      	add	sp, #32
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40021000 	.word	0x40021000
 800423c:	40007000 	.word	0x40007000
 8004240:	00001388 	.word	0x00001388
 8004244:	efffffff 	.word	0xefffffff
 8004248:	feffffff 	.word	0xfeffffff
 800424c:	11c1808c 	.word	0x11c1808c
 8004250:	eefefffc 	.word	0xeefefffc

08004254 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d101      	bne.n	8004268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e0e9      	b.n	800443c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004268:	4b76      	ldr	r3, [pc, #472]	; (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2207      	movs	r2, #7
 800426e:	4013      	ands	r3, r2
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	429a      	cmp	r2, r3
 8004274:	d91e      	bls.n	80042b4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004276:	4b73      	ldr	r3, [pc, #460]	; (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2207      	movs	r2, #7
 800427c:	4393      	bics	r3, r2
 800427e:	0019      	movs	r1, r3
 8004280:	4b70      	ldr	r3, [pc, #448]	; (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 8004282:	683a      	ldr	r2, [r7, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004288:	f7ff f816 	bl	80032b8 <HAL_GetTick>
 800428c:	0003      	movs	r3, r0
 800428e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004290:	e009      	b.n	80042a6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004292:	f7ff f811 	bl	80032b8 <HAL_GetTick>
 8004296:	0002      	movs	r2, r0
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	4a6a      	ldr	r2, [pc, #424]	; (8004448 <HAL_RCC_ClockConfig+0x1f4>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e0ca      	b.n	800443c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80042a6:	4b67      	ldr	r3, [pc, #412]	; (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2207      	movs	r2, #7
 80042ac:	4013      	ands	r3, r2
 80042ae:	683a      	ldr	r2, [r7, #0]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d1ee      	bne.n	8004292 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2202      	movs	r2, #2
 80042ba:	4013      	ands	r3, r2
 80042bc:	d015      	beq.n	80042ea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2204      	movs	r2, #4
 80042c4:	4013      	ands	r3, r2
 80042c6:	d006      	beq.n	80042d6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80042c8:	4b60      	ldr	r3, [pc, #384]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	4b5f      	ldr	r3, [pc, #380]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 80042ce:	21e0      	movs	r1, #224	; 0xe0
 80042d0:	01c9      	lsls	r1, r1, #7
 80042d2:	430a      	orrs	r2, r1
 80042d4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042d6:	4b5d      	ldr	r3, [pc, #372]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	4a5d      	ldr	r2, [pc, #372]	; (8004450 <HAL_RCC_ClockConfig+0x1fc>)
 80042dc:	4013      	ands	r3, r2
 80042de:	0019      	movs	r1, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	4b59      	ldr	r3, [pc, #356]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 80042e6:	430a      	orrs	r2, r1
 80042e8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2201      	movs	r2, #1
 80042f0:	4013      	ands	r3, r2
 80042f2:	d057      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d107      	bne.n	800430c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042fc:	4b53      	ldr	r3, [pc, #332]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	2380      	movs	r3, #128	; 0x80
 8004302:	029b      	lsls	r3, r3, #10
 8004304:	4013      	ands	r3, r2
 8004306:	d12b      	bne.n	8004360 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e097      	b.n	800443c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d107      	bne.n	8004324 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004314:	4b4d      	ldr	r3, [pc, #308]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	2380      	movs	r3, #128	; 0x80
 800431a:	049b      	lsls	r3, r3, #18
 800431c:	4013      	ands	r3, r2
 800431e:	d11f      	bne.n	8004360 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e08b      	b.n	800443c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d107      	bne.n	800433c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800432c:	4b47      	ldr	r3, [pc, #284]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	2380      	movs	r3, #128	; 0x80
 8004332:	00db      	lsls	r3, r3, #3
 8004334:	4013      	ands	r3, r2
 8004336:	d113      	bne.n	8004360 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e07f      	b.n	800443c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	2b03      	cmp	r3, #3
 8004342:	d106      	bne.n	8004352 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004344:	4b41      	ldr	r3, [pc, #260]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 8004346:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004348:	2202      	movs	r2, #2
 800434a:	4013      	ands	r3, r2
 800434c:	d108      	bne.n	8004360 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e074      	b.n	800443c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004352:	4b3e      	ldr	r3, [pc, #248]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 8004354:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004356:	2202      	movs	r2, #2
 8004358:	4013      	ands	r3, r2
 800435a:	d101      	bne.n	8004360 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e06d      	b.n	800443c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004360:	4b3a      	ldr	r3, [pc, #232]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	2207      	movs	r2, #7
 8004366:	4393      	bics	r3, r2
 8004368:	0019      	movs	r1, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685a      	ldr	r2, [r3, #4]
 800436e:	4b37      	ldr	r3, [pc, #220]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 8004370:	430a      	orrs	r2, r1
 8004372:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004374:	f7fe ffa0 	bl	80032b8 <HAL_GetTick>
 8004378:	0003      	movs	r3, r0
 800437a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800437c:	e009      	b.n	8004392 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800437e:	f7fe ff9b 	bl	80032b8 <HAL_GetTick>
 8004382:	0002      	movs	r2, r0
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	4a2f      	ldr	r2, [pc, #188]	; (8004448 <HAL_RCC_ClockConfig+0x1f4>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d901      	bls.n	8004392 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e054      	b.n	800443c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004392:	4b2e      	ldr	r3, [pc, #184]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	2238      	movs	r2, #56	; 0x38
 8004398:	401a      	ands	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d1ec      	bne.n	800437e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043a4:	4b27      	ldr	r3, [pc, #156]	; (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2207      	movs	r2, #7
 80043aa:	4013      	ands	r3, r2
 80043ac:	683a      	ldr	r2, [r7, #0]
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d21e      	bcs.n	80043f0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043b2:	4b24      	ldr	r3, [pc, #144]	; (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2207      	movs	r2, #7
 80043b8:	4393      	bics	r3, r2
 80043ba:	0019      	movs	r1, r3
 80043bc:	4b21      	ldr	r3, [pc, #132]	; (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80043c4:	f7fe ff78 	bl	80032b8 <HAL_GetTick>
 80043c8:	0003      	movs	r3, r0
 80043ca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80043cc:	e009      	b.n	80043e2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ce:	f7fe ff73 	bl	80032b8 <HAL_GetTick>
 80043d2:	0002      	movs	r2, r0
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	4a1b      	ldr	r2, [pc, #108]	; (8004448 <HAL_RCC_ClockConfig+0x1f4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d901      	bls.n	80043e2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e02c      	b.n	800443c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80043e2:	4b18      	ldr	r3, [pc, #96]	; (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2207      	movs	r2, #7
 80043e8:	4013      	ands	r3, r2
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d1ee      	bne.n	80043ce <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2204      	movs	r2, #4
 80043f6:	4013      	ands	r3, r2
 80043f8:	d009      	beq.n	800440e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80043fa:	4b14      	ldr	r3, [pc, #80]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	4a15      	ldr	r2, [pc, #84]	; (8004454 <HAL_RCC_ClockConfig+0x200>)
 8004400:	4013      	ands	r3, r2
 8004402:	0019      	movs	r1, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	68da      	ldr	r2, [r3, #12]
 8004408:	4b10      	ldr	r3, [pc, #64]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 800440a:	430a      	orrs	r2, r1
 800440c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800440e:	f000 f829 	bl	8004464 <HAL_RCC_GetSysClockFreq>
 8004412:	0001      	movs	r1, r0
 8004414:	4b0d      	ldr	r3, [pc, #52]	; (800444c <HAL_RCC_ClockConfig+0x1f8>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	0a1b      	lsrs	r3, r3, #8
 800441a:	220f      	movs	r2, #15
 800441c:	401a      	ands	r2, r3
 800441e:	4b0e      	ldr	r3, [pc, #56]	; (8004458 <HAL_RCC_ClockConfig+0x204>)
 8004420:	0092      	lsls	r2, r2, #2
 8004422:	58d3      	ldr	r3, [r2, r3]
 8004424:	221f      	movs	r2, #31
 8004426:	4013      	ands	r3, r2
 8004428:	000a      	movs	r2, r1
 800442a:	40da      	lsrs	r2, r3
 800442c:	4b0b      	ldr	r3, [pc, #44]	; (800445c <HAL_RCC_ClockConfig+0x208>)
 800442e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004430:	4b0b      	ldr	r3, [pc, #44]	; (8004460 <HAL_RCC_ClockConfig+0x20c>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	0018      	movs	r0, r3
 8004436:	f7fe fee3 	bl	8003200 <HAL_InitTick>
 800443a:	0003      	movs	r3, r0
}
 800443c:	0018      	movs	r0, r3
 800443e:	46bd      	mov	sp, r7
 8004440:	b004      	add	sp, #16
 8004442:	bd80      	pop	{r7, pc}
 8004444:	40022000 	.word	0x40022000
 8004448:	00001388 	.word	0x00001388
 800444c:	40021000 	.word	0x40021000
 8004450:	fffff0ff 	.word	0xfffff0ff
 8004454:	ffff8fff 	.word	0xffff8fff
 8004458:	0800ac4c 	.word	0x0800ac4c
 800445c:	2000000c 	.word	0x2000000c
 8004460:	20000010 	.word	0x20000010

08004464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800446a:	4b3c      	ldr	r3, [pc, #240]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	2238      	movs	r2, #56	; 0x38
 8004470:	4013      	ands	r3, r2
 8004472:	d10f      	bne.n	8004494 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004474:	4b39      	ldr	r3, [pc, #228]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	0adb      	lsrs	r3, r3, #11
 800447a:	2207      	movs	r2, #7
 800447c:	4013      	ands	r3, r2
 800447e:	2201      	movs	r2, #1
 8004480:	409a      	lsls	r2, r3
 8004482:	0013      	movs	r3, r2
 8004484:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004486:	6839      	ldr	r1, [r7, #0]
 8004488:	4835      	ldr	r0, [pc, #212]	; (8004560 <HAL_RCC_GetSysClockFreq+0xfc>)
 800448a:	f7fb fe57 	bl	800013c <__udivsi3>
 800448e:	0003      	movs	r3, r0
 8004490:	613b      	str	r3, [r7, #16]
 8004492:	e05d      	b.n	8004550 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004494:	4b31      	ldr	r3, [pc, #196]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	2238      	movs	r2, #56	; 0x38
 800449a:	4013      	ands	r3, r2
 800449c:	2b08      	cmp	r3, #8
 800449e:	d102      	bne.n	80044a6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044a0:	4b30      	ldr	r3, [pc, #192]	; (8004564 <HAL_RCC_GetSysClockFreq+0x100>)
 80044a2:	613b      	str	r3, [r7, #16]
 80044a4:	e054      	b.n	8004550 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044a6:	4b2d      	ldr	r3, [pc, #180]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	2238      	movs	r2, #56	; 0x38
 80044ac:	4013      	ands	r3, r2
 80044ae:	2b10      	cmp	r3, #16
 80044b0:	d138      	bne.n	8004524 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80044b2:	4b2a      	ldr	r3, [pc, #168]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	2203      	movs	r2, #3
 80044b8:	4013      	ands	r3, r2
 80044ba:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044bc:	4b27      	ldr	r3, [pc, #156]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	091b      	lsrs	r3, r3, #4
 80044c2:	2207      	movs	r2, #7
 80044c4:	4013      	ands	r3, r2
 80044c6:	3301      	adds	r3, #1
 80044c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2b03      	cmp	r3, #3
 80044ce:	d10d      	bne.n	80044ec <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044d0:	68b9      	ldr	r1, [r7, #8]
 80044d2:	4824      	ldr	r0, [pc, #144]	; (8004564 <HAL_RCC_GetSysClockFreq+0x100>)
 80044d4:	f7fb fe32 	bl	800013c <__udivsi3>
 80044d8:	0003      	movs	r3, r0
 80044da:	0019      	movs	r1, r3
 80044dc:	4b1f      	ldr	r3, [pc, #124]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	0a1b      	lsrs	r3, r3, #8
 80044e2:	227f      	movs	r2, #127	; 0x7f
 80044e4:	4013      	ands	r3, r2
 80044e6:	434b      	muls	r3, r1
 80044e8:	617b      	str	r3, [r7, #20]
        break;
 80044ea:	e00d      	b.n	8004508 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80044ec:	68b9      	ldr	r1, [r7, #8]
 80044ee:	481c      	ldr	r0, [pc, #112]	; (8004560 <HAL_RCC_GetSysClockFreq+0xfc>)
 80044f0:	f7fb fe24 	bl	800013c <__udivsi3>
 80044f4:	0003      	movs	r3, r0
 80044f6:	0019      	movs	r1, r3
 80044f8:	4b18      	ldr	r3, [pc, #96]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	0a1b      	lsrs	r3, r3, #8
 80044fe:	227f      	movs	r2, #127	; 0x7f
 8004500:	4013      	ands	r3, r2
 8004502:	434b      	muls	r3, r1
 8004504:	617b      	str	r3, [r7, #20]
        break;
 8004506:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004508:	4b14      	ldr	r3, [pc, #80]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	0f5b      	lsrs	r3, r3, #29
 800450e:	2207      	movs	r2, #7
 8004510:	4013      	ands	r3, r2
 8004512:	3301      	adds	r3, #1
 8004514:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004516:	6879      	ldr	r1, [r7, #4]
 8004518:	6978      	ldr	r0, [r7, #20]
 800451a:	f7fb fe0f 	bl	800013c <__udivsi3>
 800451e:	0003      	movs	r3, r0
 8004520:	613b      	str	r3, [r7, #16]
 8004522:	e015      	b.n	8004550 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004524:	4b0d      	ldr	r3, [pc, #52]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	2238      	movs	r2, #56	; 0x38
 800452a:	4013      	ands	r3, r2
 800452c:	2b20      	cmp	r3, #32
 800452e:	d103      	bne.n	8004538 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004530:	2380      	movs	r3, #128	; 0x80
 8004532:	021b      	lsls	r3, r3, #8
 8004534:	613b      	str	r3, [r7, #16]
 8004536:	e00b      	b.n	8004550 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004538:	4b08      	ldr	r3, [pc, #32]	; (800455c <HAL_RCC_GetSysClockFreq+0xf8>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	2238      	movs	r2, #56	; 0x38
 800453e:	4013      	ands	r3, r2
 8004540:	2b18      	cmp	r3, #24
 8004542:	d103      	bne.n	800454c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004544:	23fa      	movs	r3, #250	; 0xfa
 8004546:	01db      	lsls	r3, r3, #7
 8004548:	613b      	str	r3, [r7, #16]
 800454a:	e001      	b.n	8004550 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800454c:	2300      	movs	r3, #0
 800454e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004550:	693b      	ldr	r3, [r7, #16]
}
 8004552:	0018      	movs	r0, r3
 8004554:	46bd      	mov	sp, r7
 8004556:	b006      	add	sp, #24
 8004558:	bd80      	pop	{r7, pc}
 800455a:	46c0      	nop			; (mov r8, r8)
 800455c:	40021000 	.word	0x40021000
 8004560:	00f42400 	.word	0x00f42400
 8004564:	007a1200 	.word	0x007a1200

08004568 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800456c:	4b02      	ldr	r3, [pc, #8]	; (8004578 <HAL_RCC_GetHCLKFreq+0x10>)
 800456e:	681b      	ldr	r3, [r3, #0]
}
 8004570:	0018      	movs	r0, r3
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	46c0      	nop			; (mov r8, r8)
 8004578:	2000000c 	.word	0x2000000c

0800457c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800457c:	b5b0      	push	{r4, r5, r7, lr}
 800457e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004580:	f7ff fff2 	bl	8004568 <HAL_RCC_GetHCLKFreq>
 8004584:	0004      	movs	r4, r0
 8004586:	f7ff fb3f 	bl	8003c08 <LL_RCC_GetAPB1Prescaler>
 800458a:	0003      	movs	r3, r0
 800458c:	0b1a      	lsrs	r2, r3, #12
 800458e:	4b05      	ldr	r3, [pc, #20]	; (80045a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004590:	0092      	lsls	r2, r2, #2
 8004592:	58d3      	ldr	r3, [r2, r3]
 8004594:	221f      	movs	r2, #31
 8004596:	4013      	ands	r3, r2
 8004598:	40dc      	lsrs	r4, r3
 800459a:	0023      	movs	r3, r4
}
 800459c:	0018      	movs	r0, r3
 800459e:	46bd      	mov	sp, r7
 80045a0:	bdb0      	pop	{r4, r5, r7, pc}
 80045a2:	46c0      	nop			; (mov r8, r8)
 80045a4:	0800ac8c 	.word	0x0800ac8c

080045a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80045b0:	2313      	movs	r3, #19
 80045b2:	18fb      	adds	r3, r7, r3
 80045b4:	2200      	movs	r2, #0
 80045b6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045b8:	2312      	movs	r3, #18
 80045ba:	18fb      	adds	r3, r7, r3
 80045bc:	2200      	movs	r2, #0
 80045be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	2380      	movs	r3, #128	; 0x80
 80045c6:	029b      	lsls	r3, r3, #10
 80045c8:	4013      	ands	r3, r2
 80045ca:	d100      	bne.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x26>
 80045cc:	e0a3      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045ce:	2011      	movs	r0, #17
 80045d0:	183b      	adds	r3, r7, r0
 80045d2:	2200      	movs	r2, #0
 80045d4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045d6:	4bc3      	ldr	r3, [pc, #780]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045da:	2380      	movs	r3, #128	; 0x80
 80045dc:	055b      	lsls	r3, r3, #21
 80045de:	4013      	ands	r3, r2
 80045e0:	d110      	bne.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045e2:	4bc0      	ldr	r3, [pc, #768]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045e6:	4bbf      	ldr	r3, [pc, #764]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045e8:	2180      	movs	r1, #128	; 0x80
 80045ea:	0549      	lsls	r1, r1, #21
 80045ec:	430a      	orrs	r2, r1
 80045ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80045f0:	4bbc      	ldr	r3, [pc, #752]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045f4:	2380      	movs	r3, #128	; 0x80
 80045f6:	055b      	lsls	r3, r3, #21
 80045f8:	4013      	ands	r3, r2
 80045fa:	60bb      	str	r3, [r7, #8]
 80045fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045fe:	183b      	adds	r3, r7, r0
 8004600:	2201      	movs	r2, #1
 8004602:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004604:	4bb8      	ldr	r3, [pc, #736]	; (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	4bb7      	ldr	r3, [pc, #732]	; (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800460a:	2180      	movs	r1, #128	; 0x80
 800460c:	0049      	lsls	r1, r1, #1
 800460e:	430a      	orrs	r2, r1
 8004610:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004612:	f7fe fe51 	bl	80032b8 <HAL_GetTick>
 8004616:	0003      	movs	r3, r0
 8004618:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800461a:	e00b      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800461c:	f7fe fe4c 	bl	80032b8 <HAL_GetTick>
 8004620:	0002      	movs	r2, r0
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b02      	cmp	r3, #2
 8004628:	d904      	bls.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800462a:	2313      	movs	r3, #19
 800462c:	18fb      	adds	r3, r7, r3
 800462e:	2203      	movs	r2, #3
 8004630:	701a      	strb	r2, [r3, #0]
        break;
 8004632:	e005      	b.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004634:	4bac      	ldr	r3, [pc, #688]	; (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	2380      	movs	r3, #128	; 0x80
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	4013      	ands	r3, r2
 800463e:	d0ed      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004640:	2313      	movs	r3, #19
 8004642:	18fb      	adds	r3, r7, r3
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d154      	bne.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800464a:	4ba6      	ldr	r3, [pc, #664]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800464c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800464e:	23c0      	movs	r3, #192	; 0xc0
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	4013      	ands	r3, r2
 8004654:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d019      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	429a      	cmp	r2, r3
 8004664:	d014      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004666:	4b9f      	ldr	r3, [pc, #636]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800466a:	4aa0      	ldr	r2, [pc, #640]	; (80048ec <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800466c:	4013      	ands	r3, r2
 800466e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004670:	4b9c      	ldr	r3, [pc, #624]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004672:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004674:	4b9b      	ldr	r3, [pc, #620]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004676:	2180      	movs	r1, #128	; 0x80
 8004678:	0249      	lsls	r1, r1, #9
 800467a:	430a      	orrs	r2, r1
 800467c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800467e:	4b99      	ldr	r3, [pc, #612]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004680:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004682:	4b98      	ldr	r3, [pc, #608]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004684:	499a      	ldr	r1, [pc, #616]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004686:	400a      	ands	r2, r1
 8004688:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800468a:	4b96      	ldr	r3, [pc, #600]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	2201      	movs	r2, #1
 8004694:	4013      	ands	r3, r2
 8004696:	d016      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004698:	f7fe fe0e 	bl	80032b8 <HAL_GetTick>
 800469c:	0003      	movs	r3, r0
 800469e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046a0:	e00c      	b.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a2:	f7fe fe09 	bl	80032b8 <HAL_GetTick>
 80046a6:	0002      	movs	r2, r0
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	4a91      	ldr	r2, [pc, #580]	; (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d904      	bls.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80046b2:	2313      	movs	r3, #19
 80046b4:	18fb      	adds	r3, r7, r3
 80046b6:	2203      	movs	r2, #3
 80046b8:	701a      	strb	r2, [r3, #0]
            break;
 80046ba:	e004      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046bc:	4b89      	ldr	r3, [pc, #548]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046c0:	2202      	movs	r2, #2
 80046c2:	4013      	ands	r3, r2
 80046c4:	d0ed      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80046c6:	2313      	movs	r3, #19
 80046c8:	18fb      	adds	r3, r7, r3
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d10a      	bne.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046d0:	4b84      	ldr	r3, [pc, #528]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d4:	4a85      	ldr	r2, [pc, #532]	; (80048ec <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80046d6:	4013      	ands	r3, r2
 80046d8:	0019      	movs	r1, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046de:	4b81      	ldr	r3, [pc, #516]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046e0:	430a      	orrs	r2, r1
 80046e2:	65da      	str	r2, [r3, #92]	; 0x5c
 80046e4:	e00c      	b.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046e6:	2312      	movs	r3, #18
 80046e8:	18fb      	adds	r3, r7, r3
 80046ea:	2213      	movs	r2, #19
 80046ec:	18ba      	adds	r2, r7, r2
 80046ee:	7812      	ldrb	r2, [r2, #0]
 80046f0:	701a      	strb	r2, [r3, #0]
 80046f2:	e005      	b.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f4:	2312      	movs	r3, #18
 80046f6:	18fb      	adds	r3, r7, r3
 80046f8:	2213      	movs	r2, #19
 80046fa:	18ba      	adds	r2, r7, r2
 80046fc:	7812      	ldrb	r2, [r2, #0]
 80046fe:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004700:	2311      	movs	r3, #17
 8004702:	18fb      	adds	r3, r7, r3
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d105      	bne.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800470a:	4b76      	ldr	r3, [pc, #472]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800470c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800470e:	4b75      	ldr	r3, [pc, #468]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004710:	4979      	ldr	r1, [pc, #484]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8004712:	400a      	ands	r2, r1
 8004714:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2201      	movs	r2, #1
 800471c:	4013      	ands	r3, r2
 800471e:	d009      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004720:	4b70      	ldr	r3, [pc, #448]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004724:	2203      	movs	r2, #3
 8004726:	4393      	bics	r3, r2
 8004728:	0019      	movs	r1, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685a      	ldr	r2, [r3, #4]
 800472e:	4b6d      	ldr	r3, [pc, #436]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004730:	430a      	orrs	r2, r1
 8004732:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2202      	movs	r2, #2
 800473a:	4013      	ands	r3, r2
 800473c:	d009      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800473e:	4b69      	ldr	r3, [pc, #420]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004742:	220c      	movs	r2, #12
 8004744:	4393      	bics	r3, r2
 8004746:	0019      	movs	r1, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	4b65      	ldr	r3, [pc, #404]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800474e:	430a      	orrs	r2, r1
 8004750:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2210      	movs	r2, #16
 8004758:	4013      	ands	r3, r2
 800475a:	d009      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800475c:	4b61      	ldr	r3, [pc, #388]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800475e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004760:	4a66      	ldr	r2, [pc, #408]	; (80048fc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8004762:	4013      	ands	r3, r2
 8004764:	0019      	movs	r1, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68da      	ldr	r2, [r3, #12]
 800476a:	4b5e      	ldr	r3, [pc, #376]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800476c:	430a      	orrs	r2, r1
 800476e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	2380      	movs	r3, #128	; 0x80
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	4013      	ands	r3, r2
 800477a:	d009      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800477c:	4b59      	ldr	r3, [pc, #356]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800477e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004780:	4a5f      	ldr	r2, [pc, #380]	; (8004900 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004782:	4013      	ands	r3, r2
 8004784:	0019      	movs	r1, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699a      	ldr	r2, [r3, #24]
 800478a:	4b56      	ldr	r3, [pc, #344]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800478c:	430a      	orrs	r2, r1
 800478e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	2380      	movs	r3, #128	; 0x80
 8004796:	00db      	lsls	r3, r3, #3
 8004798:	4013      	ands	r3, r2
 800479a:	d009      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800479c:	4b51      	ldr	r3, [pc, #324]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800479e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047a0:	4a58      	ldr	r2, [pc, #352]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047a2:	4013      	ands	r3, r2
 80047a4:	0019      	movs	r1, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	69da      	ldr	r2, [r3, #28]
 80047aa:	4b4e      	ldr	r3, [pc, #312]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047ac:	430a      	orrs	r2, r1
 80047ae:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2220      	movs	r2, #32
 80047b6:	4013      	ands	r3, r2
 80047b8:	d009      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047ba:	4b4a      	ldr	r3, [pc, #296]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047be:	4a52      	ldr	r2, [pc, #328]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80047c0:	4013      	ands	r3, r2
 80047c2:	0019      	movs	r1, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	691a      	ldr	r2, [r3, #16]
 80047c8:	4b46      	ldr	r3, [pc, #280]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047ca:	430a      	orrs	r2, r1
 80047cc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	2380      	movs	r3, #128	; 0x80
 80047d4:	01db      	lsls	r3, r3, #7
 80047d6:	4013      	ands	r3, r2
 80047d8:	d015      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047da:	4b42      	ldr	r3, [pc, #264]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	0899      	lsrs	r1, r3, #2
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a1a      	ldr	r2, [r3, #32]
 80047e6:	4b3f      	ldr	r3, [pc, #252]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047e8:	430a      	orrs	r2, r1
 80047ea:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a1a      	ldr	r2, [r3, #32]
 80047f0:	2380      	movs	r3, #128	; 0x80
 80047f2:	05db      	lsls	r3, r3, #23
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d106      	bne.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80047f8:	4b3a      	ldr	r3, [pc, #232]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047fa:	68da      	ldr	r2, [r3, #12]
 80047fc:	4b39      	ldr	r3, [pc, #228]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047fe:	2180      	movs	r1, #128	; 0x80
 8004800:	0249      	lsls	r1, r1, #9
 8004802:	430a      	orrs	r2, r1
 8004804:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	2380      	movs	r3, #128	; 0x80
 800480c:	031b      	lsls	r3, r3, #12
 800480e:	4013      	ands	r3, r2
 8004810:	d009      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004812:	4b34      	ldr	r3, [pc, #208]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004816:	2240      	movs	r2, #64	; 0x40
 8004818:	4393      	bics	r3, r2
 800481a:	0019      	movs	r1, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004820:	4b30      	ldr	r3, [pc, #192]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004822:	430a      	orrs	r2, r1
 8004824:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	2380      	movs	r3, #128	; 0x80
 800482c:	039b      	lsls	r3, r3, #14
 800482e:	4013      	ands	r3, r2
 8004830:	d016      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004832:	4b2c      	ldr	r3, [pc, #176]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004836:	4a35      	ldr	r2, [pc, #212]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004838:	4013      	ands	r3, r2
 800483a:	0019      	movs	r1, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004840:	4b28      	ldr	r3, [pc, #160]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004842:	430a      	orrs	r2, r1
 8004844:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800484a:	2380      	movs	r3, #128	; 0x80
 800484c:	03db      	lsls	r3, r3, #15
 800484e:	429a      	cmp	r2, r3
 8004850:	d106      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004852:	4b24      	ldr	r3, [pc, #144]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004854:	68da      	ldr	r2, [r3, #12]
 8004856:	4b23      	ldr	r3, [pc, #140]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004858:	2180      	movs	r1, #128	; 0x80
 800485a:	0449      	lsls	r1, r1, #17
 800485c:	430a      	orrs	r2, r1
 800485e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	2380      	movs	r3, #128	; 0x80
 8004866:	03db      	lsls	r3, r3, #15
 8004868:	4013      	ands	r3, r2
 800486a:	d016      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800486c:	4b1d      	ldr	r3, [pc, #116]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800486e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004870:	4a27      	ldr	r2, [pc, #156]	; (8004910 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8004872:	4013      	ands	r3, r2
 8004874:	0019      	movs	r1, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800487a:	4b1a      	ldr	r3, [pc, #104]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800487c:	430a      	orrs	r2, r1
 800487e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004884:	2380      	movs	r3, #128	; 0x80
 8004886:	045b      	lsls	r3, r3, #17
 8004888:	429a      	cmp	r2, r3
 800488a:	d106      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800488c:	4b15      	ldr	r3, [pc, #84]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800488e:	68da      	ldr	r2, [r3, #12]
 8004890:	4b14      	ldr	r3, [pc, #80]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004892:	2180      	movs	r1, #128	; 0x80
 8004894:	0449      	lsls	r1, r1, #17
 8004896:	430a      	orrs	r2, r1
 8004898:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	2380      	movs	r3, #128	; 0x80
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	4013      	ands	r3, r2
 80048a4:	d016      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80048a6:	4b0f      	ldr	r3, [pc, #60]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048aa:	4a1a      	ldr	r2, [pc, #104]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80048ac:	4013      	ands	r3, r2
 80048ae:	0019      	movs	r1, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	695a      	ldr	r2, [r3, #20]
 80048b4:	4b0b      	ldr	r3, [pc, #44]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048b6:	430a      	orrs	r2, r1
 80048b8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	695a      	ldr	r2, [r3, #20]
 80048be:	2380      	movs	r3, #128	; 0x80
 80048c0:	01db      	lsls	r3, r3, #7
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d106      	bne.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80048c6:	4b07      	ldr	r3, [pc, #28]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048c8:	68da      	ldr	r2, [r3, #12]
 80048ca:	4b06      	ldr	r3, [pc, #24]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048cc:	2180      	movs	r1, #128	; 0x80
 80048ce:	0249      	lsls	r1, r1, #9
 80048d0:	430a      	orrs	r2, r1
 80048d2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80048d4:	2312      	movs	r3, #18
 80048d6:	18fb      	adds	r3, r7, r3
 80048d8:	781b      	ldrb	r3, [r3, #0]
}
 80048da:	0018      	movs	r0, r3
 80048dc:	46bd      	mov	sp, r7
 80048de:	b006      	add	sp, #24
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	46c0      	nop			; (mov r8, r8)
 80048e4:	40021000 	.word	0x40021000
 80048e8:	40007000 	.word	0x40007000
 80048ec:	fffffcff 	.word	0xfffffcff
 80048f0:	fffeffff 	.word	0xfffeffff
 80048f4:	00001388 	.word	0x00001388
 80048f8:	efffffff 	.word	0xefffffff
 80048fc:	fffff3ff 	.word	0xfffff3ff
 8004900:	fff3ffff 	.word	0xfff3ffff
 8004904:	ffcfffff 	.word	0xffcfffff
 8004908:	ffffcfff 	.word	0xffffcfff
 800490c:	ffbfffff 	.word	0xffbfffff
 8004910:	feffffff 	.word	0xfeffffff
 8004914:	ffff3fff 	.word	0xffff3fff

08004918 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d101      	bne.n	800492a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e04a      	b.n	80049c0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	223d      	movs	r2, #61	; 0x3d
 800492e:	5c9b      	ldrb	r3, [r3, r2]
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d107      	bne.n	8004946 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	223c      	movs	r2, #60	; 0x3c
 800493a:	2100      	movs	r1, #0
 800493c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	0018      	movs	r0, r3
 8004942:	f7fe f9d1 	bl	8002ce8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	223d      	movs	r2, #61	; 0x3d
 800494a:	2102      	movs	r1, #2
 800494c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	3304      	adds	r3, #4
 8004956:	0019      	movs	r1, r3
 8004958:	0010      	movs	r0, r2
 800495a:	f000 fa11 	bl	8004d80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2248      	movs	r2, #72	; 0x48
 8004962:	2101      	movs	r1, #1
 8004964:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	223e      	movs	r2, #62	; 0x3e
 800496a:	2101      	movs	r1, #1
 800496c:	5499      	strb	r1, [r3, r2]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	223f      	movs	r2, #63	; 0x3f
 8004972:	2101      	movs	r1, #1
 8004974:	5499      	strb	r1, [r3, r2]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2240      	movs	r2, #64	; 0x40
 800497a:	2101      	movs	r1, #1
 800497c:	5499      	strb	r1, [r3, r2]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2241      	movs	r2, #65	; 0x41
 8004982:	2101      	movs	r1, #1
 8004984:	5499      	strb	r1, [r3, r2]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2242      	movs	r2, #66	; 0x42
 800498a:	2101      	movs	r1, #1
 800498c:	5499      	strb	r1, [r3, r2]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2243      	movs	r2, #67	; 0x43
 8004992:	2101      	movs	r1, #1
 8004994:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2244      	movs	r2, #68	; 0x44
 800499a:	2101      	movs	r1, #1
 800499c:	5499      	strb	r1, [r3, r2]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2245      	movs	r2, #69	; 0x45
 80049a2:	2101      	movs	r1, #1
 80049a4:	5499      	strb	r1, [r3, r2]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2246      	movs	r2, #70	; 0x46
 80049aa:	2101      	movs	r1, #1
 80049ac:	5499      	strb	r1, [r3, r2]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2247      	movs	r2, #71	; 0x47
 80049b2:	2101      	movs	r1, #1
 80049b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	223d      	movs	r2, #61	; 0x3d
 80049ba:	2101      	movs	r1, #1
 80049bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049be:	2300      	movs	r3, #0
}
 80049c0:	0018      	movs	r0, r3
 80049c2:	46bd      	mov	sp, r7
 80049c4:	b002      	add	sp, #8
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	223d      	movs	r2, #61	; 0x3d
 80049d4:	5c9b      	ldrb	r3, [r3, r2]
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d001      	beq.n	80049e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e042      	b.n	8004a66 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	223d      	movs	r2, #61	; 0x3d
 80049e4:	2102      	movs	r1, #2
 80049e6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68da      	ldr	r2, [r3, #12]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2101      	movs	r1, #1
 80049f4:	430a      	orrs	r2, r1
 80049f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a1c      	ldr	r2, [pc, #112]	; (8004a70 <HAL_TIM_Base_Start_IT+0xa8>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d00f      	beq.n	8004a22 <HAL_TIM_Base_Start_IT+0x5a>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	2380      	movs	r3, #128	; 0x80
 8004a08:	05db      	lsls	r3, r3, #23
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d009      	beq.n	8004a22 <HAL_TIM_Base_Start_IT+0x5a>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a18      	ldr	r2, [pc, #96]	; (8004a74 <HAL_TIM_Base_Start_IT+0xac>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d004      	beq.n	8004a22 <HAL_TIM_Base_Start_IT+0x5a>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a16      	ldr	r2, [pc, #88]	; (8004a78 <HAL_TIM_Base_Start_IT+0xb0>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d116      	bne.n	8004a50 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	4a14      	ldr	r2, [pc, #80]	; (8004a7c <HAL_TIM_Base_Start_IT+0xb4>)
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2b06      	cmp	r3, #6
 8004a32:	d016      	beq.n	8004a62 <HAL_TIM_Base_Start_IT+0x9a>
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	2380      	movs	r3, #128	; 0x80
 8004a38:	025b      	lsls	r3, r3, #9
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d011      	beq.n	8004a62 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2101      	movs	r1, #1
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a4e:	e008      	b.n	8004a62 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2101      	movs	r1, #1
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	e000      	b.n	8004a64 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a62:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	0018      	movs	r0, r3
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	b004      	add	sp, #16
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	46c0      	nop			; (mov r8, r8)
 8004a70:	40012c00 	.word	0x40012c00
 8004a74:	40000400 	.word	0x40000400
 8004a78:	40014000 	.word	0x40014000
 8004a7c:	00010007 	.word	0x00010007

08004a80 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68da      	ldr	r2, [r3, #12]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2101      	movs	r1, #1
 8004a94:	438a      	bics	r2, r1
 8004a96:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6a1b      	ldr	r3, [r3, #32]
 8004a9e:	4a0d      	ldr	r2, [pc, #52]	; (8004ad4 <HAL_TIM_Base_Stop_IT+0x54>)
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	d10d      	bne.n	8004ac0 <HAL_TIM_Base_Stop_IT+0x40>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	4a0b      	ldr	r2, [pc, #44]	; (8004ad8 <HAL_TIM_Base_Stop_IT+0x58>)
 8004aac:	4013      	ands	r3, r2
 8004aae:	d107      	bne.n	8004ac0 <HAL_TIM_Base_Stop_IT+0x40>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2101      	movs	r1, #1
 8004abc:	438a      	bics	r2, r1
 8004abe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	223d      	movs	r2, #61	; 0x3d
 8004ac4:	2101      	movs	r1, #1
 8004ac6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	0018      	movs	r0, r3
 8004acc:	46bd      	mov	sp, r7
 8004ace:	b002      	add	sp, #8
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	46c0      	nop			; (mov r8, r8)
 8004ad4:	00001111 	.word	0x00001111
 8004ad8:	00000444 	.word	0x00000444

08004adc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	2202      	movs	r2, #2
 8004aec:	4013      	ands	r3, r2
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d124      	bne.n	8004b3c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	2202      	movs	r2, #2
 8004afa:	4013      	ands	r3, r2
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d11d      	bne.n	8004b3c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2203      	movs	r2, #3
 8004b06:	4252      	negs	r2, r2
 8004b08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	2203      	movs	r2, #3
 8004b18:	4013      	ands	r3, r2
 8004b1a:	d004      	beq.n	8004b26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	0018      	movs	r0, r3
 8004b20:	f000 f916 	bl	8004d50 <HAL_TIM_IC_CaptureCallback>
 8004b24:	e007      	b.n	8004b36 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	0018      	movs	r0, r3
 8004b2a:	f000 f909 	bl	8004d40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	0018      	movs	r0, r3
 8004b32:	f000 f915 	bl	8004d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	2204      	movs	r2, #4
 8004b44:	4013      	ands	r3, r2
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d125      	bne.n	8004b96 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	2204      	movs	r2, #4
 8004b52:	4013      	ands	r3, r2
 8004b54:	2b04      	cmp	r3, #4
 8004b56:	d11e      	bne.n	8004b96 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2205      	movs	r2, #5
 8004b5e:	4252      	negs	r2, r2
 8004b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2202      	movs	r2, #2
 8004b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699a      	ldr	r2, [r3, #24]
 8004b6e:	23c0      	movs	r3, #192	; 0xc0
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	4013      	ands	r3, r2
 8004b74:	d004      	beq.n	8004b80 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	0018      	movs	r0, r3
 8004b7a:	f000 f8e9 	bl	8004d50 <HAL_TIM_IC_CaptureCallback>
 8004b7e:	e007      	b.n	8004b90 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	0018      	movs	r0, r3
 8004b84:	f000 f8dc 	bl	8004d40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	0018      	movs	r0, r3
 8004b8c:	f000 f8e8 	bl	8004d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	2208      	movs	r2, #8
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	2b08      	cmp	r3, #8
 8004ba2:	d124      	bne.n	8004bee <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	2208      	movs	r2, #8
 8004bac:	4013      	ands	r3, r2
 8004bae:	2b08      	cmp	r3, #8
 8004bb0:	d11d      	bne.n	8004bee <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2209      	movs	r2, #9
 8004bb8:	4252      	negs	r2, r2
 8004bba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2204      	movs	r2, #4
 8004bc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	69db      	ldr	r3, [r3, #28]
 8004bc8:	2203      	movs	r2, #3
 8004bca:	4013      	ands	r3, r2
 8004bcc:	d004      	beq.n	8004bd8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	0018      	movs	r0, r3
 8004bd2:	f000 f8bd 	bl	8004d50 <HAL_TIM_IC_CaptureCallback>
 8004bd6:	e007      	b.n	8004be8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	0018      	movs	r0, r3
 8004bdc:	f000 f8b0 	bl	8004d40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	0018      	movs	r0, r3
 8004be4:	f000 f8bc 	bl	8004d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	2210      	movs	r2, #16
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	2b10      	cmp	r3, #16
 8004bfa:	d125      	bne.n	8004c48 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	2210      	movs	r2, #16
 8004c04:	4013      	ands	r3, r2
 8004c06:	2b10      	cmp	r3, #16
 8004c08:	d11e      	bne.n	8004c48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2211      	movs	r2, #17
 8004c10:	4252      	negs	r2, r2
 8004c12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2208      	movs	r2, #8
 8004c18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	69da      	ldr	r2, [r3, #28]
 8004c20:	23c0      	movs	r3, #192	; 0xc0
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4013      	ands	r3, r2
 8004c26:	d004      	beq.n	8004c32 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	f000 f890 	bl	8004d50 <HAL_TIM_IC_CaptureCallback>
 8004c30:	e007      	b.n	8004c42 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	0018      	movs	r0, r3
 8004c36:	f000 f883 	bl	8004d40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f000 f88f 	bl	8004d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	4013      	ands	r3, r2
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d10f      	bne.n	8004c76 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	4013      	ands	r3, r2
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d108      	bne.n	8004c76 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2202      	movs	r2, #2
 8004c6a:	4252      	negs	r2, r2
 8004c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	0018      	movs	r0, r3
 8004c72:	f7fd ff97 	bl	8002ba4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	2280      	movs	r2, #128	; 0x80
 8004c7e:	4013      	ands	r3, r2
 8004c80:	2b80      	cmp	r3, #128	; 0x80
 8004c82:	d10f      	bne.n	8004ca4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	2280      	movs	r2, #128	; 0x80
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	2b80      	cmp	r3, #128	; 0x80
 8004c90:	d108      	bne.n	8004ca4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2281      	movs	r2, #129	; 0x81
 8004c98:	4252      	negs	r2, r2
 8004c9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	0018      	movs	r0, r3
 8004ca0:	f000 f964 	bl	8004f6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	691a      	ldr	r2, [r3, #16]
 8004caa:	2380      	movs	r3, #128	; 0x80
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	401a      	ands	r2, r3
 8004cb0:	2380      	movs	r3, #128	; 0x80
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d10e      	bne.n	8004cd6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	2280      	movs	r2, #128	; 0x80
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	2b80      	cmp	r3, #128	; 0x80
 8004cc4:	d107      	bne.n	8004cd6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a1c      	ldr	r2, [pc, #112]	; (8004d3c <HAL_TIM_IRQHandler+0x260>)
 8004ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	0018      	movs	r0, r3
 8004cd2:	f000 f953 	bl	8004f7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	2240      	movs	r2, #64	; 0x40
 8004cde:	4013      	ands	r3, r2
 8004ce0:	2b40      	cmp	r3, #64	; 0x40
 8004ce2:	d10f      	bne.n	8004d04 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	2240      	movs	r2, #64	; 0x40
 8004cec:	4013      	ands	r3, r2
 8004cee:	2b40      	cmp	r3, #64	; 0x40
 8004cf0:	d108      	bne.n	8004d04 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2241      	movs	r2, #65	; 0x41
 8004cf8:	4252      	negs	r2, r2
 8004cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	0018      	movs	r0, r3
 8004d00:	f000 f836 	bl	8004d70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	2b20      	cmp	r3, #32
 8004d10:	d10f      	bne.n	8004d32 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	2b20      	cmp	r3, #32
 8004d1e:	d108      	bne.n	8004d32 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2221      	movs	r2, #33	; 0x21
 8004d26:	4252      	negs	r2, r2
 8004d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	f000 f915 	bl	8004f5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d32:	46c0      	nop			; (mov r8, r8)
 8004d34:	46bd      	mov	sp, r7
 8004d36:	b002      	add	sp, #8
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	46c0      	nop			; (mov r8, r8)
 8004d3c:	fffffeff 	.word	0xfffffeff

08004d40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d48:	46c0      	nop			; (mov r8, r8)
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	b002      	add	sp, #8
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d58:	46c0      	nop			; (mov r8, r8)
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	b002      	add	sp, #8
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d68:	46c0      	nop			; (mov r8, r8)
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	b002      	add	sp, #8
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d78:	46c0      	nop			; (mov r8, r8)
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	b002      	add	sp, #8
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a34      	ldr	r2, [pc, #208]	; (8004e64 <TIM_Base_SetConfig+0xe4>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d008      	beq.n	8004daa <TIM_Base_SetConfig+0x2a>
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	2380      	movs	r3, #128	; 0x80
 8004d9c:	05db      	lsls	r3, r3, #23
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d003      	beq.n	8004daa <TIM_Base_SetConfig+0x2a>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a30      	ldr	r2, [pc, #192]	; (8004e68 <TIM_Base_SetConfig+0xe8>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d108      	bne.n	8004dbc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2270      	movs	r2, #112	; 0x70
 8004dae:	4393      	bics	r3, r2
 8004db0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a29      	ldr	r2, [pc, #164]	; (8004e64 <TIM_Base_SetConfig+0xe4>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d018      	beq.n	8004df6 <TIM_Base_SetConfig+0x76>
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	2380      	movs	r3, #128	; 0x80
 8004dc8:	05db      	lsls	r3, r3, #23
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d013      	beq.n	8004df6 <TIM_Base_SetConfig+0x76>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a25      	ldr	r2, [pc, #148]	; (8004e68 <TIM_Base_SetConfig+0xe8>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d00f      	beq.n	8004df6 <TIM_Base_SetConfig+0x76>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a24      	ldr	r2, [pc, #144]	; (8004e6c <TIM_Base_SetConfig+0xec>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d00b      	beq.n	8004df6 <TIM_Base_SetConfig+0x76>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a23      	ldr	r2, [pc, #140]	; (8004e70 <TIM_Base_SetConfig+0xf0>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d007      	beq.n	8004df6 <TIM_Base_SetConfig+0x76>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a22      	ldr	r2, [pc, #136]	; (8004e74 <TIM_Base_SetConfig+0xf4>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d003      	beq.n	8004df6 <TIM_Base_SetConfig+0x76>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a21      	ldr	r2, [pc, #132]	; (8004e78 <TIM_Base_SetConfig+0xf8>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d108      	bne.n	8004e08 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	4a20      	ldr	r2, [pc, #128]	; (8004e7c <TIM_Base_SetConfig+0xfc>)
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	68fa      	ldr	r2, [r7, #12]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2280      	movs	r2, #128	; 0x80
 8004e0c:	4393      	bics	r3, r2
 8004e0e:	001a      	movs	r2, r3
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	689a      	ldr	r2, [r3, #8]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a0c      	ldr	r2, [pc, #48]	; (8004e64 <TIM_Base_SetConfig+0xe4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d00b      	beq.n	8004e4e <TIM_Base_SetConfig+0xce>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a0d      	ldr	r2, [pc, #52]	; (8004e70 <TIM_Base_SetConfig+0xf0>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d007      	beq.n	8004e4e <TIM_Base_SetConfig+0xce>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a0c      	ldr	r2, [pc, #48]	; (8004e74 <TIM_Base_SetConfig+0xf4>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d003      	beq.n	8004e4e <TIM_Base_SetConfig+0xce>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a0b      	ldr	r2, [pc, #44]	; (8004e78 <TIM_Base_SetConfig+0xf8>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d103      	bne.n	8004e56 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	691a      	ldr	r2, [r3, #16]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	615a      	str	r2, [r3, #20]
}
 8004e5c:	46c0      	nop			; (mov r8, r8)
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	b004      	add	sp, #16
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	40012c00 	.word	0x40012c00
 8004e68:	40000400 	.word	0x40000400
 8004e6c:	40002000 	.word	0x40002000
 8004e70:	40014000 	.word	0x40014000
 8004e74:	40014400 	.word	0x40014400
 8004e78:	40014800 	.word	0x40014800
 8004e7c:	fffffcff 	.word	0xfffffcff

08004e80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	223c      	movs	r2, #60	; 0x3c
 8004e8e:	5c9b      	ldrb	r3, [r3, r2]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d101      	bne.n	8004e98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e94:	2302      	movs	r3, #2
 8004e96:	e055      	b.n	8004f44 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	223c      	movs	r2, #60	; 0x3c
 8004e9c:	2101      	movs	r1, #1
 8004e9e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	223d      	movs	r2, #61	; 0x3d
 8004ea4:	2102      	movs	r1, #2
 8004ea6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a23      	ldr	r2, [pc, #140]	; (8004f4c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d108      	bne.n	8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	4a22      	ldr	r2, [pc, #136]	; (8004f50 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2270      	movs	r2, #112	; 0x70
 8004ed8:	4393      	bics	r3, r2
 8004eda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68fa      	ldr	r2, [r7, #12]
 8004eec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a16      	ldr	r2, [pc, #88]	; (8004f4c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d00f      	beq.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	2380      	movs	r3, #128	; 0x80
 8004efe:	05db      	lsls	r3, r3, #23
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d009      	beq.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a12      	ldr	r2, [pc, #72]	; (8004f54 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d004      	beq.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a11      	ldr	r2, [pc, #68]	; (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d10c      	bne.n	8004f32 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	2280      	movs	r2, #128	; 0x80
 8004f1c:	4393      	bics	r3, r2
 8004f1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	68ba      	ldr	r2, [r7, #8]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	223d      	movs	r2, #61	; 0x3d
 8004f36:	2101      	movs	r1, #1
 8004f38:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	223c      	movs	r2, #60	; 0x3c
 8004f3e:	2100      	movs	r1, #0
 8004f40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	0018      	movs	r0, r3
 8004f46:	46bd      	mov	sp, r7
 8004f48:	b004      	add	sp, #16
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	40012c00 	.word	0x40012c00
 8004f50:	ff0fffff 	.word	0xff0fffff
 8004f54:	40000400 	.word	0x40000400
 8004f58:	40014000 	.word	0x40014000

08004f5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f64:	46c0      	nop			; (mov r8, r8)
 8004f66:	46bd      	mov	sp, r7
 8004f68:	b002      	add	sp, #8
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f74:	46c0      	nop			; (mov r8, r8)
 8004f76:	46bd      	mov	sp, r7
 8004f78:	b002      	add	sp, #8
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f84:	46c0      	nop			; (mov r8, r8)
 8004f86:	46bd      	mov	sp, r7
 8004f88:	b002      	add	sp, #8
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d101      	bne.n	8004f9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e046      	b.n	800502c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2288      	movs	r2, #136	; 0x88
 8004fa2:	589b      	ldr	r3, [r3, r2]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d107      	bne.n	8004fb8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2284      	movs	r2, #132	; 0x84
 8004fac:	2100      	movs	r1, #0
 8004fae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	f7fd febe 	bl	8002d34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2288      	movs	r2, #136	; 0x88
 8004fbc:	2124      	movs	r1, #36	; 0x24
 8004fbe:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2101      	movs	r1, #1
 8004fcc:	438a      	bics	r2, r1
 8004fce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	0018      	movs	r0, r3
 8004fd4:	f000 f9ee 	bl	80053b4 <UART_SetConfig>
 8004fd8:	0003      	movs	r3, r0
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d101      	bne.n	8004fe2 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e024      	b.n	800502c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d003      	beq.n	8004ff2 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	0018      	movs	r0, r3
 8004fee:	f000 fc9f 	bl	8005930 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	490d      	ldr	r1, [pc, #52]	; (8005034 <HAL_UART_Init+0xa8>)
 8004ffe:	400a      	ands	r2, r1
 8005000:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	212a      	movs	r1, #42	; 0x2a
 800500e:	438a      	bics	r2, r1
 8005010:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2101      	movs	r1, #1
 800501e:	430a      	orrs	r2, r1
 8005020:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	0018      	movs	r0, r3
 8005026:	f000 fd37 	bl	8005a98 <UART_CheckIdleState>
 800502a:	0003      	movs	r3, r0
}
 800502c:	0018      	movs	r0, r3
 800502e:	46bd      	mov	sp, r7
 8005030:	b002      	add	sp, #8
 8005032:	bd80      	pop	{r7, pc}
 8005034:	ffffb7ff 	.word	0xffffb7ff

08005038 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d101      	bne.n	800504a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e032      	b.n	80050b0 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2288      	movs	r2, #136	; 0x88
 800504e:	2124      	movs	r1, #36	; 0x24
 8005050:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2101      	movs	r1, #1
 800505e:	438a      	bics	r2, r1
 8005060:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2200      	movs	r2, #0
 8005068:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2200      	movs	r2, #0
 8005070:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2200      	movs	r2, #0
 8005078:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	0018      	movs	r0, r3
 800507e:	f7fd ff3d 	bl	8002efc <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2290      	movs	r2, #144	; 0x90
 8005086:	2100      	movs	r1, #0
 8005088:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2288      	movs	r2, #136	; 0x88
 800508e:	2100      	movs	r1, #0
 8005090:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	228c      	movs	r2, #140	; 0x8c
 8005096:	2100      	movs	r1, #0
 8005098:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2284      	movs	r2, #132	; 0x84
 80050aa:	2100      	movs	r1, #0
 80050ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050ae:	2300      	movs	r3, #0
}
 80050b0:	0018      	movs	r0, r3
 80050b2:	46bd      	mov	sp, r7
 80050b4:	b002      	add	sp, #8
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b08a      	sub	sp, #40	; 0x28
 80050bc:	af02      	add	r7, sp, #8
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	603b      	str	r3, [r7, #0]
 80050c4:	1dbb      	adds	r3, r7, #6
 80050c6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2288      	movs	r2, #136	; 0x88
 80050cc:	589b      	ldr	r3, [r3, r2]
 80050ce:	2b20      	cmp	r3, #32
 80050d0:	d000      	beq.n	80050d4 <HAL_UART_Transmit+0x1c>
 80050d2:	e088      	b.n	80051e6 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <HAL_UART_Transmit+0x2a>
 80050da:	1dbb      	adds	r3, r7, #6
 80050dc:	881b      	ldrh	r3, [r3, #0]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e080      	b.n	80051e8 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	689a      	ldr	r2, [r3, #8]
 80050ea:	2380      	movs	r3, #128	; 0x80
 80050ec:	015b      	lsls	r3, r3, #5
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d109      	bne.n	8005106 <HAL_UART_Transmit+0x4e>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d105      	bne.n	8005106 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	2201      	movs	r2, #1
 80050fe:	4013      	ands	r3, r2
 8005100:	d001      	beq.n	8005106 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e070      	b.n	80051e8 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2290      	movs	r2, #144	; 0x90
 800510a:	2100      	movs	r1, #0
 800510c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2288      	movs	r2, #136	; 0x88
 8005112:	2121      	movs	r1, #33	; 0x21
 8005114:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005116:	f7fe f8cf 	bl	80032b8 <HAL_GetTick>
 800511a:	0003      	movs	r3, r0
 800511c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	1dba      	adds	r2, r7, #6
 8005122:	2154      	movs	r1, #84	; 0x54
 8005124:	8812      	ldrh	r2, [r2, #0]
 8005126:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	1dba      	adds	r2, r7, #6
 800512c:	2156      	movs	r1, #86	; 0x56
 800512e:	8812      	ldrh	r2, [r2, #0]
 8005130:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	2380      	movs	r3, #128	; 0x80
 8005138:	015b      	lsls	r3, r3, #5
 800513a:	429a      	cmp	r2, r3
 800513c:	d108      	bne.n	8005150 <HAL_UART_Transmit+0x98>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d104      	bne.n	8005150 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005146:	2300      	movs	r3, #0
 8005148:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	61bb      	str	r3, [r7, #24]
 800514e:	e003      	b.n	8005158 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005154:	2300      	movs	r3, #0
 8005156:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005158:	e02c      	b.n	80051b4 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	68f8      	ldr	r0, [r7, #12]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	9300      	str	r3, [sp, #0]
 8005162:	0013      	movs	r3, r2
 8005164:	2200      	movs	r2, #0
 8005166:	2180      	movs	r1, #128	; 0x80
 8005168:	f000 fce4 	bl	8005b34 <UART_WaitOnFlagUntilTimeout>
 800516c:	1e03      	subs	r3, r0, #0
 800516e:	d001      	beq.n	8005174 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	e039      	b.n	80051e8 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d10b      	bne.n	8005192 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	881b      	ldrh	r3, [r3, #0]
 800517e:	001a      	movs	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	05d2      	lsls	r2, r2, #23
 8005186:	0dd2      	lsrs	r2, r2, #23
 8005188:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	3302      	adds	r3, #2
 800518e:	61bb      	str	r3, [r7, #24]
 8005190:	e007      	b.n	80051a2 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	781a      	ldrb	r2, [r3, #0]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	3301      	adds	r3, #1
 80051a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2256      	movs	r2, #86	; 0x56
 80051a6:	5a9b      	ldrh	r3, [r3, r2]
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	3b01      	subs	r3, #1
 80051ac:	b299      	uxth	r1, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2256      	movs	r2, #86	; 0x56
 80051b2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2256      	movs	r2, #86	; 0x56
 80051b8:	5a9b      	ldrh	r3, [r3, r2]
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1cc      	bne.n	800515a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	68f8      	ldr	r0, [r7, #12]
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	9300      	str	r3, [sp, #0]
 80051c8:	0013      	movs	r3, r2
 80051ca:	2200      	movs	r2, #0
 80051cc:	2140      	movs	r1, #64	; 0x40
 80051ce:	f000 fcb1 	bl	8005b34 <UART_WaitOnFlagUntilTimeout>
 80051d2:	1e03      	subs	r3, r0, #0
 80051d4:	d001      	beq.n	80051da <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e006      	b.n	80051e8 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2288      	movs	r2, #136	; 0x88
 80051de:	2120      	movs	r1, #32
 80051e0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80051e2:	2300      	movs	r3, #0
 80051e4:	e000      	b.n	80051e8 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 80051e6:	2302      	movs	r3, #2
  }
}
 80051e8:	0018      	movs	r0, r3
 80051ea:	46bd      	mov	sp, r7
 80051ec:	b008      	add	sp, #32
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08a      	sub	sp, #40	; 0x28
 80051f4:	af02      	add	r7, sp, #8
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	603b      	str	r3, [r7, #0]
 80051fc:	1dbb      	adds	r3, r7, #6
 80051fe:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	228c      	movs	r2, #140	; 0x8c
 8005204:	589b      	ldr	r3, [r3, r2]
 8005206:	2b20      	cmp	r3, #32
 8005208:	d000      	beq.n	800520c <HAL_UART_Receive+0x1c>
 800520a:	e0cc      	b.n	80053a6 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d003      	beq.n	800521a <HAL_UART_Receive+0x2a>
 8005212:	1dbb      	adds	r3, r7, #6
 8005214:	881b      	ldrh	r3, [r3, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e0c4      	b.n	80053a8 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	689a      	ldr	r2, [r3, #8]
 8005222:	2380      	movs	r3, #128	; 0x80
 8005224:	015b      	lsls	r3, r3, #5
 8005226:	429a      	cmp	r2, r3
 8005228:	d109      	bne.n	800523e <HAL_UART_Receive+0x4e>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d105      	bne.n	800523e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	2201      	movs	r2, #1
 8005236:	4013      	ands	r3, r2
 8005238:	d001      	beq.n	800523e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e0b4      	b.n	80053a8 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2290      	movs	r2, #144	; 0x90
 8005242:	2100      	movs	r1, #0
 8005244:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	228c      	movs	r2, #140	; 0x8c
 800524a:	2122      	movs	r1, #34	; 0x22
 800524c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2200      	movs	r2, #0
 8005252:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005254:	f7fe f830 	bl	80032b8 <HAL_GetTick>
 8005258:	0003      	movs	r3, r0
 800525a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	1dba      	adds	r2, r7, #6
 8005260:	215c      	movs	r1, #92	; 0x5c
 8005262:	8812      	ldrh	r2, [r2, #0]
 8005264:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	1dba      	adds	r2, r7, #6
 800526a:	215e      	movs	r1, #94	; 0x5e
 800526c:	8812      	ldrh	r2, [r2, #0]
 800526e:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	689a      	ldr	r2, [r3, #8]
 8005274:	2380      	movs	r3, #128	; 0x80
 8005276:	015b      	lsls	r3, r3, #5
 8005278:	429a      	cmp	r2, r3
 800527a:	d10d      	bne.n	8005298 <HAL_UART_Receive+0xa8>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	691b      	ldr	r3, [r3, #16]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d104      	bne.n	800528e <HAL_UART_Receive+0x9e>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2260      	movs	r2, #96	; 0x60
 8005288:	4949      	ldr	r1, [pc, #292]	; (80053b0 <HAL_UART_Receive+0x1c0>)
 800528a:	5299      	strh	r1, [r3, r2]
 800528c:	e02e      	b.n	80052ec <HAL_UART_Receive+0xfc>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2260      	movs	r2, #96	; 0x60
 8005292:	21ff      	movs	r1, #255	; 0xff
 8005294:	5299      	strh	r1, [r3, r2]
 8005296:	e029      	b.n	80052ec <HAL_UART_Receive+0xfc>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d10d      	bne.n	80052bc <HAL_UART_Receive+0xcc>
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d104      	bne.n	80052b2 <HAL_UART_Receive+0xc2>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2260      	movs	r2, #96	; 0x60
 80052ac:	21ff      	movs	r1, #255	; 0xff
 80052ae:	5299      	strh	r1, [r3, r2]
 80052b0:	e01c      	b.n	80052ec <HAL_UART_Receive+0xfc>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2260      	movs	r2, #96	; 0x60
 80052b6:	217f      	movs	r1, #127	; 0x7f
 80052b8:	5299      	strh	r1, [r3, r2]
 80052ba:	e017      	b.n	80052ec <HAL_UART_Receive+0xfc>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	2380      	movs	r3, #128	; 0x80
 80052c2:	055b      	lsls	r3, r3, #21
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d10d      	bne.n	80052e4 <HAL_UART_Receive+0xf4>
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d104      	bne.n	80052da <HAL_UART_Receive+0xea>
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2260      	movs	r2, #96	; 0x60
 80052d4:	217f      	movs	r1, #127	; 0x7f
 80052d6:	5299      	strh	r1, [r3, r2]
 80052d8:	e008      	b.n	80052ec <HAL_UART_Receive+0xfc>
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2260      	movs	r2, #96	; 0x60
 80052de:	213f      	movs	r1, #63	; 0x3f
 80052e0:	5299      	strh	r1, [r3, r2]
 80052e2:	e003      	b.n	80052ec <HAL_UART_Receive+0xfc>
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2260      	movs	r2, #96	; 0x60
 80052e8:	2100      	movs	r1, #0
 80052ea:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80052ec:	2312      	movs	r3, #18
 80052ee:	18fb      	adds	r3, r7, r3
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	2160      	movs	r1, #96	; 0x60
 80052f4:	5a52      	ldrh	r2, [r2, r1]
 80052f6:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	689a      	ldr	r2, [r3, #8]
 80052fc:	2380      	movs	r3, #128	; 0x80
 80052fe:	015b      	lsls	r3, r3, #5
 8005300:	429a      	cmp	r2, r3
 8005302:	d108      	bne.n	8005316 <HAL_UART_Receive+0x126>
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d104      	bne.n	8005316 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800530c:	2300      	movs	r3, #0
 800530e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	61bb      	str	r3, [r7, #24]
 8005314:	e003      	b.n	800531e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800531a:	2300      	movs	r3, #0
 800531c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800531e:	e036      	b.n	800538e <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005320:	697a      	ldr	r2, [r7, #20]
 8005322:	68f8      	ldr	r0, [r7, #12]
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	9300      	str	r3, [sp, #0]
 8005328:	0013      	movs	r3, r2
 800532a:	2200      	movs	r2, #0
 800532c:	2120      	movs	r1, #32
 800532e:	f000 fc01 	bl	8005b34 <UART_WaitOnFlagUntilTimeout>
 8005332:	1e03      	subs	r3, r0, #0
 8005334:	d001      	beq.n	800533a <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e036      	b.n	80053a8 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10e      	bne.n	800535e <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005346:	b29b      	uxth	r3, r3
 8005348:	2212      	movs	r2, #18
 800534a:	18ba      	adds	r2, r7, r2
 800534c:	8812      	ldrh	r2, [r2, #0]
 800534e:	4013      	ands	r3, r2
 8005350:	b29a      	uxth	r2, r3
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	3302      	adds	r3, #2
 800535a:	61bb      	str	r3, [r7, #24]
 800535c:	e00e      	b.n	800537c <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2212      	movs	r2, #18
 8005368:	18ba      	adds	r2, r7, r2
 800536a:	8812      	ldrh	r2, [r2, #0]
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	4013      	ands	r3, r2
 8005370:	b2da      	uxtb	r2, r3
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	3301      	adds	r3, #1
 800537a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	225e      	movs	r2, #94	; 0x5e
 8005380:	5a9b      	ldrh	r3, [r3, r2]
 8005382:	b29b      	uxth	r3, r3
 8005384:	3b01      	subs	r3, #1
 8005386:	b299      	uxth	r1, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	225e      	movs	r2, #94	; 0x5e
 800538c:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	225e      	movs	r2, #94	; 0x5e
 8005392:	5a9b      	ldrh	r3, [r3, r2]
 8005394:	b29b      	uxth	r3, r3
 8005396:	2b00      	cmp	r3, #0
 8005398:	d1c2      	bne.n	8005320 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	228c      	movs	r2, #140	; 0x8c
 800539e:	2120      	movs	r1, #32
 80053a0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80053a2:	2300      	movs	r3, #0
 80053a4:	e000      	b.n	80053a8 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 80053a6:	2302      	movs	r3, #2
  }
}
 80053a8:	0018      	movs	r0, r3
 80053aa:	46bd      	mov	sp, r7
 80053ac:	b008      	add	sp, #32
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	000001ff 	.word	0x000001ff

080053b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053b4:	b5b0      	push	{r4, r5, r7, lr}
 80053b6:	b090      	sub	sp, #64	; 0x40
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053bc:	231a      	movs	r3, #26
 80053be:	2220      	movs	r2, #32
 80053c0:	189b      	adds	r3, r3, r2
 80053c2:	19db      	adds	r3, r3, r7
 80053c4:	2200      	movs	r2, #0
 80053c6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ca:	689a      	ldr	r2, [r3, #8]
 80053cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	431a      	orrs	r2, r3
 80053d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	431a      	orrs	r2, r3
 80053d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053da:	69db      	ldr	r3, [r3, #28]
 80053dc:	4313      	orrs	r3, r2
 80053de:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4aaf      	ldr	r2, [pc, #700]	; (80056a4 <UART_SetConfig+0x2f0>)
 80053e8:	4013      	ands	r3, r2
 80053ea:	0019      	movs	r1, r3
 80053ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053f2:	430b      	orrs	r3, r1
 80053f4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	4aaa      	ldr	r2, [pc, #680]	; (80056a8 <UART_SetConfig+0x2f4>)
 80053fe:	4013      	ands	r3, r2
 8005400:	0018      	movs	r0, r3
 8005402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005404:	68d9      	ldr	r1, [r3, #12]
 8005406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	0003      	movs	r3, r0
 800540c:	430b      	orrs	r3, r1
 800540e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4aa4      	ldr	r2, [pc, #656]	; (80056ac <UART_SetConfig+0x2f8>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d004      	beq.n	800542a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005422:	6a1b      	ldr	r3, [r3, #32]
 8005424:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005426:	4313      	orrs	r3, r2
 8005428:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	4a9f      	ldr	r2, [pc, #636]	; (80056b0 <UART_SetConfig+0x2fc>)
 8005432:	4013      	ands	r3, r2
 8005434:	0019      	movs	r1, r3
 8005436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800543c:	430b      	orrs	r3, r1
 800543e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005446:	220f      	movs	r2, #15
 8005448:	4393      	bics	r3, r2
 800544a:	0018      	movs	r0, r3
 800544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	0003      	movs	r3, r0
 8005456:	430b      	orrs	r3, r1
 8005458:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800545a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a95      	ldr	r2, [pc, #596]	; (80056b4 <UART_SetConfig+0x300>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d131      	bne.n	80054c8 <UART_SetConfig+0x114>
 8005464:	4b94      	ldr	r3, [pc, #592]	; (80056b8 <UART_SetConfig+0x304>)
 8005466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005468:	2203      	movs	r2, #3
 800546a:	4013      	ands	r3, r2
 800546c:	2b03      	cmp	r3, #3
 800546e:	d01d      	beq.n	80054ac <UART_SetConfig+0xf8>
 8005470:	d823      	bhi.n	80054ba <UART_SetConfig+0x106>
 8005472:	2b02      	cmp	r3, #2
 8005474:	d00c      	beq.n	8005490 <UART_SetConfig+0xdc>
 8005476:	d820      	bhi.n	80054ba <UART_SetConfig+0x106>
 8005478:	2b00      	cmp	r3, #0
 800547a:	d002      	beq.n	8005482 <UART_SetConfig+0xce>
 800547c:	2b01      	cmp	r3, #1
 800547e:	d00e      	beq.n	800549e <UART_SetConfig+0xea>
 8005480:	e01b      	b.n	80054ba <UART_SetConfig+0x106>
 8005482:	231b      	movs	r3, #27
 8005484:	2220      	movs	r2, #32
 8005486:	189b      	adds	r3, r3, r2
 8005488:	19db      	adds	r3, r3, r7
 800548a:	2200      	movs	r2, #0
 800548c:	701a      	strb	r2, [r3, #0]
 800548e:	e0b4      	b.n	80055fa <UART_SetConfig+0x246>
 8005490:	231b      	movs	r3, #27
 8005492:	2220      	movs	r2, #32
 8005494:	189b      	adds	r3, r3, r2
 8005496:	19db      	adds	r3, r3, r7
 8005498:	2202      	movs	r2, #2
 800549a:	701a      	strb	r2, [r3, #0]
 800549c:	e0ad      	b.n	80055fa <UART_SetConfig+0x246>
 800549e:	231b      	movs	r3, #27
 80054a0:	2220      	movs	r2, #32
 80054a2:	189b      	adds	r3, r3, r2
 80054a4:	19db      	adds	r3, r3, r7
 80054a6:	2204      	movs	r2, #4
 80054a8:	701a      	strb	r2, [r3, #0]
 80054aa:	e0a6      	b.n	80055fa <UART_SetConfig+0x246>
 80054ac:	231b      	movs	r3, #27
 80054ae:	2220      	movs	r2, #32
 80054b0:	189b      	adds	r3, r3, r2
 80054b2:	19db      	adds	r3, r3, r7
 80054b4:	2208      	movs	r2, #8
 80054b6:	701a      	strb	r2, [r3, #0]
 80054b8:	e09f      	b.n	80055fa <UART_SetConfig+0x246>
 80054ba:	231b      	movs	r3, #27
 80054bc:	2220      	movs	r2, #32
 80054be:	189b      	adds	r3, r3, r2
 80054c0:	19db      	adds	r3, r3, r7
 80054c2:	2210      	movs	r2, #16
 80054c4:	701a      	strb	r2, [r3, #0]
 80054c6:	e098      	b.n	80055fa <UART_SetConfig+0x246>
 80054c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a7b      	ldr	r2, [pc, #492]	; (80056bc <UART_SetConfig+0x308>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d131      	bne.n	8005536 <UART_SetConfig+0x182>
 80054d2:	4b79      	ldr	r3, [pc, #484]	; (80056b8 <UART_SetConfig+0x304>)
 80054d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054d6:	220c      	movs	r2, #12
 80054d8:	4013      	ands	r3, r2
 80054da:	2b0c      	cmp	r3, #12
 80054dc:	d01d      	beq.n	800551a <UART_SetConfig+0x166>
 80054de:	d823      	bhi.n	8005528 <UART_SetConfig+0x174>
 80054e0:	2b08      	cmp	r3, #8
 80054e2:	d00c      	beq.n	80054fe <UART_SetConfig+0x14a>
 80054e4:	d820      	bhi.n	8005528 <UART_SetConfig+0x174>
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d002      	beq.n	80054f0 <UART_SetConfig+0x13c>
 80054ea:	2b04      	cmp	r3, #4
 80054ec:	d00e      	beq.n	800550c <UART_SetConfig+0x158>
 80054ee:	e01b      	b.n	8005528 <UART_SetConfig+0x174>
 80054f0:	231b      	movs	r3, #27
 80054f2:	2220      	movs	r2, #32
 80054f4:	189b      	adds	r3, r3, r2
 80054f6:	19db      	adds	r3, r3, r7
 80054f8:	2200      	movs	r2, #0
 80054fa:	701a      	strb	r2, [r3, #0]
 80054fc:	e07d      	b.n	80055fa <UART_SetConfig+0x246>
 80054fe:	231b      	movs	r3, #27
 8005500:	2220      	movs	r2, #32
 8005502:	189b      	adds	r3, r3, r2
 8005504:	19db      	adds	r3, r3, r7
 8005506:	2202      	movs	r2, #2
 8005508:	701a      	strb	r2, [r3, #0]
 800550a:	e076      	b.n	80055fa <UART_SetConfig+0x246>
 800550c:	231b      	movs	r3, #27
 800550e:	2220      	movs	r2, #32
 8005510:	189b      	adds	r3, r3, r2
 8005512:	19db      	adds	r3, r3, r7
 8005514:	2204      	movs	r2, #4
 8005516:	701a      	strb	r2, [r3, #0]
 8005518:	e06f      	b.n	80055fa <UART_SetConfig+0x246>
 800551a:	231b      	movs	r3, #27
 800551c:	2220      	movs	r2, #32
 800551e:	189b      	adds	r3, r3, r2
 8005520:	19db      	adds	r3, r3, r7
 8005522:	2208      	movs	r2, #8
 8005524:	701a      	strb	r2, [r3, #0]
 8005526:	e068      	b.n	80055fa <UART_SetConfig+0x246>
 8005528:	231b      	movs	r3, #27
 800552a:	2220      	movs	r2, #32
 800552c:	189b      	adds	r3, r3, r2
 800552e:	19db      	adds	r3, r3, r7
 8005530:	2210      	movs	r2, #16
 8005532:	701a      	strb	r2, [r3, #0]
 8005534:	e061      	b.n	80055fa <UART_SetConfig+0x246>
 8005536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a61      	ldr	r2, [pc, #388]	; (80056c0 <UART_SetConfig+0x30c>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d106      	bne.n	800554e <UART_SetConfig+0x19a>
 8005540:	231b      	movs	r3, #27
 8005542:	2220      	movs	r2, #32
 8005544:	189b      	adds	r3, r3, r2
 8005546:	19db      	adds	r3, r3, r7
 8005548:	2200      	movs	r2, #0
 800554a:	701a      	strb	r2, [r3, #0]
 800554c:	e055      	b.n	80055fa <UART_SetConfig+0x246>
 800554e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a5c      	ldr	r2, [pc, #368]	; (80056c4 <UART_SetConfig+0x310>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d106      	bne.n	8005566 <UART_SetConfig+0x1b2>
 8005558:	231b      	movs	r3, #27
 800555a:	2220      	movs	r2, #32
 800555c:	189b      	adds	r3, r3, r2
 800555e:	19db      	adds	r3, r3, r7
 8005560:	2200      	movs	r2, #0
 8005562:	701a      	strb	r2, [r3, #0]
 8005564:	e049      	b.n	80055fa <UART_SetConfig+0x246>
 8005566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a50      	ldr	r2, [pc, #320]	; (80056ac <UART_SetConfig+0x2f8>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d13e      	bne.n	80055ee <UART_SetConfig+0x23a>
 8005570:	4b51      	ldr	r3, [pc, #324]	; (80056b8 <UART_SetConfig+0x304>)
 8005572:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005574:	23c0      	movs	r3, #192	; 0xc0
 8005576:	011b      	lsls	r3, r3, #4
 8005578:	4013      	ands	r3, r2
 800557a:	22c0      	movs	r2, #192	; 0xc0
 800557c:	0112      	lsls	r2, r2, #4
 800557e:	4293      	cmp	r3, r2
 8005580:	d027      	beq.n	80055d2 <UART_SetConfig+0x21e>
 8005582:	22c0      	movs	r2, #192	; 0xc0
 8005584:	0112      	lsls	r2, r2, #4
 8005586:	4293      	cmp	r3, r2
 8005588:	d82a      	bhi.n	80055e0 <UART_SetConfig+0x22c>
 800558a:	2280      	movs	r2, #128	; 0x80
 800558c:	0112      	lsls	r2, r2, #4
 800558e:	4293      	cmp	r3, r2
 8005590:	d011      	beq.n	80055b6 <UART_SetConfig+0x202>
 8005592:	2280      	movs	r2, #128	; 0x80
 8005594:	0112      	lsls	r2, r2, #4
 8005596:	4293      	cmp	r3, r2
 8005598:	d822      	bhi.n	80055e0 <UART_SetConfig+0x22c>
 800559a:	2b00      	cmp	r3, #0
 800559c:	d004      	beq.n	80055a8 <UART_SetConfig+0x1f4>
 800559e:	2280      	movs	r2, #128	; 0x80
 80055a0:	00d2      	lsls	r2, r2, #3
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d00e      	beq.n	80055c4 <UART_SetConfig+0x210>
 80055a6:	e01b      	b.n	80055e0 <UART_SetConfig+0x22c>
 80055a8:	231b      	movs	r3, #27
 80055aa:	2220      	movs	r2, #32
 80055ac:	189b      	adds	r3, r3, r2
 80055ae:	19db      	adds	r3, r3, r7
 80055b0:	2200      	movs	r2, #0
 80055b2:	701a      	strb	r2, [r3, #0]
 80055b4:	e021      	b.n	80055fa <UART_SetConfig+0x246>
 80055b6:	231b      	movs	r3, #27
 80055b8:	2220      	movs	r2, #32
 80055ba:	189b      	adds	r3, r3, r2
 80055bc:	19db      	adds	r3, r3, r7
 80055be:	2202      	movs	r2, #2
 80055c0:	701a      	strb	r2, [r3, #0]
 80055c2:	e01a      	b.n	80055fa <UART_SetConfig+0x246>
 80055c4:	231b      	movs	r3, #27
 80055c6:	2220      	movs	r2, #32
 80055c8:	189b      	adds	r3, r3, r2
 80055ca:	19db      	adds	r3, r3, r7
 80055cc:	2204      	movs	r2, #4
 80055ce:	701a      	strb	r2, [r3, #0]
 80055d0:	e013      	b.n	80055fa <UART_SetConfig+0x246>
 80055d2:	231b      	movs	r3, #27
 80055d4:	2220      	movs	r2, #32
 80055d6:	189b      	adds	r3, r3, r2
 80055d8:	19db      	adds	r3, r3, r7
 80055da:	2208      	movs	r2, #8
 80055dc:	701a      	strb	r2, [r3, #0]
 80055de:	e00c      	b.n	80055fa <UART_SetConfig+0x246>
 80055e0:	231b      	movs	r3, #27
 80055e2:	2220      	movs	r2, #32
 80055e4:	189b      	adds	r3, r3, r2
 80055e6:	19db      	adds	r3, r3, r7
 80055e8:	2210      	movs	r2, #16
 80055ea:	701a      	strb	r2, [r3, #0]
 80055ec:	e005      	b.n	80055fa <UART_SetConfig+0x246>
 80055ee:	231b      	movs	r3, #27
 80055f0:	2220      	movs	r2, #32
 80055f2:	189b      	adds	r3, r3, r2
 80055f4:	19db      	adds	r3, r3, r7
 80055f6:	2210      	movs	r2, #16
 80055f8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80055fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a2b      	ldr	r2, [pc, #172]	; (80056ac <UART_SetConfig+0x2f8>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d000      	beq.n	8005606 <UART_SetConfig+0x252>
 8005604:	e0a9      	b.n	800575a <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005606:	231b      	movs	r3, #27
 8005608:	2220      	movs	r2, #32
 800560a:	189b      	adds	r3, r3, r2
 800560c:	19db      	adds	r3, r3, r7
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	2b08      	cmp	r3, #8
 8005612:	d015      	beq.n	8005640 <UART_SetConfig+0x28c>
 8005614:	dc18      	bgt.n	8005648 <UART_SetConfig+0x294>
 8005616:	2b04      	cmp	r3, #4
 8005618:	d00d      	beq.n	8005636 <UART_SetConfig+0x282>
 800561a:	dc15      	bgt.n	8005648 <UART_SetConfig+0x294>
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <UART_SetConfig+0x272>
 8005620:	2b02      	cmp	r3, #2
 8005622:	d005      	beq.n	8005630 <UART_SetConfig+0x27c>
 8005624:	e010      	b.n	8005648 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005626:	f7fe ffa9 	bl	800457c <HAL_RCC_GetPCLK1Freq>
 800562a:	0003      	movs	r3, r0
 800562c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800562e:	e014      	b.n	800565a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005630:	4b25      	ldr	r3, [pc, #148]	; (80056c8 <UART_SetConfig+0x314>)
 8005632:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005634:	e011      	b.n	800565a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005636:	f7fe ff15 	bl	8004464 <HAL_RCC_GetSysClockFreq>
 800563a:	0003      	movs	r3, r0
 800563c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800563e:	e00c      	b.n	800565a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005640:	2380      	movs	r3, #128	; 0x80
 8005642:	021b      	lsls	r3, r3, #8
 8005644:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005646:	e008      	b.n	800565a <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8005648:	2300      	movs	r3, #0
 800564a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800564c:	231a      	movs	r3, #26
 800564e:	2220      	movs	r2, #32
 8005650:	189b      	adds	r3, r3, r2
 8005652:	19db      	adds	r3, r3, r7
 8005654:	2201      	movs	r2, #1
 8005656:	701a      	strb	r2, [r3, #0]
        break;
 8005658:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800565a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800565c:	2b00      	cmp	r3, #0
 800565e:	d100      	bne.n	8005662 <UART_SetConfig+0x2ae>
 8005660:	e14b      	b.n	80058fa <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005664:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005666:	4b19      	ldr	r3, [pc, #100]	; (80056cc <UART_SetConfig+0x318>)
 8005668:	0052      	lsls	r2, r2, #1
 800566a:	5ad3      	ldrh	r3, [r2, r3]
 800566c:	0019      	movs	r1, r3
 800566e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005670:	f7fa fd64 	bl	800013c <__udivsi3>
 8005674:	0003      	movs	r3, r0
 8005676:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	0013      	movs	r3, r2
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	189b      	adds	r3, r3, r2
 8005682:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005684:	429a      	cmp	r2, r3
 8005686:	d305      	bcc.n	8005694 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800568e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005690:	429a      	cmp	r2, r3
 8005692:	d91d      	bls.n	80056d0 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8005694:	231a      	movs	r3, #26
 8005696:	2220      	movs	r2, #32
 8005698:	189b      	adds	r3, r3, r2
 800569a:	19db      	adds	r3, r3, r7
 800569c:	2201      	movs	r2, #1
 800569e:	701a      	strb	r2, [r3, #0]
 80056a0:	e12b      	b.n	80058fa <UART_SetConfig+0x546>
 80056a2:	46c0      	nop			; (mov r8, r8)
 80056a4:	cfff69f3 	.word	0xcfff69f3
 80056a8:	ffffcfff 	.word	0xffffcfff
 80056ac:	40008000 	.word	0x40008000
 80056b0:	11fff4ff 	.word	0x11fff4ff
 80056b4:	40013800 	.word	0x40013800
 80056b8:	40021000 	.word	0x40021000
 80056bc:	40004400 	.word	0x40004400
 80056c0:	40004800 	.word	0x40004800
 80056c4:	40004c00 	.word	0x40004c00
 80056c8:	00f42400 	.word	0x00f42400
 80056cc:	0800acac 	.word	0x0800acac
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056d2:	61bb      	str	r3, [r7, #24]
 80056d4:	2300      	movs	r3, #0
 80056d6:	61fb      	str	r3, [r7, #28]
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056dc:	4b92      	ldr	r3, [pc, #584]	; (8005928 <UART_SetConfig+0x574>)
 80056de:	0052      	lsls	r2, r2, #1
 80056e0:	5ad3      	ldrh	r3, [r2, r3]
 80056e2:	613b      	str	r3, [r7, #16]
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	69b8      	ldr	r0, [r7, #24]
 80056ee:	69f9      	ldr	r1, [r7, #28]
 80056f0:	f7fa fed8 	bl	80004a4 <__aeabi_uldivmod>
 80056f4:	0002      	movs	r2, r0
 80056f6:	000b      	movs	r3, r1
 80056f8:	0e11      	lsrs	r1, r2, #24
 80056fa:	021d      	lsls	r5, r3, #8
 80056fc:	430d      	orrs	r5, r1
 80056fe:	0214      	lsls	r4, r2, #8
 8005700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	085b      	lsrs	r3, r3, #1
 8005706:	60bb      	str	r3, [r7, #8]
 8005708:	2300      	movs	r3, #0
 800570a:	60fb      	str	r3, [r7, #12]
 800570c:	68b8      	ldr	r0, [r7, #8]
 800570e:	68f9      	ldr	r1, [r7, #12]
 8005710:	1900      	adds	r0, r0, r4
 8005712:	4169      	adcs	r1, r5
 8005714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	603b      	str	r3, [r7, #0]
 800571a:	2300      	movs	r3, #0
 800571c:	607b      	str	r3, [r7, #4]
 800571e:	683a      	ldr	r2, [r7, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f7fa febf 	bl	80004a4 <__aeabi_uldivmod>
 8005726:	0002      	movs	r2, r0
 8005728:	000b      	movs	r3, r1
 800572a:	0013      	movs	r3, r2
 800572c:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800572e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005730:	23c0      	movs	r3, #192	; 0xc0
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	429a      	cmp	r2, r3
 8005736:	d309      	bcc.n	800574c <UART_SetConfig+0x398>
 8005738:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800573a:	2380      	movs	r3, #128	; 0x80
 800573c:	035b      	lsls	r3, r3, #13
 800573e:	429a      	cmp	r2, r3
 8005740:	d204      	bcs.n	800574c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8005742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005748:	60da      	str	r2, [r3, #12]
 800574a:	e0d6      	b.n	80058fa <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 800574c:	231a      	movs	r3, #26
 800574e:	2220      	movs	r2, #32
 8005750:	189b      	adds	r3, r3, r2
 8005752:	19db      	adds	r3, r3, r7
 8005754:	2201      	movs	r2, #1
 8005756:	701a      	strb	r2, [r3, #0]
 8005758:	e0cf      	b.n	80058fa <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800575a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575c:	69da      	ldr	r2, [r3, #28]
 800575e:	2380      	movs	r3, #128	; 0x80
 8005760:	021b      	lsls	r3, r3, #8
 8005762:	429a      	cmp	r2, r3
 8005764:	d000      	beq.n	8005768 <UART_SetConfig+0x3b4>
 8005766:	e070      	b.n	800584a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8005768:	231b      	movs	r3, #27
 800576a:	2220      	movs	r2, #32
 800576c:	189b      	adds	r3, r3, r2
 800576e:	19db      	adds	r3, r3, r7
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	2b08      	cmp	r3, #8
 8005774:	d015      	beq.n	80057a2 <UART_SetConfig+0x3ee>
 8005776:	dc18      	bgt.n	80057aa <UART_SetConfig+0x3f6>
 8005778:	2b04      	cmp	r3, #4
 800577a:	d00d      	beq.n	8005798 <UART_SetConfig+0x3e4>
 800577c:	dc15      	bgt.n	80057aa <UART_SetConfig+0x3f6>
 800577e:	2b00      	cmp	r3, #0
 8005780:	d002      	beq.n	8005788 <UART_SetConfig+0x3d4>
 8005782:	2b02      	cmp	r3, #2
 8005784:	d005      	beq.n	8005792 <UART_SetConfig+0x3de>
 8005786:	e010      	b.n	80057aa <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005788:	f7fe fef8 	bl	800457c <HAL_RCC_GetPCLK1Freq>
 800578c:	0003      	movs	r3, r0
 800578e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005790:	e014      	b.n	80057bc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005792:	4b66      	ldr	r3, [pc, #408]	; (800592c <UART_SetConfig+0x578>)
 8005794:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005796:	e011      	b.n	80057bc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005798:	f7fe fe64 	bl	8004464 <HAL_RCC_GetSysClockFreq>
 800579c:	0003      	movs	r3, r0
 800579e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80057a0:	e00c      	b.n	80057bc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057a2:	2380      	movs	r3, #128	; 0x80
 80057a4:	021b      	lsls	r3, r3, #8
 80057a6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80057a8:	e008      	b.n	80057bc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80057aa:	2300      	movs	r3, #0
 80057ac:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80057ae:	231a      	movs	r3, #26
 80057b0:	2220      	movs	r2, #32
 80057b2:	189b      	adds	r3, r3, r2
 80057b4:	19db      	adds	r3, r3, r7
 80057b6:	2201      	movs	r2, #1
 80057b8:	701a      	strb	r2, [r3, #0]
        break;
 80057ba:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d100      	bne.n	80057c4 <UART_SetConfig+0x410>
 80057c2:	e09a      	b.n	80058fa <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057c8:	4b57      	ldr	r3, [pc, #348]	; (8005928 <UART_SetConfig+0x574>)
 80057ca:	0052      	lsls	r2, r2, #1
 80057cc:	5ad3      	ldrh	r3, [r2, r3]
 80057ce:	0019      	movs	r1, r3
 80057d0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80057d2:	f7fa fcb3 	bl	800013c <__udivsi3>
 80057d6:	0003      	movs	r3, r0
 80057d8:	005a      	lsls	r2, r3, #1
 80057da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	085b      	lsrs	r3, r3, #1
 80057e0:	18d2      	adds	r2, r2, r3
 80057e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	0019      	movs	r1, r3
 80057e8:	0010      	movs	r0, r2
 80057ea:	f7fa fca7 	bl	800013c <__udivsi3>
 80057ee:	0003      	movs	r3, r0
 80057f0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f4:	2b0f      	cmp	r3, #15
 80057f6:	d921      	bls.n	800583c <UART_SetConfig+0x488>
 80057f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057fa:	2380      	movs	r3, #128	; 0x80
 80057fc:	025b      	lsls	r3, r3, #9
 80057fe:	429a      	cmp	r2, r3
 8005800:	d21c      	bcs.n	800583c <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005804:	b29a      	uxth	r2, r3
 8005806:	200e      	movs	r0, #14
 8005808:	2420      	movs	r4, #32
 800580a:	1903      	adds	r3, r0, r4
 800580c:	19db      	adds	r3, r3, r7
 800580e:	210f      	movs	r1, #15
 8005810:	438a      	bics	r2, r1
 8005812:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005816:	085b      	lsrs	r3, r3, #1
 8005818:	b29b      	uxth	r3, r3
 800581a:	2207      	movs	r2, #7
 800581c:	4013      	ands	r3, r2
 800581e:	b299      	uxth	r1, r3
 8005820:	1903      	adds	r3, r0, r4
 8005822:	19db      	adds	r3, r3, r7
 8005824:	1902      	adds	r2, r0, r4
 8005826:	19d2      	adds	r2, r2, r7
 8005828:	8812      	ldrh	r2, [r2, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800582e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	1902      	adds	r2, r0, r4
 8005834:	19d2      	adds	r2, r2, r7
 8005836:	8812      	ldrh	r2, [r2, #0]
 8005838:	60da      	str	r2, [r3, #12]
 800583a:	e05e      	b.n	80058fa <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800583c:	231a      	movs	r3, #26
 800583e:	2220      	movs	r2, #32
 8005840:	189b      	adds	r3, r3, r2
 8005842:	19db      	adds	r3, r3, r7
 8005844:	2201      	movs	r2, #1
 8005846:	701a      	strb	r2, [r3, #0]
 8005848:	e057      	b.n	80058fa <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800584a:	231b      	movs	r3, #27
 800584c:	2220      	movs	r2, #32
 800584e:	189b      	adds	r3, r3, r2
 8005850:	19db      	adds	r3, r3, r7
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	2b08      	cmp	r3, #8
 8005856:	d015      	beq.n	8005884 <UART_SetConfig+0x4d0>
 8005858:	dc18      	bgt.n	800588c <UART_SetConfig+0x4d8>
 800585a:	2b04      	cmp	r3, #4
 800585c:	d00d      	beq.n	800587a <UART_SetConfig+0x4c6>
 800585e:	dc15      	bgt.n	800588c <UART_SetConfig+0x4d8>
 8005860:	2b00      	cmp	r3, #0
 8005862:	d002      	beq.n	800586a <UART_SetConfig+0x4b6>
 8005864:	2b02      	cmp	r3, #2
 8005866:	d005      	beq.n	8005874 <UART_SetConfig+0x4c0>
 8005868:	e010      	b.n	800588c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800586a:	f7fe fe87 	bl	800457c <HAL_RCC_GetPCLK1Freq>
 800586e:	0003      	movs	r3, r0
 8005870:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005872:	e014      	b.n	800589e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005874:	4b2d      	ldr	r3, [pc, #180]	; (800592c <UART_SetConfig+0x578>)
 8005876:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005878:	e011      	b.n	800589e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800587a:	f7fe fdf3 	bl	8004464 <HAL_RCC_GetSysClockFreq>
 800587e:	0003      	movs	r3, r0
 8005880:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005882:	e00c      	b.n	800589e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005884:	2380      	movs	r3, #128	; 0x80
 8005886:	021b      	lsls	r3, r3, #8
 8005888:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800588a:	e008      	b.n	800589e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800588c:	2300      	movs	r3, #0
 800588e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005890:	231a      	movs	r3, #26
 8005892:	2220      	movs	r2, #32
 8005894:	189b      	adds	r3, r3, r2
 8005896:	19db      	adds	r3, r3, r7
 8005898:	2201      	movs	r2, #1
 800589a:	701a      	strb	r2, [r3, #0]
        break;
 800589c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800589e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d02a      	beq.n	80058fa <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058a8:	4b1f      	ldr	r3, [pc, #124]	; (8005928 <UART_SetConfig+0x574>)
 80058aa:	0052      	lsls	r2, r2, #1
 80058ac:	5ad3      	ldrh	r3, [r2, r3]
 80058ae:	0019      	movs	r1, r3
 80058b0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80058b2:	f7fa fc43 	bl	800013c <__udivsi3>
 80058b6:	0003      	movs	r3, r0
 80058b8:	001a      	movs	r2, r3
 80058ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	085b      	lsrs	r3, r3, #1
 80058c0:	18d2      	adds	r2, r2, r3
 80058c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	0019      	movs	r1, r3
 80058c8:	0010      	movs	r0, r2
 80058ca:	f7fa fc37 	bl	800013c <__udivsi3>
 80058ce:	0003      	movs	r3, r0
 80058d0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d4:	2b0f      	cmp	r3, #15
 80058d6:	d90a      	bls.n	80058ee <UART_SetConfig+0x53a>
 80058d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058da:	2380      	movs	r3, #128	; 0x80
 80058dc:	025b      	lsls	r3, r3, #9
 80058de:	429a      	cmp	r2, r3
 80058e0:	d205      	bcs.n	80058ee <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e4:	b29a      	uxth	r2, r3
 80058e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	60da      	str	r2, [r3, #12]
 80058ec:	e005      	b.n	80058fa <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80058ee:	231a      	movs	r3, #26
 80058f0:	2220      	movs	r2, #32
 80058f2:	189b      	adds	r3, r3, r2
 80058f4:	19db      	adds	r3, r3, r7
 80058f6:	2201      	movs	r2, #1
 80058f8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80058fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fc:	226a      	movs	r2, #106	; 0x6a
 80058fe:	2101      	movs	r1, #1
 8005900:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005904:	2268      	movs	r2, #104	; 0x68
 8005906:	2101      	movs	r1, #1
 8005908:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800590a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590c:	2200      	movs	r2, #0
 800590e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005912:	2200      	movs	r2, #0
 8005914:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005916:	231a      	movs	r3, #26
 8005918:	2220      	movs	r2, #32
 800591a:	189b      	adds	r3, r3, r2
 800591c:	19db      	adds	r3, r3, r7
 800591e:	781b      	ldrb	r3, [r3, #0]
}
 8005920:	0018      	movs	r0, r3
 8005922:	46bd      	mov	sp, r7
 8005924:	b010      	add	sp, #64	; 0x40
 8005926:	bdb0      	pop	{r4, r5, r7, pc}
 8005928:	0800acac 	.word	0x0800acac
 800592c:	00f42400 	.word	0x00f42400

08005930 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b082      	sub	sp, #8
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593c:	2201      	movs	r2, #1
 800593e:	4013      	ands	r3, r2
 8005940:	d00b      	beq.n	800595a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	4a4a      	ldr	r2, [pc, #296]	; (8005a74 <UART_AdvFeatureConfig+0x144>)
 800594a:	4013      	ands	r3, r2
 800594c:	0019      	movs	r1, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	430a      	orrs	r2, r1
 8005958:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800595e:	2202      	movs	r2, #2
 8005960:	4013      	ands	r3, r2
 8005962:	d00b      	beq.n	800597c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	4a43      	ldr	r2, [pc, #268]	; (8005a78 <UART_AdvFeatureConfig+0x148>)
 800596c:	4013      	ands	r3, r2
 800596e:	0019      	movs	r1, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005980:	2204      	movs	r2, #4
 8005982:	4013      	ands	r3, r2
 8005984:	d00b      	beq.n	800599e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	4a3b      	ldr	r2, [pc, #236]	; (8005a7c <UART_AdvFeatureConfig+0x14c>)
 800598e:	4013      	ands	r3, r2
 8005990:	0019      	movs	r1, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	430a      	orrs	r2, r1
 800599c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a2:	2208      	movs	r2, #8
 80059a4:	4013      	ands	r3, r2
 80059a6:	d00b      	beq.n	80059c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	4a34      	ldr	r2, [pc, #208]	; (8005a80 <UART_AdvFeatureConfig+0x150>)
 80059b0:	4013      	ands	r3, r2
 80059b2:	0019      	movs	r1, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	430a      	orrs	r2, r1
 80059be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c4:	2210      	movs	r2, #16
 80059c6:	4013      	ands	r3, r2
 80059c8:	d00b      	beq.n	80059e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	4a2c      	ldr	r2, [pc, #176]	; (8005a84 <UART_AdvFeatureConfig+0x154>)
 80059d2:	4013      	ands	r3, r2
 80059d4:	0019      	movs	r1, r3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	430a      	orrs	r2, r1
 80059e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e6:	2220      	movs	r2, #32
 80059e8:	4013      	ands	r3, r2
 80059ea:	d00b      	beq.n	8005a04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	4a25      	ldr	r2, [pc, #148]	; (8005a88 <UART_AdvFeatureConfig+0x158>)
 80059f4:	4013      	ands	r3, r2
 80059f6:	0019      	movs	r1, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	430a      	orrs	r2, r1
 8005a02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a08:	2240      	movs	r2, #64	; 0x40
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	d01d      	beq.n	8005a4a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	4a1d      	ldr	r2, [pc, #116]	; (8005a8c <UART_AdvFeatureConfig+0x15c>)
 8005a16:	4013      	ands	r3, r2
 8005a18:	0019      	movs	r1, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	430a      	orrs	r2, r1
 8005a24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a2a:	2380      	movs	r3, #128	; 0x80
 8005a2c:	035b      	lsls	r3, r3, #13
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d10b      	bne.n	8005a4a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	4a15      	ldr	r2, [pc, #84]	; (8005a90 <UART_AdvFeatureConfig+0x160>)
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	0019      	movs	r1, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4e:	2280      	movs	r2, #128	; 0x80
 8005a50:	4013      	ands	r3, r2
 8005a52:	d00b      	beq.n	8005a6c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	4a0e      	ldr	r2, [pc, #56]	; (8005a94 <UART_AdvFeatureConfig+0x164>)
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	0019      	movs	r1, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	605a      	str	r2, [r3, #4]
  }
}
 8005a6c:	46c0      	nop			; (mov r8, r8)
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	b002      	add	sp, #8
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	fffdffff 	.word	0xfffdffff
 8005a78:	fffeffff 	.word	0xfffeffff
 8005a7c:	fffbffff 	.word	0xfffbffff
 8005a80:	ffff7fff 	.word	0xffff7fff
 8005a84:	ffffefff 	.word	0xffffefff
 8005a88:	ffffdfff 	.word	0xffffdfff
 8005a8c:	ffefffff 	.word	0xffefffff
 8005a90:	ff9fffff 	.word	0xff9fffff
 8005a94:	fff7ffff 	.word	0xfff7ffff

08005a98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af02      	add	r7, sp, #8
 8005a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2290      	movs	r2, #144	; 0x90
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005aa8:	f7fd fc06 	bl	80032b8 <HAL_GetTick>
 8005aac:	0003      	movs	r3, r0
 8005aae:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2208      	movs	r2, #8
 8005ab8:	4013      	ands	r3, r2
 8005aba:	2b08      	cmp	r3, #8
 8005abc:	d10c      	bne.n	8005ad8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2280      	movs	r2, #128	; 0x80
 8005ac2:	0391      	lsls	r1, r2, #14
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	4a1a      	ldr	r2, [pc, #104]	; (8005b30 <UART_CheckIdleState+0x98>)
 8005ac8:	9200      	str	r2, [sp, #0]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f000 f832 	bl	8005b34 <UART_WaitOnFlagUntilTimeout>
 8005ad0:	1e03      	subs	r3, r0, #0
 8005ad2:	d001      	beq.n	8005ad8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e026      	b.n	8005b26 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2204      	movs	r2, #4
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	2b04      	cmp	r3, #4
 8005ae4:	d10c      	bne.n	8005b00 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2280      	movs	r2, #128	; 0x80
 8005aea:	03d1      	lsls	r1, r2, #15
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	4a10      	ldr	r2, [pc, #64]	; (8005b30 <UART_CheckIdleState+0x98>)
 8005af0:	9200      	str	r2, [sp, #0]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f000 f81e 	bl	8005b34 <UART_WaitOnFlagUntilTimeout>
 8005af8:	1e03      	subs	r3, r0, #0
 8005afa:	d001      	beq.n	8005b00 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e012      	b.n	8005b26 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2288      	movs	r2, #136	; 0x88
 8005b04:	2120      	movs	r1, #32
 8005b06:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	228c      	movs	r2, #140	; 0x8c
 8005b0c:	2120      	movs	r1, #32
 8005b0e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2284      	movs	r2, #132	; 0x84
 8005b20:	2100      	movs	r1, #0
 8005b22:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	0018      	movs	r0, r3
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	b004      	add	sp, #16
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	46c0      	nop			; (mov r8, r8)
 8005b30:	01ffffff 	.word	0x01ffffff

08005b34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b094      	sub	sp, #80	; 0x50
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	603b      	str	r3, [r7, #0]
 8005b40:	1dfb      	adds	r3, r7, #7
 8005b42:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b44:	e0a7      	b.n	8005c96 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b48:	3301      	adds	r3, #1
 8005b4a:	d100      	bne.n	8005b4e <UART_WaitOnFlagUntilTimeout+0x1a>
 8005b4c:	e0a3      	b.n	8005c96 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b4e:	f7fd fbb3 	bl	80032b8 <HAL_GetTick>
 8005b52:	0002      	movs	r2, r0
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d302      	bcc.n	8005b64 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d13f      	bne.n	8005be4 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b64:	f3ef 8310 	mrs	r3, PRIMASK
 8005b68:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005b6c:	647b      	str	r3, [r7, #68]	; 0x44
 8005b6e:	2301      	movs	r3, #1
 8005b70:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b74:	f383 8810 	msr	PRIMASK, r3
}
 8005b78:	46c0      	nop			; (mov r8, r8)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	494e      	ldr	r1, [pc, #312]	; (8005cc0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005b86:	400a      	ands	r2, r1
 8005b88:	601a      	str	r2, [r3, #0]
 8005b8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b8c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b90:	f383 8810 	msr	PRIMASK, r3
}
 8005b94:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b96:	f3ef 8310 	mrs	r3, PRIMASK
 8005b9a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005b9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b9e:	643b      	str	r3, [r7, #64]	; 0x40
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba6:	f383 8810 	msr	PRIMASK, r3
}
 8005baa:	46c0      	nop			; (mov r8, r8)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	689a      	ldr	r2, [r3, #8]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	438a      	bics	r2, r1
 8005bba:	609a      	str	r2, [r3, #8]
 8005bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bc2:	f383 8810 	msr	PRIMASK, r3
}
 8005bc6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2288      	movs	r2, #136	; 0x88
 8005bcc:	2120      	movs	r1, #32
 8005bce:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	228c      	movs	r2, #140	; 0x8c
 8005bd4:	2120      	movs	r1, #32
 8005bd6:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2284      	movs	r2, #132	; 0x84
 8005bdc:	2100      	movs	r1, #0
 8005bde:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e069      	b.n	8005cb8 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2204      	movs	r2, #4
 8005bec:	4013      	ands	r3, r2
 8005bee:	d052      	beq.n	8005c96 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	69da      	ldr	r2, [r3, #28]
 8005bf6:	2380      	movs	r3, #128	; 0x80
 8005bf8:	011b      	lsls	r3, r3, #4
 8005bfa:	401a      	ands	r2, r3
 8005bfc:	2380      	movs	r3, #128	; 0x80
 8005bfe:	011b      	lsls	r3, r3, #4
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d148      	bne.n	8005c96 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2280      	movs	r2, #128	; 0x80
 8005c0a:	0112      	lsls	r2, r2, #4
 8005c0c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c0e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c12:	613b      	str	r3, [r7, #16]
  return(result);
 8005c14:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005c16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c18:	2301      	movs	r3, #1
 8005c1a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f383 8810 	msr	PRIMASK, r3
}
 8005c22:	46c0      	nop			; (mov r8, r8)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4924      	ldr	r1, [pc, #144]	; (8005cc0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005c30:	400a      	ands	r2, r1
 8005c32:	601a      	str	r2, [r3, #0]
 8005c34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c36:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	f383 8810 	msr	PRIMASK, r3
}
 8005c3e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c40:	f3ef 8310 	mrs	r3, PRIMASK
 8005c44:	61fb      	str	r3, [r7, #28]
  return(result);
 8005c46:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c48:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c4e:	6a3b      	ldr	r3, [r7, #32]
 8005c50:	f383 8810 	msr	PRIMASK, r3
}
 8005c54:	46c0      	nop			; (mov r8, r8)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	689a      	ldr	r2, [r3, #8]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2101      	movs	r1, #1
 8005c62:	438a      	bics	r2, r1
 8005c64:	609a      	str	r2, [r3, #8]
 8005c66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c68:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6c:	f383 8810 	msr	PRIMASK, r3
}
 8005c70:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2288      	movs	r2, #136	; 0x88
 8005c76:	2120      	movs	r1, #32
 8005c78:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	228c      	movs	r2, #140	; 0x8c
 8005c7e:	2120      	movs	r1, #32
 8005c80:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2290      	movs	r2, #144	; 0x90
 8005c86:	2120      	movs	r1, #32
 8005c88:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2284      	movs	r2, #132	; 0x84
 8005c8e:	2100      	movs	r1, #0
 8005c90:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e010      	b.n	8005cb8 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	69db      	ldr	r3, [r3, #28]
 8005c9c:	68ba      	ldr	r2, [r7, #8]
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	425a      	negs	r2, r3
 8005ca6:	4153      	adcs	r3, r2
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	001a      	movs	r2, r3
 8005cac:	1dfb      	adds	r3, r7, #7
 8005cae:	781b      	ldrb	r3, [r3, #0]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d100      	bne.n	8005cb6 <UART_WaitOnFlagUntilTimeout+0x182>
 8005cb4:	e747      	b.n	8005b46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	0018      	movs	r0, r3
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	b014      	add	sp, #80	; 0x50
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	fffffe5f 	.word	0xfffffe5f

08005cc4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2284      	movs	r2, #132	; 0x84
 8005cd0:	5c9b      	ldrb	r3, [r3, r2]
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d101      	bne.n	8005cda <HAL_UARTEx_DisableFifoMode+0x16>
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	e027      	b.n	8005d2a <HAL_UARTEx_DisableFifoMode+0x66>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2284      	movs	r2, #132	; 0x84
 8005cde:	2101      	movs	r1, #1
 8005ce0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2288      	movs	r2, #136	; 0x88
 8005ce6:	2124      	movs	r1, #36	; 0x24
 8005ce8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2101      	movs	r1, #1
 8005cfe:	438a      	bics	r2, r1
 8005d00:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4a0b      	ldr	r2, [pc, #44]	; (8005d34 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005d06:	4013      	ands	r3, r2
 8005d08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2288      	movs	r2, #136	; 0x88
 8005d1c:	2120      	movs	r1, #32
 8005d1e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2284      	movs	r2, #132	; 0x84
 8005d24:	2100      	movs	r1, #0
 8005d26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	0018      	movs	r0, r3
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	b004      	add	sp, #16
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	46c0      	nop			; (mov r8, r8)
 8005d34:	dfffffff 	.word	0xdfffffff

08005d38 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2284      	movs	r2, #132	; 0x84
 8005d46:	5c9b      	ldrb	r3, [r3, r2]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d101      	bne.n	8005d50 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	e02e      	b.n	8005dae <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2284      	movs	r2, #132	; 0x84
 8005d54:	2101      	movs	r1, #1
 8005d56:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2288      	movs	r2, #136	; 0x88
 8005d5c:	2124      	movs	r1, #36	; 0x24
 8005d5e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2101      	movs	r1, #1
 8005d74:	438a      	bics	r2, r1
 8005d76:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	00db      	lsls	r3, r3, #3
 8005d80:	08d9      	lsrs	r1, r3, #3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	683a      	ldr	r2, [r7, #0]
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	0018      	movs	r0, r3
 8005d90:	f000 f854 	bl	8005e3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2288      	movs	r2, #136	; 0x88
 8005da0:	2120      	movs	r1, #32
 8005da2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2284      	movs	r2, #132	; 0x84
 8005da8:	2100      	movs	r1, #0
 8005daa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	0018      	movs	r0, r3
 8005db0:	46bd      	mov	sp, r7
 8005db2:	b004      	add	sp, #16
 8005db4:	bd80      	pop	{r7, pc}
	...

08005db8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2284      	movs	r2, #132	; 0x84
 8005dc6:	5c9b      	ldrb	r3, [r3, r2]
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d101      	bne.n	8005dd0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005dcc:	2302      	movs	r3, #2
 8005dce:	e02f      	b.n	8005e30 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2284      	movs	r2, #132	; 0x84
 8005dd4:	2101      	movs	r1, #1
 8005dd6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2288      	movs	r2, #136	; 0x88
 8005ddc:	2124      	movs	r1, #36	; 0x24
 8005dde:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2101      	movs	r1, #1
 8005df4:	438a      	bics	r2, r1
 8005df6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	4a0e      	ldr	r2, [pc, #56]	; (8005e38 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005e00:	4013      	ands	r3, r2
 8005e02:	0019      	movs	r1, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	430a      	orrs	r2, r1
 8005e0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	0018      	movs	r0, r3
 8005e12:	f000 f813 	bl	8005e3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2288      	movs	r2, #136	; 0x88
 8005e22:	2120      	movs	r1, #32
 8005e24:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2284      	movs	r2, #132	; 0x84
 8005e2a:	2100      	movs	r1, #0
 8005e2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	0018      	movs	r0, r3
 8005e32:	46bd      	mov	sp, r7
 8005e34:	b004      	add	sp, #16
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	f1ffffff 	.word	0xf1ffffff

08005e3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e3e:	b085      	sub	sp, #20
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d108      	bne.n	8005e5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	226a      	movs	r2, #106	; 0x6a
 8005e50:	2101      	movs	r1, #1
 8005e52:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2268      	movs	r2, #104	; 0x68
 8005e58:	2101      	movs	r1, #1
 8005e5a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005e5c:	e043      	b.n	8005ee6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005e5e:	260f      	movs	r6, #15
 8005e60:	19bb      	adds	r3, r7, r6
 8005e62:	2208      	movs	r2, #8
 8005e64:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005e66:	200e      	movs	r0, #14
 8005e68:	183b      	adds	r3, r7, r0
 8005e6a:	2208      	movs	r2, #8
 8005e6c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	0e5b      	lsrs	r3, r3, #25
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	240d      	movs	r4, #13
 8005e7a:	193b      	adds	r3, r7, r4
 8005e7c:	2107      	movs	r1, #7
 8005e7e:	400a      	ands	r2, r1
 8005e80:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	0f5b      	lsrs	r3, r3, #29
 8005e8a:	b2da      	uxtb	r2, r3
 8005e8c:	250c      	movs	r5, #12
 8005e8e:	197b      	adds	r3, r7, r5
 8005e90:	2107      	movs	r1, #7
 8005e92:	400a      	ands	r2, r1
 8005e94:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005e96:	183b      	adds	r3, r7, r0
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	197a      	adds	r2, r7, r5
 8005e9c:	7812      	ldrb	r2, [r2, #0]
 8005e9e:	4914      	ldr	r1, [pc, #80]	; (8005ef0 <UARTEx_SetNbDataToProcess+0xb4>)
 8005ea0:	5c8a      	ldrb	r2, [r1, r2]
 8005ea2:	435a      	muls	r2, r3
 8005ea4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005ea6:	197b      	adds	r3, r7, r5
 8005ea8:	781b      	ldrb	r3, [r3, #0]
 8005eaa:	4a12      	ldr	r2, [pc, #72]	; (8005ef4 <UARTEx_SetNbDataToProcess+0xb8>)
 8005eac:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005eae:	0019      	movs	r1, r3
 8005eb0:	f7fa f9ce 	bl	8000250 <__divsi3>
 8005eb4:	0003      	movs	r3, r0
 8005eb6:	b299      	uxth	r1, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	226a      	movs	r2, #106	; 0x6a
 8005ebc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ebe:	19bb      	adds	r3, r7, r6
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	193a      	adds	r2, r7, r4
 8005ec4:	7812      	ldrb	r2, [r2, #0]
 8005ec6:	490a      	ldr	r1, [pc, #40]	; (8005ef0 <UARTEx_SetNbDataToProcess+0xb4>)
 8005ec8:	5c8a      	ldrb	r2, [r1, r2]
 8005eca:	435a      	muls	r2, r3
 8005ecc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005ece:	193b      	adds	r3, r7, r4
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	4a08      	ldr	r2, [pc, #32]	; (8005ef4 <UARTEx_SetNbDataToProcess+0xb8>)
 8005ed4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ed6:	0019      	movs	r1, r3
 8005ed8:	f7fa f9ba 	bl	8000250 <__divsi3>
 8005edc:	0003      	movs	r3, r0
 8005ede:	b299      	uxth	r1, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2268      	movs	r2, #104	; 0x68
 8005ee4:	5299      	strh	r1, [r3, r2]
}
 8005ee6:	46c0      	nop			; (mov r8, r8)
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	b005      	add	sp, #20
 8005eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eee:	46c0      	nop			; (mov r8, r8)
 8005ef0:	0800acc4 	.word	0x0800acc4
 8005ef4:	0800accc 	.word	0x0800accc

08005ef8 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2100      	movs	r1, #0
 8005f04:	0018      	movs	r0, r3
 8005f06:	f001 f84b 	bl	8006fa0 <strtod>
 8005f0a:	0002      	movs	r2, r0
 8005f0c:	000b      	movs	r3, r1
 8005f0e:	60ba      	str	r2, [r7, #8]
 8005f10:	60fb      	str	r3, [r7, #12]
    return d ;
 8005f12:	68ba      	ldr	r2, [r7, #8]
 8005f14:	68fb      	ldr	r3, [r7, #12]
}
 8005f16:	0010      	movs	r0, r2
 8005f18:	0019      	movs	r1, r3
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	b004      	add	sp, #16
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
 8005f28:	0008      	movs	r0, r1
 8005f2a:	0011      	movs	r1, r2
 8005f2c:	1cfb      	adds	r3, r7, #3
 8005f2e:	1c02      	adds	r2, r0, #0
 8005f30:	701a      	strb	r2, [r3, #0]
 8005f32:	1cbb      	adds	r3, r7, #2
 8005f34:	1c0a      	adds	r2, r1, #0
 8005f36:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8005f38:	230f      	movs	r3, #15
 8005f3a:	18fb      	adds	r3, r7, r3
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8005f40:	230e      	movs	r3, #14
 8005f42:	18fb      	adds	r3, r7, r3
 8005f44:	2200      	movs	r2, #0
 8005f46:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8005f48:	e01c      	b.n	8005f84 <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8005f4a:	230f      	movs	r3, #15
 8005f4c:	18fb      	adds	r3, r7, r3
 8005f4e:	781b      	ldrb	r3, [r3, #0]
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	18d3      	adds	r3, r2, r3
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	1cfa      	adds	r2, r7, #3
 8005f58:	7812      	ldrb	r2, [r2, #0]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d105      	bne.n	8005f6a <my_find_char_position+0x4a>
			p++ ;
 8005f5e:	210e      	movs	r1, #14
 8005f60:	187b      	adds	r3, r7, r1
 8005f62:	781a      	ldrb	r2, [r3, #0]
 8005f64:	187b      	adds	r3, r7, r1
 8005f66:	3201      	adds	r2, #1
 8005f68:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 8005f6a:	230e      	movs	r3, #14
 8005f6c:	18fa      	adds	r2, r7, r3
 8005f6e:	1cbb      	adds	r3, r7, #2
 8005f70:	7812      	ldrb	r2, [r2, #0]
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d00e      	beq.n	8005f96 <my_find_char_position+0x76>
			break ;
		i++ ;
 8005f78:	210f      	movs	r1, #15
 8005f7a:	187b      	adds	r3, r7, r1
 8005f7c:	781a      	ldrb	r2, [r3, #0]
 8005f7e:	187b      	adds	r3, r7, r1
 8005f80:	3201      	adds	r2, #1
 8005f82:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 8005f84:	230f      	movs	r3, #15
 8005f86:	18fb      	adds	r3, r7, r3
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	687a      	ldr	r2, [r7, #4]
 8005f8c:	18d3      	adds	r3, r2, r3
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1da      	bne.n	8005f4a <my_find_char_position+0x2a>
 8005f94:	e000      	b.n	8005f98 <my_find_char_position+0x78>
			break ;
 8005f96:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 8005f98:	230f      	movs	r3, #15
 8005f9a:	18fb      	adds	r3, r7, r3
 8005f9c:	781b      	ldrb	r3, [r3, #0]
}
 8005f9e:	0018      	movs	r0, r3
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	b004      	add	sp, #16
 8005fa4:	bd80      	pop	{r7, pc}

08005fa6 <my_nmea_message>:

#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 8005fa6:	b580      	push	{r7, lr}
 8005fa8:	b084      	sub	sp, #16
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	60f8      	str	r0, [r7, #12]
 8005fae:	60b9      	str	r1, [r7, #8]
 8005fb0:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	781b      	ldrb	r3, [r3, #0]
 8005fb6:	2b24      	cmp	r3, #36	; 0x24
 8005fb8:	d117      	bne.n	8005fea <my_nmea_message+0x44>
    {
        *i = 0 ;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	1c5a      	adds	r2, r3, #1
 8005fc6:	b2d1      	uxtb	r1, r2
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	7011      	strb	r1, [r2, #0]
 8005fcc:	001a      	movs	r2, r3
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	189b      	adds	r3, r3, r2
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	7812      	ldrb	r2, [r2, #0]
 8005fd6:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	781b      	ldrb	r3, [r3, #0]
 8005fdc:	001a      	movs	r2, r3
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	189b      	adds	r3, r3, r2
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	701a      	strb	r2, [r3, #0]
        return 0 ;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	e045      	b.n	8006076 <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	2b1f      	cmp	r3, #31
 8005ff0:	d907      	bls.n	8006002 <my_nmea_message+0x5c>
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	2b7e      	cmp	r3, #126	; 0x7e
 8005ff8:	d803      	bhi.n	8006002 <my_nmea_message+0x5c>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d103      	bne.n	800600a <my_nmea_message+0x64>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	781b      	ldrb	r3, [r3, #0]
 8006006:	2b0d      	cmp	r3, #13
 8006008:	d114      	bne.n	8006034 <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	1c5a      	adds	r2, r3, #1
 8006010:	b2d1      	uxtb	r1, r2
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	7011      	strb	r1, [r2, #0]
 8006016:	001a      	movs	r2, r3
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	189b      	adds	r3, r3, r2
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	7812      	ldrb	r2, [r2, #0]
 8006020:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	001a      	movs	r2, r3
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	189b      	adds	r3, r3, r2
 800602c:	2200      	movs	r2, #0
 800602e:	701a      	strb	r2, [r3, #0]
        return 1 ;
 8006030:	2301      	movs	r3, #1
 8006032:	e020      	b.n	8006076 <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	2b0a      	cmp	r3, #10
 800603a:	d11a      	bne.n	8006072 <my_nmea_message+0xcc>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d916      	bls.n	8006072 <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	3b01      	subs	r3, #1
 800604a:	b2da      	uxtb	r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	701a      	strb	r2, [r3, #0]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	781b      	ldrb	r3, [r3, #0]
 8006054:	001a      	movs	r2, r3
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	189b      	adds	r3, r3, r2
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	2b0d      	cmp	r3, #13
 800605e:	d108      	bne.n	8006072 <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	001a      	movs	r2, r3
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	189b      	adds	r3, r3, r2
 800606a:	2200      	movs	r2, #0
 800606c:	701a      	strb	r2, [r3, #0]
            return 2 ;
 800606e:	2302      	movs	r3, #2
 8006070:	e001      	b.n	8006076 <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 8006072:	2301      	movs	r3, #1
 8006074:	425b      	negs	r3, r3
}
 8006076:	0018      	movs	r0, r3
 8006078:	46bd      	mov	sp, r7
 800607a:	b004      	add	sp, #16
 800607c:	bd80      	pop	{r7, pc}

0800607e <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b082      	sub	sp, #8
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
	return m[9] ;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	3309      	adds	r3, #9
 800608a:	781b      	ldrb	r3, [r3, #0]
}
 800608c:	0018      	movs	r0, r3
 800608e:	46bd      	mov	sp, r7
 8006090:	b002      	add	sp, #8
 8006092:	bd80      	pop	{r7, pc}

08006094 <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 8006094:	b5b0      	push	{r4, r5, r7, lr}
 8006096:	b086      	sub	sp, #24
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	220f      	movs	r2, #15
 80060a0:	212c      	movs	r1, #44	; 0x2c
 80060a2:	0018      	movs	r0, r3
 80060a4:	f7ff ff3c 	bl	8005f20 <my_find_char_position>
 80060a8:	0003      	movs	r3, r0
 80060aa:	001a      	movs	r2, r3
 80060ac:	2517      	movs	r5, #23
 80060ae:	197b      	adds	r3, r7, r5
 80060b0:	3201      	adds	r2, #1
 80060b2:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2210      	movs	r2, #16
 80060b8:	212c      	movs	r1, #44	; 0x2c
 80060ba:	0018      	movs	r0, r3
 80060bc:	f7ff ff30 	bl	8005f20 <my_find_char_position>
 80060c0:	0003      	movs	r3, r0
 80060c2:	0019      	movs	r1, r3
 80060c4:	2416      	movs	r4, #22
 80060c6:	193b      	adds	r3, r7, r4
 80060c8:	197a      	adds	r2, r7, r5
 80060ca:	7812      	ldrb	r2, [r2, #0]
 80060cc:	1a8a      	subs	r2, r1, r2
 80060ce:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 80060d0:	193b      	adds	r3, r7, r4
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	3301      	adds	r3, #1
 80060d6:	0018      	movs	r0, r3
 80060d8:	f000 f870 	bl	80061bc <malloc>
 80060dc:	0003      	movs	r3, r0
 80060de:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu łańcucha
 80060e0:	197b      	adds	r3, r7, r5
 80060e2:	781b      	ldrb	r3, [r3, #0]
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	18d1      	adds	r1, r2, r3
 80060e8:	193b      	adds	r3, r7, r4
 80060ea:	781a      	ldrb	r2, [r3, #0]
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	0018      	movs	r0, r3
 80060f0:	f001 ffc9 	bl	8008086 <strncpy>
	pdop_s[pdop_length] = '\0';
 80060f4:	193b      	adds	r3, r7, r4
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	693a      	ldr	r2, [r7, #16]
 80060fa:	18d3      	adds	r3, r2, r3
 80060fc:	2200      	movs	r2, #0
 80060fe:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	0018      	movs	r0, r3
 8006104:	f7ff fef8 	bl	8005ef8 <my_string2double_conv>
 8006108:	0002      	movs	r2, r0
 800610a:	000b      	movs	r3, r1
 800610c:	60ba      	str	r2, [r7, #8]
 800610e:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	0018      	movs	r0, r3
 8006114:	f000 f85c 	bl	80061d0 <free>
	return pdop ; // przed zwróceniem zaokrąglij do 2 miejsc po przecinku
 8006118:	68ba      	ldr	r2, [r7, #8]
 800611a:	68fb      	ldr	r3, [r7, #12]
}
 800611c:	0010      	movs	r0, r2
 800611e:	0019      	movs	r1, r3
 8006120:	46bd      	mov	sp, r7
 8006122:	b006      	add	sp, #24
 8006124:	bdb0      	pop	{r4, r5, r7, pc}

08006126 <is_my_nmea_checksum_ok>:

bool is_my_nmea_checksum_ok ( const char* s )
{
 8006126:	b590      	push	{r4, r7, lr}
 8006128:	b085      	sub	sp, #20
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 800612e:	230f      	movs	r3, #15
 8006130:	18fb      	adds	r3, r7, r3
 8006132:	2200      	movs	r2, #0
 8006134:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 8006136:	230e      	movs	r3, #14
 8006138:	18fb      	adds	r3, r7, r3
 800613a:	2201      	movs	r2, #1
 800613c:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800613e:	e00f      	b.n	8006160 <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 8006140:	220e      	movs	r2, #14
 8006142:	18bb      	adds	r3, r7, r2
 8006144:	781b      	ldrb	r3, [r3, #0]
 8006146:	18ba      	adds	r2, r7, r2
 8006148:	1c59      	adds	r1, r3, #1
 800614a:	7011      	strb	r1, [r2, #0]
 800614c:	001a      	movs	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	189b      	adds	r3, r3, r2
 8006152:	7819      	ldrb	r1, [r3, #0]
 8006154:	220f      	movs	r2, #15
 8006156:	18bb      	adds	r3, r7, r2
 8006158:	18ba      	adds	r2, r7, r2
 800615a:	7812      	ldrb	r2, [r2, #0]
 800615c:	404a      	eors	r2, r1
 800615e:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8006160:	210e      	movs	r1, #14
 8006162:	187b      	adds	r3, r7, r1
 8006164:	781b      	ldrb	r3, [r3, #0]
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	18d3      	adds	r3, r2, r3
 800616a:	781b      	ldrb	r3, [r3, #0]
 800616c:	2b2a      	cmp	r3, #42	; 0x2a
 800616e:	d00a      	beq.n	8006186 <is_my_nmea_checksum_ok+0x60>
 8006170:	187b      	adds	r3, r7, r1
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	18d3      	adds	r3, r2, r3
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <is_my_nmea_checksum_ok+0x60>
 800617e:	187b      	adds	r3, r7, r1
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1dc      	bne.n	8006140 <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 8006186:	230f      	movs	r3, #15
 8006188:	18fb      	adds	r3, r7, r3
 800618a:	781c      	ldrb	r4, [r3, #0]
 800618c:	210e      	movs	r1, #14
 800618e:	187b      	adds	r3, r7, r1
 8006190:	187a      	adds	r2, r7, r1
 8006192:	7812      	ldrb	r2, [r2, #0]
 8006194:	3201      	adds	r2, #1
 8006196:	701a      	strb	r2, [r3, #0]
 8006198:	187b      	adds	r3, r7, r1
 800619a:	781b      	ldrb	r3, [r3, #0]
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	18d3      	adds	r3, r2, r3
 80061a0:	2210      	movs	r2, #16
 80061a2:	2100      	movs	r1, #0
 80061a4:	0018      	movs	r0, r3
 80061a6:	f000 ff93 	bl	80070d0 <strtol>
 80061aa:	0003      	movs	r3, r0
 80061ac:	1ae3      	subs	r3, r4, r3
 80061ae:	425a      	negs	r2, r3
 80061b0:	4153      	adcs	r3, r2
 80061b2:	b2db      	uxtb	r3, r3
}
 80061b4:	0018      	movs	r0, r3
 80061b6:	46bd      	mov	sp, r7
 80061b8:	b005      	add	sp, #20
 80061ba:	bd90      	pop	{r4, r7, pc}

080061bc <malloc>:
 80061bc:	b510      	push	{r4, lr}
 80061be:	4b03      	ldr	r3, [pc, #12]	; (80061cc <malloc+0x10>)
 80061c0:	0001      	movs	r1, r0
 80061c2:	6818      	ldr	r0, [r3, #0]
 80061c4:	f000 f830 	bl	8006228 <_malloc_r>
 80061c8:	bd10      	pop	{r4, pc}
 80061ca:	46c0      	nop			; (mov r8, r8)
 80061cc:	200001dc 	.word	0x200001dc

080061d0 <free>:
 80061d0:	b510      	push	{r4, lr}
 80061d2:	4b03      	ldr	r3, [pc, #12]	; (80061e0 <free+0x10>)
 80061d4:	0001      	movs	r1, r0
 80061d6:	6818      	ldr	r0, [r3, #0]
 80061d8:	f002 fece 	bl	8008f78 <_free_r>
 80061dc:	bd10      	pop	{r4, pc}
 80061de:	46c0      	nop			; (mov r8, r8)
 80061e0:	200001dc 	.word	0x200001dc

080061e4 <sbrk_aligned>:
 80061e4:	b570      	push	{r4, r5, r6, lr}
 80061e6:	4e0f      	ldr	r6, [pc, #60]	; (8006224 <sbrk_aligned+0x40>)
 80061e8:	000d      	movs	r5, r1
 80061ea:	6831      	ldr	r1, [r6, #0]
 80061ec:	0004      	movs	r4, r0
 80061ee:	2900      	cmp	r1, #0
 80061f0:	d102      	bne.n	80061f8 <sbrk_aligned+0x14>
 80061f2:	f001 ffb1 	bl	8008158 <_sbrk_r>
 80061f6:	6030      	str	r0, [r6, #0]
 80061f8:	0029      	movs	r1, r5
 80061fa:	0020      	movs	r0, r4
 80061fc:	f001 ffac 	bl	8008158 <_sbrk_r>
 8006200:	1c43      	adds	r3, r0, #1
 8006202:	d00a      	beq.n	800621a <sbrk_aligned+0x36>
 8006204:	2303      	movs	r3, #3
 8006206:	1cc5      	adds	r5, r0, #3
 8006208:	439d      	bics	r5, r3
 800620a:	42a8      	cmp	r0, r5
 800620c:	d007      	beq.n	800621e <sbrk_aligned+0x3a>
 800620e:	1a29      	subs	r1, r5, r0
 8006210:	0020      	movs	r0, r4
 8006212:	f001 ffa1 	bl	8008158 <_sbrk_r>
 8006216:	3001      	adds	r0, #1
 8006218:	d101      	bne.n	800621e <sbrk_aligned+0x3a>
 800621a:	2501      	movs	r5, #1
 800621c:	426d      	negs	r5, r5
 800621e:	0028      	movs	r0, r5
 8006220:	bd70      	pop	{r4, r5, r6, pc}
 8006222:	46c0      	nop			; (mov r8, r8)
 8006224:	2000057c 	.word	0x2000057c

08006228 <_malloc_r>:
 8006228:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800622a:	2203      	movs	r2, #3
 800622c:	1ccb      	adds	r3, r1, #3
 800622e:	4393      	bics	r3, r2
 8006230:	3308      	adds	r3, #8
 8006232:	0006      	movs	r6, r0
 8006234:	001f      	movs	r7, r3
 8006236:	2b0c      	cmp	r3, #12
 8006238:	d238      	bcs.n	80062ac <_malloc_r+0x84>
 800623a:	270c      	movs	r7, #12
 800623c:	42b9      	cmp	r1, r7
 800623e:	d837      	bhi.n	80062b0 <_malloc_r+0x88>
 8006240:	0030      	movs	r0, r6
 8006242:	f000 f873 	bl	800632c <__malloc_lock>
 8006246:	4b38      	ldr	r3, [pc, #224]	; (8006328 <_malloc_r+0x100>)
 8006248:	9300      	str	r3, [sp, #0]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	001c      	movs	r4, r3
 800624e:	2c00      	cmp	r4, #0
 8006250:	d133      	bne.n	80062ba <_malloc_r+0x92>
 8006252:	0039      	movs	r1, r7
 8006254:	0030      	movs	r0, r6
 8006256:	f7ff ffc5 	bl	80061e4 <sbrk_aligned>
 800625a:	0004      	movs	r4, r0
 800625c:	1c43      	adds	r3, r0, #1
 800625e:	d15e      	bne.n	800631e <_malloc_r+0xf6>
 8006260:	9b00      	ldr	r3, [sp, #0]
 8006262:	681c      	ldr	r4, [r3, #0]
 8006264:	0025      	movs	r5, r4
 8006266:	2d00      	cmp	r5, #0
 8006268:	d14e      	bne.n	8006308 <_malloc_r+0xe0>
 800626a:	2c00      	cmp	r4, #0
 800626c:	d051      	beq.n	8006312 <_malloc_r+0xea>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	0029      	movs	r1, r5
 8006272:	18e3      	adds	r3, r4, r3
 8006274:	0030      	movs	r0, r6
 8006276:	9301      	str	r3, [sp, #4]
 8006278:	f001 ff6e 	bl	8008158 <_sbrk_r>
 800627c:	9b01      	ldr	r3, [sp, #4]
 800627e:	4283      	cmp	r3, r0
 8006280:	d147      	bne.n	8006312 <_malloc_r+0xea>
 8006282:	6823      	ldr	r3, [r4, #0]
 8006284:	0030      	movs	r0, r6
 8006286:	1aff      	subs	r7, r7, r3
 8006288:	0039      	movs	r1, r7
 800628a:	f7ff ffab 	bl	80061e4 <sbrk_aligned>
 800628e:	3001      	adds	r0, #1
 8006290:	d03f      	beq.n	8006312 <_malloc_r+0xea>
 8006292:	6823      	ldr	r3, [r4, #0]
 8006294:	19db      	adds	r3, r3, r7
 8006296:	6023      	str	r3, [r4, #0]
 8006298:	9b00      	ldr	r3, [sp, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d040      	beq.n	8006322 <_malloc_r+0xfa>
 80062a0:	685a      	ldr	r2, [r3, #4]
 80062a2:	42a2      	cmp	r2, r4
 80062a4:	d133      	bne.n	800630e <_malloc_r+0xe6>
 80062a6:	2200      	movs	r2, #0
 80062a8:	605a      	str	r2, [r3, #4]
 80062aa:	e014      	b.n	80062d6 <_malloc_r+0xae>
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	dac5      	bge.n	800623c <_malloc_r+0x14>
 80062b0:	230c      	movs	r3, #12
 80062b2:	2500      	movs	r5, #0
 80062b4:	6033      	str	r3, [r6, #0]
 80062b6:	0028      	movs	r0, r5
 80062b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80062ba:	6821      	ldr	r1, [r4, #0]
 80062bc:	1bc9      	subs	r1, r1, r7
 80062be:	d420      	bmi.n	8006302 <_malloc_r+0xda>
 80062c0:	290b      	cmp	r1, #11
 80062c2:	d918      	bls.n	80062f6 <_malloc_r+0xce>
 80062c4:	19e2      	adds	r2, r4, r7
 80062c6:	6027      	str	r7, [r4, #0]
 80062c8:	42a3      	cmp	r3, r4
 80062ca:	d112      	bne.n	80062f2 <_malloc_r+0xca>
 80062cc:	9b00      	ldr	r3, [sp, #0]
 80062ce:	601a      	str	r2, [r3, #0]
 80062d0:	6863      	ldr	r3, [r4, #4]
 80062d2:	6011      	str	r1, [r2, #0]
 80062d4:	6053      	str	r3, [r2, #4]
 80062d6:	0030      	movs	r0, r6
 80062d8:	0025      	movs	r5, r4
 80062da:	f000 f82f 	bl	800633c <__malloc_unlock>
 80062de:	2207      	movs	r2, #7
 80062e0:	350b      	adds	r5, #11
 80062e2:	1d23      	adds	r3, r4, #4
 80062e4:	4395      	bics	r5, r2
 80062e6:	1aea      	subs	r2, r5, r3
 80062e8:	429d      	cmp	r5, r3
 80062ea:	d0e4      	beq.n	80062b6 <_malloc_r+0x8e>
 80062ec:	1b5b      	subs	r3, r3, r5
 80062ee:	50a3      	str	r3, [r4, r2]
 80062f0:	e7e1      	b.n	80062b6 <_malloc_r+0x8e>
 80062f2:	605a      	str	r2, [r3, #4]
 80062f4:	e7ec      	b.n	80062d0 <_malloc_r+0xa8>
 80062f6:	6862      	ldr	r2, [r4, #4]
 80062f8:	42a3      	cmp	r3, r4
 80062fa:	d1d5      	bne.n	80062a8 <_malloc_r+0x80>
 80062fc:	9b00      	ldr	r3, [sp, #0]
 80062fe:	601a      	str	r2, [r3, #0]
 8006300:	e7e9      	b.n	80062d6 <_malloc_r+0xae>
 8006302:	0023      	movs	r3, r4
 8006304:	6864      	ldr	r4, [r4, #4]
 8006306:	e7a2      	b.n	800624e <_malloc_r+0x26>
 8006308:	002c      	movs	r4, r5
 800630a:	686d      	ldr	r5, [r5, #4]
 800630c:	e7ab      	b.n	8006266 <_malloc_r+0x3e>
 800630e:	0013      	movs	r3, r2
 8006310:	e7c4      	b.n	800629c <_malloc_r+0x74>
 8006312:	230c      	movs	r3, #12
 8006314:	0030      	movs	r0, r6
 8006316:	6033      	str	r3, [r6, #0]
 8006318:	f000 f810 	bl	800633c <__malloc_unlock>
 800631c:	e7cb      	b.n	80062b6 <_malloc_r+0x8e>
 800631e:	6027      	str	r7, [r4, #0]
 8006320:	e7d9      	b.n	80062d6 <_malloc_r+0xae>
 8006322:	605b      	str	r3, [r3, #4]
 8006324:	deff      	udf	#255	; 0xff
 8006326:	46c0      	nop			; (mov r8, r8)
 8006328:	20000578 	.word	0x20000578

0800632c <__malloc_lock>:
 800632c:	b510      	push	{r4, lr}
 800632e:	4802      	ldr	r0, [pc, #8]	; (8006338 <__malloc_lock+0xc>)
 8006330:	f001 ff63 	bl	80081fa <__retarget_lock_acquire_recursive>
 8006334:	bd10      	pop	{r4, pc}
 8006336:	46c0      	nop			; (mov r8, r8)
 8006338:	200006c0 	.word	0x200006c0

0800633c <__malloc_unlock>:
 800633c:	b510      	push	{r4, lr}
 800633e:	4802      	ldr	r0, [pc, #8]	; (8006348 <__malloc_unlock+0xc>)
 8006340:	f001 ff5c 	bl	80081fc <__retarget_lock_release_recursive>
 8006344:	bd10      	pop	{r4, pc}
 8006346:	46c0      	nop			; (mov r8, r8)
 8006348:	200006c0 	.word	0x200006c0

0800634c <sulp>:
 800634c:	b570      	push	{r4, r5, r6, lr}
 800634e:	0016      	movs	r6, r2
 8006350:	000d      	movs	r5, r1
 8006352:	f003 fd4f 	bl	8009df4 <__ulp>
 8006356:	2e00      	cmp	r6, #0
 8006358:	d00d      	beq.n	8006376 <sulp+0x2a>
 800635a:	236b      	movs	r3, #107	; 0x6b
 800635c:	006a      	lsls	r2, r5, #1
 800635e:	0d52      	lsrs	r2, r2, #21
 8006360:	1a9b      	subs	r3, r3, r2
 8006362:	2b00      	cmp	r3, #0
 8006364:	dd07      	ble.n	8006376 <sulp+0x2a>
 8006366:	2400      	movs	r4, #0
 8006368:	4a03      	ldr	r2, [pc, #12]	; (8006378 <sulp+0x2c>)
 800636a:	051b      	lsls	r3, r3, #20
 800636c:	189d      	adds	r5, r3, r2
 800636e:	002b      	movs	r3, r5
 8006370:	0022      	movs	r2, r4
 8006372:	f7fb f94d 	bl	8001610 <__aeabi_dmul>
 8006376:	bd70      	pop	{r4, r5, r6, pc}
 8006378:	3ff00000 	.word	0x3ff00000

0800637c <_strtod_l>:
 800637c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800637e:	b0a1      	sub	sp, #132	; 0x84
 8006380:	9219      	str	r2, [sp, #100]	; 0x64
 8006382:	2200      	movs	r2, #0
 8006384:	2600      	movs	r6, #0
 8006386:	2700      	movs	r7, #0
 8006388:	9004      	str	r0, [sp, #16]
 800638a:	9107      	str	r1, [sp, #28]
 800638c:	921c      	str	r2, [sp, #112]	; 0x70
 800638e:	911b      	str	r1, [sp, #108]	; 0x6c
 8006390:	780a      	ldrb	r2, [r1, #0]
 8006392:	2a2b      	cmp	r2, #43	; 0x2b
 8006394:	d055      	beq.n	8006442 <_strtod_l+0xc6>
 8006396:	d841      	bhi.n	800641c <_strtod_l+0xa0>
 8006398:	2a0d      	cmp	r2, #13
 800639a:	d83b      	bhi.n	8006414 <_strtod_l+0x98>
 800639c:	2a08      	cmp	r2, #8
 800639e:	d83b      	bhi.n	8006418 <_strtod_l+0x9c>
 80063a0:	2a00      	cmp	r2, #0
 80063a2:	d044      	beq.n	800642e <_strtod_l+0xb2>
 80063a4:	2200      	movs	r2, #0
 80063a6:	920f      	str	r2, [sp, #60]	; 0x3c
 80063a8:	2100      	movs	r1, #0
 80063aa:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80063ac:	9109      	str	r1, [sp, #36]	; 0x24
 80063ae:	782a      	ldrb	r2, [r5, #0]
 80063b0:	2a30      	cmp	r2, #48	; 0x30
 80063b2:	d000      	beq.n	80063b6 <_strtod_l+0x3a>
 80063b4:	e085      	b.n	80064c2 <_strtod_l+0x146>
 80063b6:	786a      	ldrb	r2, [r5, #1]
 80063b8:	3120      	adds	r1, #32
 80063ba:	438a      	bics	r2, r1
 80063bc:	2a58      	cmp	r2, #88	; 0x58
 80063be:	d000      	beq.n	80063c2 <_strtod_l+0x46>
 80063c0:	e075      	b.n	80064ae <_strtod_l+0x132>
 80063c2:	9302      	str	r3, [sp, #8]
 80063c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80063c6:	4a97      	ldr	r2, [pc, #604]	; (8006624 <_strtod_l+0x2a8>)
 80063c8:	9301      	str	r3, [sp, #4]
 80063ca:	ab1c      	add	r3, sp, #112	; 0x70
 80063cc:	9300      	str	r3, [sp, #0]
 80063ce:	9804      	ldr	r0, [sp, #16]
 80063d0:	ab1d      	add	r3, sp, #116	; 0x74
 80063d2:	a91b      	add	r1, sp, #108	; 0x6c
 80063d4:	f002 fe84 	bl	80090e0 <__gethex>
 80063d8:	230f      	movs	r3, #15
 80063da:	0002      	movs	r2, r0
 80063dc:	401a      	ands	r2, r3
 80063de:	0004      	movs	r4, r0
 80063e0:	9205      	str	r2, [sp, #20]
 80063e2:	4218      	tst	r0, r3
 80063e4:	d005      	beq.n	80063f2 <_strtod_l+0x76>
 80063e6:	2a06      	cmp	r2, #6
 80063e8:	d12d      	bne.n	8006446 <_strtod_l+0xca>
 80063ea:	1c6b      	adds	r3, r5, #1
 80063ec:	931b      	str	r3, [sp, #108]	; 0x6c
 80063ee:	2300      	movs	r3, #0
 80063f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80063f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d002      	beq.n	80063fe <_strtod_l+0x82>
 80063f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80063fa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80063fc:	6013      	str	r3, [r2, #0]
 80063fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006400:	2b00      	cmp	r3, #0
 8006402:	d01b      	beq.n	800643c <_strtod_l+0xc0>
 8006404:	2380      	movs	r3, #128	; 0x80
 8006406:	0032      	movs	r2, r6
 8006408:	061b      	lsls	r3, r3, #24
 800640a:	18fb      	adds	r3, r7, r3
 800640c:	0010      	movs	r0, r2
 800640e:	0019      	movs	r1, r3
 8006410:	b021      	add	sp, #132	; 0x84
 8006412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006414:	2a20      	cmp	r2, #32
 8006416:	d1c5      	bne.n	80063a4 <_strtod_l+0x28>
 8006418:	3101      	adds	r1, #1
 800641a:	e7b8      	b.n	800638e <_strtod_l+0x12>
 800641c:	2a2d      	cmp	r2, #45	; 0x2d
 800641e:	d1c1      	bne.n	80063a4 <_strtod_l+0x28>
 8006420:	3a2c      	subs	r2, #44	; 0x2c
 8006422:	920f      	str	r2, [sp, #60]	; 0x3c
 8006424:	1c4a      	adds	r2, r1, #1
 8006426:	921b      	str	r2, [sp, #108]	; 0x6c
 8006428:	784a      	ldrb	r2, [r1, #1]
 800642a:	2a00      	cmp	r2, #0
 800642c:	d1bc      	bne.n	80063a8 <_strtod_l+0x2c>
 800642e:	9b07      	ldr	r3, [sp, #28]
 8006430:	931b      	str	r3, [sp, #108]	; 0x6c
 8006432:	2300      	movs	r3, #0
 8006434:	930f      	str	r3, [sp, #60]	; 0x3c
 8006436:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1dd      	bne.n	80063f8 <_strtod_l+0x7c>
 800643c:	0032      	movs	r2, r6
 800643e:	003b      	movs	r3, r7
 8006440:	e7e4      	b.n	800640c <_strtod_l+0x90>
 8006442:	2200      	movs	r2, #0
 8006444:	e7ed      	b.n	8006422 <_strtod_l+0xa6>
 8006446:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006448:	2a00      	cmp	r2, #0
 800644a:	d007      	beq.n	800645c <_strtod_l+0xe0>
 800644c:	2135      	movs	r1, #53	; 0x35
 800644e:	a81e      	add	r0, sp, #120	; 0x78
 8006450:	f003 fdc1 	bl	8009fd6 <__copybits>
 8006454:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006456:	9804      	ldr	r0, [sp, #16]
 8006458:	f003 f98a 	bl	8009770 <_Bfree>
 800645c:	9805      	ldr	r0, [sp, #20]
 800645e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006460:	3801      	subs	r0, #1
 8006462:	2804      	cmp	r0, #4
 8006464:	d806      	bhi.n	8006474 <_strtod_l+0xf8>
 8006466:	f7f9 fe55 	bl	8000114 <__gnu_thumb1_case_uqi>
 800646a:	0312      	.short	0x0312
 800646c:	1e1c      	.short	0x1e1c
 800646e:	12          	.byte	0x12
 800646f:	00          	.byte	0x00
 8006470:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8006472:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8006474:	05e4      	lsls	r4, r4, #23
 8006476:	d502      	bpl.n	800647e <_strtod_l+0x102>
 8006478:	2380      	movs	r3, #128	; 0x80
 800647a:	061b      	lsls	r3, r3, #24
 800647c:	431f      	orrs	r7, r3
 800647e:	4b6a      	ldr	r3, [pc, #424]	; (8006628 <_strtod_l+0x2ac>)
 8006480:	423b      	tst	r3, r7
 8006482:	d1b6      	bne.n	80063f2 <_strtod_l+0x76>
 8006484:	f001 fe8e 	bl	80081a4 <__errno>
 8006488:	2322      	movs	r3, #34	; 0x22
 800648a:	6003      	str	r3, [r0, #0]
 800648c:	e7b1      	b.n	80063f2 <_strtod_l+0x76>
 800648e:	4967      	ldr	r1, [pc, #412]	; (800662c <_strtod_l+0x2b0>)
 8006490:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006492:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8006494:	400a      	ands	r2, r1
 8006496:	4966      	ldr	r1, [pc, #408]	; (8006630 <_strtod_l+0x2b4>)
 8006498:	185b      	adds	r3, r3, r1
 800649a:	051b      	lsls	r3, r3, #20
 800649c:	431a      	orrs	r2, r3
 800649e:	0017      	movs	r7, r2
 80064a0:	e7e8      	b.n	8006474 <_strtod_l+0xf8>
 80064a2:	4f61      	ldr	r7, [pc, #388]	; (8006628 <_strtod_l+0x2ac>)
 80064a4:	e7e6      	b.n	8006474 <_strtod_l+0xf8>
 80064a6:	2601      	movs	r6, #1
 80064a8:	4f62      	ldr	r7, [pc, #392]	; (8006634 <_strtod_l+0x2b8>)
 80064aa:	4276      	negs	r6, r6
 80064ac:	e7e2      	b.n	8006474 <_strtod_l+0xf8>
 80064ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80064b0:	1c5a      	adds	r2, r3, #1
 80064b2:	921b      	str	r2, [sp, #108]	; 0x6c
 80064b4:	785b      	ldrb	r3, [r3, #1]
 80064b6:	2b30      	cmp	r3, #48	; 0x30
 80064b8:	d0f9      	beq.n	80064ae <_strtod_l+0x132>
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d099      	beq.n	80063f2 <_strtod_l+0x76>
 80064be:	2301      	movs	r3, #1
 80064c0:	9309      	str	r3, [sp, #36]	; 0x24
 80064c2:	2500      	movs	r5, #0
 80064c4:	220a      	movs	r2, #10
 80064c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80064c8:	950d      	str	r5, [sp, #52]	; 0x34
 80064ca:	9310      	str	r3, [sp, #64]	; 0x40
 80064cc:	9508      	str	r5, [sp, #32]
 80064ce:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80064d0:	7804      	ldrb	r4, [r0, #0]
 80064d2:	0023      	movs	r3, r4
 80064d4:	3b30      	subs	r3, #48	; 0x30
 80064d6:	b2d9      	uxtb	r1, r3
 80064d8:	2909      	cmp	r1, #9
 80064da:	d927      	bls.n	800652c <_strtod_l+0x1b0>
 80064dc:	2201      	movs	r2, #1
 80064de:	4956      	ldr	r1, [pc, #344]	; (8006638 <_strtod_l+0x2bc>)
 80064e0:	f001 fdc0 	bl	8008064 <strncmp>
 80064e4:	2800      	cmp	r0, #0
 80064e6:	d031      	beq.n	800654c <_strtod_l+0x1d0>
 80064e8:	2000      	movs	r0, #0
 80064ea:	0023      	movs	r3, r4
 80064ec:	4684      	mov	ip, r0
 80064ee:	9a08      	ldr	r2, [sp, #32]
 80064f0:	900c      	str	r0, [sp, #48]	; 0x30
 80064f2:	9205      	str	r2, [sp, #20]
 80064f4:	2220      	movs	r2, #32
 80064f6:	0019      	movs	r1, r3
 80064f8:	4391      	bics	r1, r2
 80064fa:	000a      	movs	r2, r1
 80064fc:	2100      	movs	r1, #0
 80064fe:	9106      	str	r1, [sp, #24]
 8006500:	2a45      	cmp	r2, #69	; 0x45
 8006502:	d000      	beq.n	8006506 <_strtod_l+0x18a>
 8006504:	e0c2      	b.n	800668c <_strtod_l+0x310>
 8006506:	9b05      	ldr	r3, [sp, #20]
 8006508:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800650a:	4303      	orrs	r3, r0
 800650c:	4313      	orrs	r3, r2
 800650e:	428b      	cmp	r3, r1
 8006510:	d08d      	beq.n	800642e <_strtod_l+0xb2>
 8006512:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006514:	9307      	str	r3, [sp, #28]
 8006516:	3301      	adds	r3, #1
 8006518:	931b      	str	r3, [sp, #108]	; 0x6c
 800651a:	9b07      	ldr	r3, [sp, #28]
 800651c:	785b      	ldrb	r3, [r3, #1]
 800651e:	2b2b      	cmp	r3, #43	; 0x2b
 8006520:	d071      	beq.n	8006606 <_strtod_l+0x28a>
 8006522:	000c      	movs	r4, r1
 8006524:	2b2d      	cmp	r3, #45	; 0x2d
 8006526:	d174      	bne.n	8006612 <_strtod_l+0x296>
 8006528:	2401      	movs	r4, #1
 800652a:	e06d      	b.n	8006608 <_strtod_l+0x28c>
 800652c:	9908      	ldr	r1, [sp, #32]
 800652e:	2908      	cmp	r1, #8
 8006530:	dc09      	bgt.n	8006546 <_strtod_l+0x1ca>
 8006532:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006534:	4351      	muls	r1, r2
 8006536:	185b      	adds	r3, r3, r1
 8006538:	930d      	str	r3, [sp, #52]	; 0x34
 800653a:	9b08      	ldr	r3, [sp, #32]
 800653c:	3001      	adds	r0, #1
 800653e:	3301      	adds	r3, #1
 8006540:	9308      	str	r3, [sp, #32]
 8006542:	901b      	str	r0, [sp, #108]	; 0x6c
 8006544:	e7c3      	b.n	80064ce <_strtod_l+0x152>
 8006546:	4355      	muls	r5, r2
 8006548:	195d      	adds	r5, r3, r5
 800654a:	e7f6      	b.n	800653a <_strtod_l+0x1be>
 800654c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800654e:	1c5a      	adds	r2, r3, #1
 8006550:	921b      	str	r2, [sp, #108]	; 0x6c
 8006552:	9a08      	ldr	r2, [sp, #32]
 8006554:	785b      	ldrb	r3, [r3, #1]
 8006556:	2a00      	cmp	r2, #0
 8006558:	d03a      	beq.n	80065d0 <_strtod_l+0x254>
 800655a:	900c      	str	r0, [sp, #48]	; 0x30
 800655c:	9205      	str	r2, [sp, #20]
 800655e:	001a      	movs	r2, r3
 8006560:	3a30      	subs	r2, #48	; 0x30
 8006562:	2a09      	cmp	r2, #9
 8006564:	d912      	bls.n	800658c <_strtod_l+0x210>
 8006566:	2201      	movs	r2, #1
 8006568:	4694      	mov	ip, r2
 800656a:	e7c3      	b.n	80064f4 <_strtod_l+0x178>
 800656c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800656e:	3001      	adds	r0, #1
 8006570:	1c5a      	adds	r2, r3, #1
 8006572:	921b      	str	r2, [sp, #108]	; 0x6c
 8006574:	785b      	ldrb	r3, [r3, #1]
 8006576:	2b30      	cmp	r3, #48	; 0x30
 8006578:	d0f8      	beq.n	800656c <_strtod_l+0x1f0>
 800657a:	001a      	movs	r2, r3
 800657c:	3a31      	subs	r2, #49	; 0x31
 800657e:	2a08      	cmp	r2, #8
 8006580:	d83c      	bhi.n	80065fc <_strtod_l+0x280>
 8006582:	900c      	str	r0, [sp, #48]	; 0x30
 8006584:	2000      	movs	r0, #0
 8006586:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006588:	9005      	str	r0, [sp, #20]
 800658a:	9210      	str	r2, [sp, #64]	; 0x40
 800658c:	001a      	movs	r2, r3
 800658e:	1c41      	adds	r1, r0, #1
 8006590:	3a30      	subs	r2, #48	; 0x30
 8006592:	2b30      	cmp	r3, #48	; 0x30
 8006594:	d016      	beq.n	80065c4 <_strtod_l+0x248>
 8006596:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006598:	185b      	adds	r3, r3, r1
 800659a:	930c      	str	r3, [sp, #48]	; 0x30
 800659c:	9b05      	ldr	r3, [sp, #20]
 800659e:	210a      	movs	r1, #10
 80065a0:	469c      	mov	ip, r3
 80065a2:	4484      	add	ip, r0
 80065a4:	4563      	cmp	r3, ip
 80065a6:	d115      	bne.n	80065d4 <_strtod_l+0x258>
 80065a8:	9905      	ldr	r1, [sp, #20]
 80065aa:	9b05      	ldr	r3, [sp, #20]
 80065ac:	3101      	adds	r1, #1
 80065ae:	1809      	adds	r1, r1, r0
 80065b0:	181b      	adds	r3, r3, r0
 80065b2:	9105      	str	r1, [sp, #20]
 80065b4:	2b08      	cmp	r3, #8
 80065b6:	dc19      	bgt.n	80065ec <_strtod_l+0x270>
 80065b8:	230a      	movs	r3, #10
 80065ba:	990d      	ldr	r1, [sp, #52]	; 0x34
 80065bc:	434b      	muls	r3, r1
 80065be:	2100      	movs	r1, #0
 80065c0:	18d3      	adds	r3, r2, r3
 80065c2:	930d      	str	r3, [sp, #52]	; 0x34
 80065c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80065c6:	0008      	movs	r0, r1
 80065c8:	1c5a      	adds	r2, r3, #1
 80065ca:	921b      	str	r2, [sp, #108]	; 0x6c
 80065cc:	785b      	ldrb	r3, [r3, #1]
 80065ce:	e7c6      	b.n	800655e <_strtod_l+0x1e2>
 80065d0:	9808      	ldr	r0, [sp, #32]
 80065d2:	e7d0      	b.n	8006576 <_strtod_l+0x1fa>
 80065d4:	1c5c      	adds	r4, r3, #1
 80065d6:	2b08      	cmp	r3, #8
 80065d8:	dc04      	bgt.n	80065e4 <_strtod_l+0x268>
 80065da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065dc:	434b      	muls	r3, r1
 80065de:	930d      	str	r3, [sp, #52]	; 0x34
 80065e0:	0023      	movs	r3, r4
 80065e2:	e7df      	b.n	80065a4 <_strtod_l+0x228>
 80065e4:	2c10      	cmp	r4, #16
 80065e6:	dcfb      	bgt.n	80065e0 <_strtod_l+0x264>
 80065e8:	434d      	muls	r5, r1
 80065ea:	e7f9      	b.n	80065e0 <_strtod_l+0x264>
 80065ec:	9b05      	ldr	r3, [sp, #20]
 80065ee:	2100      	movs	r1, #0
 80065f0:	2b10      	cmp	r3, #16
 80065f2:	dce7      	bgt.n	80065c4 <_strtod_l+0x248>
 80065f4:	230a      	movs	r3, #10
 80065f6:	435d      	muls	r5, r3
 80065f8:	1955      	adds	r5, r2, r5
 80065fa:	e7e3      	b.n	80065c4 <_strtod_l+0x248>
 80065fc:	2200      	movs	r2, #0
 80065fe:	920c      	str	r2, [sp, #48]	; 0x30
 8006600:	9205      	str	r2, [sp, #20]
 8006602:	3201      	adds	r2, #1
 8006604:	e7b0      	b.n	8006568 <_strtod_l+0x1ec>
 8006606:	2400      	movs	r4, #0
 8006608:	9b07      	ldr	r3, [sp, #28]
 800660a:	3302      	adds	r3, #2
 800660c:	931b      	str	r3, [sp, #108]	; 0x6c
 800660e:	9b07      	ldr	r3, [sp, #28]
 8006610:	789b      	ldrb	r3, [r3, #2]
 8006612:	001a      	movs	r2, r3
 8006614:	3a30      	subs	r2, #48	; 0x30
 8006616:	2a09      	cmp	r2, #9
 8006618:	d914      	bls.n	8006644 <_strtod_l+0x2c8>
 800661a:	9a07      	ldr	r2, [sp, #28]
 800661c:	921b      	str	r2, [sp, #108]	; 0x6c
 800661e:	2200      	movs	r2, #0
 8006620:	e033      	b.n	800668a <_strtod_l+0x30e>
 8006622:	46c0      	nop			; (mov r8, r8)
 8006624:	0800acd8 	.word	0x0800acd8
 8006628:	7ff00000 	.word	0x7ff00000
 800662c:	ffefffff 	.word	0xffefffff
 8006630:	00000433 	.word	0x00000433
 8006634:	7fffffff 	.word	0x7fffffff
 8006638:	0800acd4 	.word	0x0800acd4
 800663c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800663e:	1c5a      	adds	r2, r3, #1
 8006640:	921b      	str	r2, [sp, #108]	; 0x6c
 8006642:	785b      	ldrb	r3, [r3, #1]
 8006644:	2b30      	cmp	r3, #48	; 0x30
 8006646:	d0f9      	beq.n	800663c <_strtod_l+0x2c0>
 8006648:	2200      	movs	r2, #0
 800664a:	9206      	str	r2, [sp, #24]
 800664c:	001a      	movs	r2, r3
 800664e:	3a31      	subs	r2, #49	; 0x31
 8006650:	2a08      	cmp	r2, #8
 8006652:	d81b      	bhi.n	800668c <_strtod_l+0x310>
 8006654:	3b30      	subs	r3, #48	; 0x30
 8006656:	930e      	str	r3, [sp, #56]	; 0x38
 8006658:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800665a:	9306      	str	r3, [sp, #24]
 800665c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800665e:	1c59      	adds	r1, r3, #1
 8006660:	911b      	str	r1, [sp, #108]	; 0x6c
 8006662:	785b      	ldrb	r3, [r3, #1]
 8006664:	001a      	movs	r2, r3
 8006666:	3a30      	subs	r2, #48	; 0x30
 8006668:	2a09      	cmp	r2, #9
 800666a:	d93a      	bls.n	80066e2 <_strtod_l+0x366>
 800666c:	9a06      	ldr	r2, [sp, #24]
 800666e:	1a8a      	subs	r2, r1, r2
 8006670:	49b2      	ldr	r1, [pc, #712]	; (800693c <_strtod_l+0x5c0>)
 8006672:	9106      	str	r1, [sp, #24]
 8006674:	2a08      	cmp	r2, #8
 8006676:	dc04      	bgt.n	8006682 <_strtod_l+0x306>
 8006678:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800667a:	9206      	str	r2, [sp, #24]
 800667c:	428a      	cmp	r2, r1
 800667e:	dd00      	ble.n	8006682 <_strtod_l+0x306>
 8006680:	9106      	str	r1, [sp, #24]
 8006682:	2c00      	cmp	r4, #0
 8006684:	d002      	beq.n	800668c <_strtod_l+0x310>
 8006686:	9a06      	ldr	r2, [sp, #24]
 8006688:	4252      	negs	r2, r2
 800668a:	9206      	str	r2, [sp, #24]
 800668c:	9a05      	ldr	r2, [sp, #20]
 800668e:	2a00      	cmp	r2, #0
 8006690:	d14d      	bne.n	800672e <_strtod_l+0x3b2>
 8006692:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006694:	4310      	orrs	r0, r2
 8006696:	d000      	beq.n	800669a <_strtod_l+0x31e>
 8006698:	e6ab      	b.n	80063f2 <_strtod_l+0x76>
 800669a:	4662      	mov	r2, ip
 800669c:	2a00      	cmp	r2, #0
 800669e:	d000      	beq.n	80066a2 <_strtod_l+0x326>
 80066a0:	e6c5      	b.n	800642e <_strtod_l+0xb2>
 80066a2:	2b69      	cmp	r3, #105	; 0x69
 80066a4:	d027      	beq.n	80066f6 <_strtod_l+0x37a>
 80066a6:	dc23      	bgt.n	80066f0 <_strtod_l+0x374>
 80066a8:	2b49      	cmp	r3, #73	; 0x49
 80066aa:	d024      	beq.n	80066f6 <_strtod_l+0x37a>
 80066ac:	2b4e      	cmp	r3, #78	; 0x4e
 80066ae:	d000      	beq.n	80066b2 <_strtod_l+0x336>
 80066b0:	e6bd      	b.n	800642e <_strtod_l+0xb2>
 80066b2:	49a3      	ldr	r1, [pc, #652]	; (8006940 <_strtod_l+0x5c4>)
 80066b4:	a81b      	add	r0, sp, #108	; 0x6c
 80066b6:	f002 ff49 	bl	800954c <__match>
 80066ba:	2800      	cmp	r0, #0
 80066bc:	d100      	bne.n	80066c0 <_strtod_l+0x344>
 80066be:	e6b6      	b.n	800642e <_strtod_l+0xb2>
 80066c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	2b28      	cmp	r3, #40	; 0x28
 80066c6:	d12c      	bne.n	8006722 <_strtod_l+0x3a6>
 80066c8:	499e      	ldr	r1, [pc, #632]	; (8006944 <_strtod_l+0x5c8>)
 80066ca:	aa1e      	add	r2, sp, #120	; 0x78
 80066cc:	a81b      	add	r0, sp, #108	; 0x6c
 80066ce:	f002 ff51 	bl	8009574 <__hexnan>
 80066d2:	2805      	cmp	r0, #5
 80066d4:	d125      	bne.n	8006722 <_strtod_l+0x3a6>
 80066d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80066d8:	4a9b      	ldr	r2, [pc, #620]	; (8006948 <_strtod_l+0x5cc>)
 80066da:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80066dc:	431a      	orrs	r2, r3
 80066de:	0017      	movs	r7, r2
 80066e0:	e687      	b.n	80063f2 <_strtod_l+0x76>
 80066e2:	220a      	movs	r2, #10
 80066e4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80066e6:	434a      	muls	r2, r1
 80066e8:	18d2      	adds	r2, r2, r3
 80066ea:	3a30      	subs	r2, #48	; 0x30
 80066ec:	920e      	str	r2, [sp, #56]	; 0x38
 80066ee:	e7b5      	b.n	800665c <_strtod_l+0x2e0>
 80066f0:	2b6e      	cmp	r3, #110	; 0x6e
 80066f2:	d0de      	beq.n	80066b2 <_strtod_l+0x336>
 80066f4:	e69b      	b.n	800642e <_strtod_l+0xb2>
 80066f6:	4995      	ldr	r1, [pc, #596]	; (800694c <_strtod_l+0x5d0>)
 80066f8:	a81b      	add	r0, sp, #108	; 0x6c
 80066fa:	f002 ff27 	bl	800954c <__match>
 80066fe:	2800      	cmp	r0, #0
 8006700:	d100      	bne.n	8006704 <_strtod_l+0x388>
 8006702:	e694      	b.n	800642e <_strtod_l+0xb2>
 8006704:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006706:	4992      	ldr	r1, [pc, #584]	; (8006950 <_strtod_l+0x5d4>)
 8006708:	3b01      	subs	r3, #1
 800670a:	a81b      	add	r0, sp, #108	; 0x6c
 800670c:	931b      	str	r3, [sp, #108]	; 0x6c
 800670e:	f002 ff1d 	bl	800954c <__match>
 8006712:	2800      	cmp	r0, #0
 8006714:	d102      	bne.n	800671c <_strtod_l+0x3a0>
 8006716:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006718:	3301      	adds	r3, #1
 800671a:	931b      	str	r3, [sp, #108]	; 0x6c
 800671c:	2600      	movs	r6, #0
 800671e:	4f8a      	ldr	r7, [pc, #552]	; (8006948 <_strtod_l+0x5cc>)
 8006720:	e667      	b.n	80063f2 <_strtod_l+0x76>
 8006722:	488c      	ldr	r0, [pc, #560]	; (8006954 <_strtod_l+0x5d8>)
 8006724:	f001 fd80 	bl	8008228 <nan>
 8006728:	0006      	movs	r6, r0
 800672a:	000f      	movs	r7, r1
 800672c:	e661      	b.n	80063f2 <_strtod_l+0x76>
 800672e:	9b06      	ldr	r3, [sp, #24]
 8006730:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006732:	1a9b      	subs	r3, r3, r2
 8006734:	9309      	str	r3, [sp, #36]	; 0x24
 8006736:	9b08      	ldr	r3, [sp, #32]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d101      	bne.n	8006740 <_strtod_l+0x3c4>
 800673c:	9b05      	ldr	r3, [sp, #20]
 800673e:	9308      	str	r3, [sp, #32]
 8006740:	9c05      	ldr	r4, [sp, #20]
 8006742:	2c10      	cmp	r4, #16
 8006744:	dd00      	ble.n	8006748 <_strtod_l+0x3cc>
 8006746:	2410      	movs	r4, #16
 8006748:	980d      	ldr	r0, [sp, #52]	; 0x34
 800674a:	f7fb fe29 	bl	80023a0 <__aeabi_ui2d>
 800674e:	9b05      	ldr	r3, [sp, #20]
 8006750:	0006      	movs	r6, r0
 8006752:	000f      	movs	r7, r1
 8006754:	2b09      	cmp	r3, #9
 8006756:	dd15      	ble.n	8006784 <_strtod_l+0x408>
 8006758:	0022      	movs	r2, r4
 800675a:	4b7f      	ldr	r3, [pc, #508]	; (8006958 <_strtod_l+0x5dc>)
 800675c:	3a09      	subs	r2, #9
 800675e:	00d2      	lsls	r2, r2, #3
 8006760:	189b      	adds	r3, r3, r2
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f7fa ff53 	bl	8001610 <__aeabi_dmul>
 800676a:	0006      	movs	r6, r0
 800676c:	0028      	movs	r0, r5
 800676e:	000f      	movs	r7, r1
 8006770:	f7fb fe16 	bl	80023a0 <__aeabi_ui2d>
 8006774:	0002      	movs	r2, r0
 8006776:	000b      	movs	r3, r1
 8006778:	0030      	movs	r0, r6
 800677a:	0039      	movs	r1, r7
 800677c:	f7f9 ffee 	bl	800075c <__aeabi_dadd>
 8006780:	0006      	movs	r6, r0
 8006782:	000f      	movs	r7, r1
 8006784:	9b05      	ldr	r3, [sp, #20]
 8006786:	2b0f      	cmp	r3, #15
 8006788:	dc39      	bgt.n	80067fe <_strtod_l+0x482>
 800678a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800678c:	2b00      	cmp	r3, #0
 800678e:	d100      	bne.n	8006792 <_strtod_l+0x416>
 8006790:	e62f      	b.n	80063f2 <_strtod_l+0x76>
 8006792:	dd24      	ble.n	80067de <_strtod_l+0x462>
 8006794:	2b16      	cmp	r3, #22
 8006796:	dc09      	bgt.n	80067ac <_strtod_l+0x430>
 8006798:	496f      	ldr	r1, [pc, #444]	; (8006958 <_strtod_l+0x5dc>)
 800679a:	00db      	lsls	r3, r3, #3
 800679c:	18c9      	adds	r1, r1, r3
 800679e:	0032      	movs	r2, r6
 80067a0:	6808      	ldr	r0, [r1, #0]
 80067a2:	6849      	ldr	r1, [r1, #4]
 80067a4:	003b      	movs	r3, r7
 80067a6:	f7fa ff33 	bl	8001610 <__aeabi_dmul>
 80067aa:	e7bd      	b.n	8006728 <_strtod_l+0x3ac>
 80067ac:	2325      	movs	r3, #37	; 0x25
 80067ae:	9a05      	ldr	r2, [sp, #20]
 80067b0:	1a9b      	subs	r3, r3, r2
 80067b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067b4:	4293      	cmp	r3, r2
 80067b6:	db22      	blt.n	80067fe <_strtod_l+0x482>
 80067b8:	240f      	movs	r4, #15
 80067ba:	9b05      	ldr	r3, [sp, #20]
 80067bc:	4d66      	ldr	r5, [pc, #408]	; (8006958 <_strtod_l+0x5dc>)
 80067be:	1ae4      	subs	r4, r4, r3
 80067c0:	00e1      	lsls	r1, r4, #3
 80067c2:	1869      	adds	r1, r5, r1
 80067c4:	0032      	movs	r2, r6
 80067c6:	6808      	ldr	r0, [r1, #0]
 80067c8:	6849      	ldr	r1, [r1, #4]
 80067ca:	003b      	movs	r3, r7
 80067cc:	f7fa ff20 	bl	8001610 <__aeabi_dmul>
 80067d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d2:	1b1c      	subs	r4, r3, r4
 80067d4:	00e4      	lsls	r4, r4, #3
 80067d6:	192d      	adds	r5, r5, r4
 80067d8:	682a      	ldr	r2, [r5, #0]
 80067da:	686b      	ldr	r3, [r5, #4]
 80067dc:	e7e3      	b.n	80067a6 <_strtod_l+0x42a>
 80067de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067e0:	3316      	adds	r3, #22
 80067e2:	db0c      	blt.n	80067fe <_strtod_l+0x482>
 80067e4:	9906      	ldr	r1, [sp, #24]
 80067e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067e8:	4b5b      	ldr	r3, [pc, #364]	; (8006958 <_strtod_l+0x5dc>)
 80067ea:	1a52      	subs	r2, r2, r1
 80067ec:	00d2      	lsls	r2, r2, #3
 80067ee:	189b      	adds	r3, r3, r2
 80067f0:	0030      	movs	r0, r6
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	0039      	movs	r1, r7
 80067f8:	f7fa fb10 	bl	8000e1c <__aeabi_ddiv>
 80067fc:	e794      	b.n	8006728 <_strtod_l+0x3ac>
 80067fe:	9b05      	ldr	r3, [sp, #20]
 8006800:	1b1c      	subs	r4, r3, r4
 8006802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006804:	18e4      	adds	r4, r4, r3
 8006806:	2c00      	cmp	r4, #0
 8006808:	dd72      	ble.n	80068f0 <_strtod_l+0x574>
 800680a:	220f      	movs	r2, #15
 800680c:	0023      	movs	r3, r4
 800680e:	4013      	ands	r3, r2
 8006810:	4214      	tst	r4, r2
 8006812:	d00a      	beq.n	800682a <_strtod_l+0x4ae>
 8006814:	4950      	ldr	r1, [pc, #320]	; (8006958 <_strtod_l+0x5dc>)
 8006816:	00db      	lsls	r3, r3, #3
 8006818:	18c9      	adds	r1, r1, r3
 800681a:	0032      	movs	r2, r6
 800681c:	6808      	ldr	r0, [r1, #0]
 800681e:	6849      	ldr	r1, [r1, #4]
 8006820:	003b      	movs	r3, r7
 8006822:	f7fa fef5 	bl	8001610 <__aeabi_dmul>
 8006826:	0006      	movs	r6, r0
 8006828:	000f      	movs	r7, r1
 800682a:	230f      	movs	r3, #15
 800682c:	439c      	bics	r4, r3
 800682e:	d04a      	beq.n	80068c6 <_strtod_l+0x54a>
 8006830:	3326      	adds	r3, #38	; 0x26
 8006832:	33ff      	adds	r3, #255	; 0xff
 8006834:	429c      	cmp	r4, r3
 8006836:	dd22      	ble.n	800687e <_strtod_l+0x502>
 8006838:	2300      	movs	r3, #0
 800683a:	9305      	str	r3, [sp, #20]
 800683c:	9306      	str	r3, [sp, #24]
 800683e:	930d      	str	r3, [sp, #52]	; 0x34
 8006840:	9308      	str	r3, [sp, #32]
 8006842:	2322      	movs	r3, #34	; 0x22
 8006844:	2600      	movs	r6, #0
 8006846:	9a04      	ldr	r2, [sp, #16]
 8006848:	4f3f      	ldr	r7, [pc, #252]	; (8006948 <_strtod_l+0x5cc>)
 800684a:	6013      	str	r3, [r2, #0]
 800684c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800684e:	42b3      	cmp	r3, r6
 8006850:	d100      	bne.n	8006854 <_strtod_l+0x4d8>
 8006852:	e5ce      	b.n	80063f2 <_strtod_l+0x76>
 8006854:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006856:	9804      	ldr	r0, [sp, #16]
 8006858:	f002 ff8a 	bl	8009770 <_Bfree>
 800685c:	9908      	ldr	r1, [sp, #32]
 800685e:	9804      	ldr	r0, [sp, #16]
 8006860:	f002 ff86 	bl	8009770 <_Bfree>
 8006864:	9906      	ldr	r1, [sp, #24]
 8006866:	9804      	ldr	r0, [sp, #16]
 8006868:	f002 ff82 	bl	8009770 <_Bfree>
 800686c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800686e:	9804      	ldr	r0, [sp, #16]
 8006870:	f002 ff7e 	bl	8009770 <_Bfree>
 8006874:	9905      	ldr	r1, [sp, #20]
 8006876:	9804      	ldr	r0, [sp, #16]
 8006878:	f002 ff7a 	bl	8009770 <_Bfree>
 800687c:	e5b9      	b.n	80063f2 <_strtod_l+0x76>
 800687e:	2300      	movs	r3, #0
 8006880:	0030      	movs	r0, r6
 8006882:	0039      	movs	r1, r7
 8006884:	4d35      	ldr	r5, [pc, #212]	; (800695c <_strtod_l+0x5e0>)
 8006886:	1124      	asrs	r4, r4, #4
 8006888:	9307      	str	r3, [sp, #28]
 800688a:	2c01      	cmp	r4, #1
 800688c:	dc1e      	bgt.n	80068cc <_strtod_l+0x550>
 800688e:	2b00      	cmp	r3, #0
 8006890:	d001      	beq.n	8006896 <_strtod_l+0x51a>
 8006892:	0006      	movs	r6, r0
 8006894:	000f      	movs	r7, r1
 8006896:	4b32      	ldr	r3, [pc, #200]	; (8006960 <_strtod_l+0x5e4>)
 8006898:	9a07      	ldr	r2, [sp, #28]
 800689a:	18ff      	adds	r7, r7, r3
 800689c:	4b2f      	ldr	r3, [pc, #188]	; (800695c <_strtod_l+0x5e0>)
 800689e:	00d2      	lsls	r2, r2, #3
 80068a0:	189d      	adds	r5, r3, r2
 80068a2:	6828      	ldr	r0, [r5, #0]
 80068a4:	6869      	ldr	r1, [r5, #4]
 80068a6:	0032      	movs	r2, r6
 80068a8:	003b      	movs	r3, r7
 80068aa:	f7fa feb1 	bl	8001610 <__aeabi_dmul>
 80068ae:	4b26      	ldr	r3, [pc, #152]	; (8006948 <_strtod_l+0x5cc>)
 80068b0:	4a2c      	ldr	r2, [pc, #176]	; (8006964 <_strtod_l+0x5e8>)
 80068b2:	0006      	movs	r6, r0
 80068b4:	400b      	ands	r3, r1
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d8be      	bhi.n	8006838 <_strtod_l+0x4bc>
 80068ba:	4a2b      	ldr	r2, [pc, #172]	; (8006968 <_strtod_l+0x5ec>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d913      	bls.n	80068e8 <_strtod_l+0x56c>
 80068c0:	2601      	movs	r6, #1
 80068c2:	4f2a      	ldr	r7, [pc, #168]	; (800696c <_strtod_l+0x5f0>)
 80068c4:	4276      	negs	r6, r6
 80068c6:	2300      	movs	r3, #0
 80068c8:	9307      	str	r3, [sp, #28]
 80068ca:	e088      	b.n	80069de <_strtod_l+0x662>
 80068cc:	2201      	movs	r2, #1
 80068ce:	4214      	tst	r4, r2
 80068d0:	d004      	beq.n	80068dc <_strtod_l+0x560>
 80068d2:	682a      	ldr	r2, [r5, #0]
 80068d4:	686b      	ldr	r3, [r5, #4]
 80068d6:	f7fa fe9b 	bl	8001610 <__aeabi_dmul>
 80068da:	2301      	movs	r3, #1
 80068dc:	9a07      	ldr	r2, [sp, #28]
 80068de:	1064      	asrs	r4, r4, #1
 80068e0:	3201      	adds	r2, #1
 80068e2:	9207      	str	r2, [sp, #28]
 80068e4:	3508      	adds	r5, #8
 80068e6:	e7d0      	b.n	800688a <_strtod_l+0x50e>
 80068e8:	23d4      	movs	r3, #212	; 0xd4
 80068ea:	049b      	lsls	r3, r3, #18
 80068ec:	18cf      	adds	r7, r1, r3
 80068ee:	e7ea      	b.n	80068c6 <_strtod_l+0x54a>
 80068f0:	2c00      	cmp	r4, #0
 80068f2:	d0e8      	beq.n	80068c6 <_strtod_l+0x54a>
 80068f4:	4264      	negs	r4, r4
 80068f6:	230f      	movs	r3, #15
 80068f8:	0022      	movs	r2, r4
 80068fa:	401a      	ands	r2, r3
 80068fc:	421c      	tst	r4, r3
 80068fe:	d00a      	beq.n	8006916 <_strtod_l+0x59a>
 8006900:	4b15      	ldr	r3, [pc, #84]	; (8006958 <_strtod_l+0x5dc>)
 8006902:	00d2      	lsls	r2, r2, #3
 8006904:	189b      	adds	r3, r3, r2
 8006906:	0030      	movs	r0, r6
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	0039      	movs	r1, r7
 800690e:	f7fa fa85 	bl	8000e1c <__aeabi_ddiv>
 8006912:	0006      	movs	r6, r0
 8006914:	000f      	movs	r7, r1
 8006916:	1124      	asrs	r4, r4, #4
 8006918:	d0d5      	beq.n	80068c6 <_strtod_l+0x54a>
 800691a:	2c1f      	cmp	r4, #31
 800691c:	dd28      	ble.n	8006970 <_strtod_l+0x5f4>
 800691e:	2300      	movs	r3, #0
 8006920:	9305      	str	r3, [sp, #20]
 8006922:	9306      	str	r3, [sp, #24]
 8006924:	930d      	str	r3, [sp, #52]	; 0x34
 8006926:	9308      	str	r3, [sp, #32]
 8006928:	2322      	movs	r3, #34	; 0x22
 800692a:	9a04      	ldr	r2, [sp, #16]
 800692c:	2600      	movs	r6, #0
 800692e:	6013      	str	r3, [r2, #0]
 8006930:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006932:	2700      	movs	r7, #0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d18d      	bne.n	8006854 <_strtod_l+0x4d8>
 8006938:	e55b      	b.n	80063f2 <_strtod_l+0x76>
 800693a:	46c0      	nop			; (mov r8, r8)
 800693c:	00004e1f 	.word	0x00004e1f
 8006940:	0800ae36 	.word	0x0800ae36
 8006944:	0800acec 	.word	0x0800acec
 8006948:	7ff00000 	.word	0x7ff00000
 800694c:	0800ae2e 	.word	0x0800ae2e
 8006950:	0800ae6d 	.word	0x0800ae6d
 8006954:	0800b0f8 	.word	0x0800b0f8
 8006958:	0800afd8 	.word	0x0800afd8
 800695c:	0800afb0 	.word	0x0800afb0
 8006960:	fcb00000 	.word	0xfcb00000
 8006964:	7ca00000 	.word	0x7ca00000
 8006968:	7c900000 	.word	0x7c900000
 800696c:	7fefffff 	.word	0x7fefffff
 8006970:	2310      	movs	r3, #16
 8006972:	0022      	movs	r2, r4
 8006974:	401a      	ands	r2, r3
 8006976:	9207      	str	r2, [sp, #28]
 8006978:	421c      	tst	r4, r3
 800697a:	d001      	beq.n	8006980 <_strtod_l+0x604>
 800697c:	335a      	adds	r3, #90	; 0x5a
 800697e:	9307      	str	r3, [sp, #28]
 8006980:	0030      	movs	r0, r6
 8006982:	0039      	movs	r1, r7
 8006984:	2300      	movs	r3, #0
 8006986:	4dc4      	ldr	r5, [pc, #784]	; (8006c98 <_strtod_l+0x91c>)
 8006988:	2201      	movs	r2, #1
 800698a:	4214      	tst	r4, r2
 800698c:	d004      	beq.n	8006998 <_strtod_l+0x61c>
 800698e:	682a      	ldr	r2, [r5, #0]
 8006990:	686b      	ldr	r3, [r5, #4]
 8006992:	f7fa fe3d 	bl	8001610 <__aeabi_dmul>
 8006996:	2301      	movs	r3, #1
 8006998:	1064      	asrs	r4, r4, #1
 800699a:	3508      	adds	r5, #8
 800699c:	2c00      	cmp	r4, #0
 800699e:	d1f3      	bne.n	8006988 <_strtod_l+0x60c>
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d001      	beq.n	80069a8 <_strtod_l+0x62c>
 80069a4:	0006      	movs	r6, r0
 80069a6:	000f      	movs	r7, r1
 80069a8:	9b07      	ldr	r3, [sp, #28]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00f      	beq.n	80069ce <_strtod_l+0x652>
 80069ae:	236b      	movs	r3, #107	; 0x6b
 80069b0:	007a      	lsls	r2, r7, #1
 80069b2:	0d52      	lsrs	r2, r2, #21
 80069b4:	0039      	movs	r1, r7
 80069b6:	1a9b      	subs	r3, r3, r2
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	dd08      	ble.n	80069ce <_strtod_l+0x652>
 80069bc:	2b1f      	cmp	r3, #31
 80069be:	dc00      	bgt.n	80069c2 <_strtod_l+0x646>
 80069c0:	e121      	b.n	8006c06 <_strtod_l+0x88a>
 80069c2:	2600      	movs	r6, #0
 80069c4:	2b34      	cmp	r3, #52	; 0x34
 80069c6:	dc00      	bgt.n	80069ca <_strtod_l+0x64e>
 80069c8:	e116      	b.n	8006bf8 <_strtod_l+0x87c>
 80069ca:	27dc      	movs	r7, #220	; 0xdc
 80069cc:	04bf      	lsls	r7, r7, #18
 80069ce:	2200      	movs	r2, #0
 80069d0:	2300      	movs	r3, #0
 80069d2:	0030      	movs	r0, r6
 80069d4:	0039      	movs	r1, r7
 80069d6:	f7f9 fd37 	bl	8000448 <__aeabi_dcmpeq>
 80069da:	2800      	cmp	r0, #0
 80069dc:	d19f      	bne.n	800691e <_strtod_l+0x5a2>
 80069de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069e0:	9a08      	ldr	r2, [sp, #32]
 80069e2:	9300      	str	r3, [sp, #0]
 80069e4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80069e6:	9b05      	ldr	r3, [sp, #20]
 80069e8:	9804      	ldr	r0, [sp, #16]
 80069ea:	f002 ff29 	bl	8009840 <__s2b>
 80069ee:	900d      	str	r0, [sp, #52]	; 0x34
 80069f0:	2800      	cmp	r0, #0
 80069f2:	d100      	bne.n	80069f6 <_strtod_l+0x67a>
 80069f4:	e720      	b.n	8006838 <_strtod_l+0x4bc>
 80069f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f8:	9906      	ldr	r1, [sp, #24]
 80069fa:	17da      	asrs	r2, r3, #31
 80069fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069fe:	1a5b      	subs	r3, r3, r1
 8006a00:	401a      	ands	r2, r3
 8006a02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a04:	9215      	str	r2, [sp, #84]	; 0x54
 8006a06:	43db      	mvns	r3, r3
 8006a08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a0a:	17db      	asrs	r3, r3, #31
 8006a0c:	401a      	ands	r2, r3
 8006a0e:	2300      	movs	r3, #0
 8006a10:	9218      	str	r2, [sp, #96]	; 0x60
 8006a12:	9305      	str	r3, [sp, #20]
 8006a14:	9306      	str	r3, [sp, #24]
 8006a16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a18:	9804      	ldr	r0, [sp, #16]
 8006a1a:	6859      	ldr	r1, [r3, #4]
 8006a1c:	f002 fe64 	bl	80096e8 <_Balloc>
 8006a20:	9008      	str	r0, [sp, #32]
 8006a22:	2800      	cmp	r0, #0
 8006a24:	d100      	bne.n	8006a28 <_strtod_l+0x6ac>
 8006a26:	e70c      	b.n	8006842 <_strtod_l+0x4c6>
 8006a28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a2a:	300c      	adds	r0, #12
 8006a2c:	0019      	movs	r1, r3
 8006a2e:	691a      	ldr	r2, [r3, #16]
 8006a30:	310c      	adds	r1, #12
 8006a32:	3202      	adds	r2, #2
 8006a34:	0092      	lsls	r2, r2, #2
 8006a36:	f001 fbed 	bl	8008214 <memcpy>
 8006a3a:	ab1e      	add	r3, sp, #120	; 0x78
 8006a3c:	9301      	str	r3, [sp, #4]
 8006a3e:	ab1d      	add	r3, sp, #116	; 0x74
 8006a40:	9300      	str	r3, [sp, #0]
 8006a42:	0032      	movs	r2, r6
 8006a44:	003b      	movs	r3, r7
 8006a46:	9804      	ldr	r0, [sp, #16]
 8006a48:	9610      	str	r6, [sp, #64]	; 0x40
 8006a4a:	9711      	str	r7, [sp, #68]	; 0x44
 8006a4c:	f003 fa3a 	bl	8009ec4 <__d2b>
 8006a50:	901c      	str	r0, [sp, #112]	; 0x70
 8006a52:	2800      	cmp	r0, #0
 8006a54:	d100      	bne.n	8006a58 <_strtod_l+0x6dc>
 8006a56:	e6f4      	b.n	8006842 <_strtod_l+0x4c6>
 8006a58:	2101      	movs	r1, #1
 8006a5a:	9804      	ldr	r0, [sp, #16]
 8006a5c:	f002 ff84 	bl	8009968 <__i2b>
 8006a60:	9006      	str	r0, [sp, #24]
 8006a62:	2800      	cmp	r0, #0
 8006a64:	d100      	bne.n	8006a68 <_strtod_l+0x6ec>
 8006a66:	e6ec      	b.n	8006842 <_strtod_l+0x4c6>
 8006a68:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006a6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006a6c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006a6e:	1ad4      	subs	r4, r2, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	db01      	blt.n	8006a78 <_strtod_l+0x6fc>
 8006a74:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8006a76:	195d      	adds	r5, r3, r5
 8006a78:	9907      	ldr	r1, [sp, #28]
 8006a7a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006a7c:	1a5b      	subs	r3, r3, r1
 8006a7e:	2136      	movs	r1, #54	; 0x36
 8006a80:	189b      	adds	r3, r3, r2
 8006a82:	1a8a      	subs	r2, r1, r2
 8006a84:	4985      	ldr	r1, [pc, #532]	; (8006c9c <_strtod_l+0x920>)
 8006a86:	2001      	movs	r0, #1
 8006a88:	468c      	mov	ip, r1
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	9114      	str	r1, [sp, #80]	; 0x50
 8006a90:	9012      	str	r0, [sp, #72]	; 0x48
 8006a92:	4563      	cmp	r3, ip
 8006a94:	da07      	bge.n	8006aa6 <_strtod_l+0x72a>
 8006a96:	4661      	mov	r1, ip
 8006a98:	1ac9      	subs	r1, r1, r3
 8006a9a:	1a52      	subs	r2, r2, r1
 8006a9c:	291f      	cmp	r1, #31
 8006a9e:	dd00      	ble.n	8006aa2 <_strtod_l+0x726>
 8006aa0:	e0b6      	b.n	8006c10 <_strtod_l+0x894>
 8006aa2:	4088      	lsls	r0, r1
 8006aa4:	9012      	str	r0, [sp, #72]	; 0x48
 8006aa6:	18ab      	adds	r3, r5, r2
 8006aa8:	930c      	str	r3, [sp, #48]	; 0x30
 8006aaa:	18a4      	adds	r4, r4, r2
 8006aac:	9b07      	ldr	r3, [sp, #28]
 8006aae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ab0:	191c      	adds	r4, r3, r4
 8006ab2:	002b      	movs	r3, r5
 8006ab4:	4295      	cmp	r5, r2
 8006ab6:	dd00      	ble.n	8006aba <_strtod_l+0x73e>
 8006ab8:	0013      	movs	r3, r2
 8006aba:	42a3      	cmp	r3, r4
 8006abc:	dd00      	ble.n	8006ac0 <_strtod_l+0x744>
 8006abe:	0023      	movs	r3, r4
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	dd04      	ble.n	8006ace <_strtod_l+0x752>
 8006ac4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ac6:	1ae4      	subs	r4, r4, r3
 8006ac8:	1ad2      	subs	r2, r2, r3
 8006aca:	920c      	str	r2, [sp, #48]	; 0x30
 8006acc:	1aed      	subs	r5, r5, r3
 8006ace:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	dd17      	ble.n	8006b04 <_strtod_l+0x788>
 8006ad4:	001a      	movs	r2, r3
 8006ad6:	9906      	ldr	r1, [sp, #24]
 8006ad8:	9804      	ldr	r0, [sp, #16]
 8006ada:	f003 f80d 	bl	8009af8 <__pow5mult>
 8006ade:	9006      	str	r0, [sp, #24]
 8006ae0:	2800      	cmp	r0, #0
 8006ae2:	d100      	bne.n	8006ae6 <_strtod_l+0x76a>
 8006ae4:	e6ad      	b.n	8006842 <_strtod_l+0x4c6>
 8006ae6:	0001      	movs	r1, r0
 8006ae8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006aea:	9804      	ldr	r0, [sp, #16]
 8006aec:	f002 ff54 	bl	8009998 <__multiply>
 8006af0:	900e      	str	r0, [sp, #56]	; 0x38
 8006af2:	2800      	cmp	r0, #0
 8006af4:	d100      	bne.n	8006af8 <_strtod_l+0x77c>
 8006af6:	e6a4      	b.n	8006842 <_strtod_l+0x4c6>
 8006af8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006afa:	9804      	ldr	r0, [sp, #16]
 8006afc:	f002 fe38 	bl	8009770 <_Bfree>
 8006b00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b02:	931c      	str	r3, [sp, #112]	; 0x70
 8006b04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	dd00      	ble.n	8006b0c <_strtod_l+0x790>
 8006b0a:	e087      	b.n	8006c1c <_strtod_l+0x8a0>
 8006b0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	dd08      	ble.n	8006b24 <_strtod_l+0x7a8>
 8006b12:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006b14:	9908      	ldr	r1, [sp, #32]
 8006b16:	9804      	ldr	r0, [sp, #16]
 8006b18:	f002 ffee 	bl	8009af8 <__pow5mult>
 8006b1c:	9008      	str	r0, [sp, #32]
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d100      	bne.n	8006b24 <_strtod_l+0x7a8>
 8006b22:	e68e      	b.n	8006842 <_strtod_l+0x4c6>
 8006b24:	2c00      	cmp	r4, #0
 8006b26:	dd08      	ble.n	8006b3a <_strtod_l+0x7be>
 8006b28:	0022      	movs	r2, r4
 8006b2a:	9908      	ldr	r1, [sp, #32]
 8006b2c:	9804      	ldr	r0, [sp, #16]
 8006b2e:	f003 f83f 	bl	8009bb0 <__lshift>
 8006b32:	9008      	str	r0, [sp, #32]
 8006b34:	2800      	cmp	r0, #0
 8006b36:	d100      	bne.n	8006b3a <_strtod_l+0x7be>
 8006b38:	e683      	b.n	8006842 <_strtod_l+0x4c6>
 8006b3a:	2d00      	cmp	r5, #0
 8006b3c:	dd08      	ble.n	8006b50 <_strtod_l+0x7d4>
 8006b3e:	002a      	movs	r2, r5
 8006b40:	9906      	ldr	r1, [sp, #24]
 8006b42:	9804      	ldr	r0, [sp, #16]
 8006b44:	f003 f834 	bl	8009bb0 <__lshift>
 8006b48:	9006      	str	r0, [sp, #24]
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	d100      	bne.n	8006b50 <_strtod_l+0x7d4>
 8006b4e:	e678      	b.n	8006842 <_strtod_l+0x4c6>
 8006b50:	9a08      	ldr	r2, [sp, #32]
 8006b52:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006b54:	9804      	ldr	r0, [sp, #16]
 8006b56:	f003 f8b5 	bl	8009cc4 <__mdiff>
 8006b5a:	9005      	str	r0, [sp, #20]
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	d100      	bne.n	8006b62 <_strtod_l+0x7e6>
 8006b60:	e66f      	b.n	8006842 <_strtod_l+0x4c6>
 8006b62:	2200      	movs	r2, #0
 8006b64:	68c3      	ldr	r3, [r0, #12]
 8006b66:	9906      	ldr	r1, [sp, #24]
 8006b68:	60c2      	str	r2, [r0, #12]
 8006b6a:	930c      	str	r3, [sp, #48]	; 0x30
 8006b6c:	f003 f88e 	bl	8009c8c <__mcmp>
 8006b70:	2800      	cmp	r0, #0
 8006b72:	da5d      	bge.n	8006c30 <_strtod_l+0x8b4>
 8006b74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b76:	4333      	orrs	r3, r6
 8006b78:	d000      	beq.n	8006b7c <_strtod_l+0x800>
 8006b7a:	e088      	b.n	8006c8e <_strtod_l+0x912>
 8006b7c:	033b      	lsls	r3, r7, #12
 8006b7e:	d000      	beq.n	8006b82 <_strtod_l+0x806>
 8006b80:	e085      	b.n	8006c8e <_strtod_l+0x912>
 8006b82:	22d6      	movs	r2, #214	; 0xd6
 8006b84:	4b46      	ldr	r3, [pc, #280]	; (8006ca0 <_strtod_l+0x924>)
 8006b86:	04d2      	lsls	r2, r2, #19
 8006b88:	403b      	ands	r3, r7
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d97f      	bls.n	8006c8e <_strtod_l+0x912>
 8006b8e:	9b05      	ldr	r3, [sp, #20]
 8006b90:	695b      	ldr	r3, [r3, #20]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d103      	bne.n	8006b9e <_strtod_l+0x822>
 8006b96:	9b05      	ldr	r3, [sp, #20]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	dd77      	ble.n	8006c8e <_strtod_l+0x912>
 8006b9e:	9905      	ldr	r1, [sp, #20]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	9804      	ldr	r0, [sp, #16]
 8006ba4:	f003 f804 	bl	8009bb0 <__lshift>
 8006ba8:	9906      	ldr	r1, [sp, #24]
 8006baa:	9005      	str	r0, [sp, #20]
 8006bac:	f003 f86e 	bl	8009c8c <__mcmp>
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	dd6c      	ble.n	8006c8e <_strtod_l+0x912>
 8006bb4:	9907      	ldr	r1, [sp, #28]
 8006bb6:	003b      	movs	r3, r7
 8006bb8:	4a39      	ldr	r2, [pc, #228]	; (8006ca0 <_strtod_l+0x924>)
 8006bba:	2900      	cmp	r1, #0
 8006bbc:	d100      	bne.n	8006bc0 <_strtod_l+0x844>
 8006bbe:	e094      	b.n	8006cea <_strtod_l+0x96e>
 8006bc0:	0011      	movs	r1, r2
 8006bc2:	20d6      	movs	r0, #214	; 0xd6
 8006bc4:	4039      	ands	r1, r7
 8006bc6:	04c0      	lsls	r0, r0, #19
 8006bc8:	4281      	cmp	r1, r0
 8006bca:	dd00      	ble.n	8006bce <_strtod_l+0x852>
 8006bcc:	e08d      	b.n	8006cea <_strtod_l+0x96e>
 8006bce:	23dc      	movs	r3, #220	; 0xdc
 8006bd0:	049b      	lsls	r3, r3, #18
 8006bd2:	4299      	cmp	r1, r3
 8006bd4:	dc00      	bgt.n	8006bd8 <_strtod_l+0x85c>
 8006bd6:	e6a7      	b.n	8006928 <_strtod_l+0x5ac>
 8006bd8:	0030      	movs	r0, r6
 8006bda:	0039      	movs	r1, r7
 8006bdc:	4b31      	ldr	r3, [pc, #196]	; (8006ca4 <_strtod_l+0x928>)
 8006bde:	2200      	movs	r2, #0
 8006be0:	f7fa fd16 	bl	8001610 <__aeabi_dmul>
 8006be4:	4b2e      	ldr	r3, [pc, #184]	; (8006ca0 <_strtod_l+0x924>)
 8006be6:	0006      	movs	r6, r0
 8006be8:	000f      	movs	r7, r1
 8006bea:	420b      	tst	r3, r1
 8006bec:	d000      	beq.n	8006bf0 <_strtod_l+0x874>
 8006bee:	e631      	b.n	8006854 <_strtod_l+0x4d8>
 8006bf0:	2322      	movs	r3, #34	; 0x22
 8006bf2:	9a04      	ldr	r2, [sp, #16]
 8006bf4:	6013      	str	r3, [r2, #0]
 8006bf6:	e62d      	b.n	8006854 <_strtod_l+0x4d8>
 8006bf8:	234b      	movs	r3, #75	; 0x4b
 8006bfa:	1a9a      	subs	r2, r3, r2
 8006bfc:	3b4c      	subs	r3, #76	; 0x4c
 8006bfe:	4093      	lsls	r3, r2
 8006c00:	4019      	ands	r1, r3
 8006c02:	000f      	movs	r7, r1
 8006c04:	e6e3      	b.n	80069ce <_strtod_l+0x652>
 8006c06:	2201      	movs	r2, #1
 8006c08:	4252      	negs	r2, r2
 8006c0a:	409a      	lsls	r2, r3
 8006c0c:	4016      	ands	r6, r2
 8006c0e:	e6de      	b.n	80069ce <_strtod_l+0x652>
 8006c10:	4925      	ldr	r1, [pc, #148]	; (8006ca8 <_strtod_l+0x92c>)
 8006c12:	1acb      	subs	r3, r1, r3
 8006c14:	0001      	movs	r1, r0
 8006c16:	4099      	lsls	r1, r3
 8006c18:	9114      	str	r1, [sp, #80]	; 0x50
 8006c1a:	e743      	b.n	8006aa4 <_strtod_l+0x728>
 8006c1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c1e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006c20:	9804      	ldr	r0, [sp, #16]
 8006c22:	f002 ffc5 	bl	8009bb0 <__lshift>
 8006c26:	901c      	str	r0, [sp, #112]	; 0x70
 8006c28:	2800      	cmp	r0, #0
 8006c2a:	d000      	beq.n	8006c2e <_strtod_l+0x8b2>
 8006c2c:	e76e      	b.n	8006b0c <_strtod_l+0x790>
 8006c2e:	e608      	b.n	8006842 <_strtod_l+0x4c6>
 8006c30:	970e      	str	r7, [sp, #56]	; 0x38
 8006c32:	2800      	cmp	r0, #0
 8006c34:	d177      	bne.n	8006d26 <_strtod_l+0x9aa>
 8006c36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c38:	033b      	lsls	r3, r7, #12
 8006c3a:	0b1b      	lsrs	r3, r3, #12
 8006c3c:	2a00      	cmp	r2, #0
 8006c3e:	d039      	beq.n	8006cb4 <_strtod_l+0x938>
 8006c40:	4a1a      	ldr	r2, [pc, #104]	; (8006cac <_strtod_l+0x930>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d139      	bne.n	8006cba <_strtod_l+0x93e>
 8006c46:	2101      	movs	r1, #1
 8006c48:	9b07      	ldr	r3, [sp, #28]
 8006c4a:	4249      	negs	r1, r1
 8006c4c:	0032      	movs	r2, r6
 8006c4e:	0008      	movs	r0, r1
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d00b      	beq.n	8006c6c <_strtod_l+0x8f0>
 8006c54:	24d4      	movs	r4, #212	; 0xd4
 8006c56:	4b12      	ldr	r3, [pc, #72]	; (8006ca0 <_strtod_l+0x924>)
 8006c58:	0008      	movs	r0, r1
 8006c5a:	403b      	ands	r3, r7
 8006c5c:	04e4      	lsls	r4, r4, #19
 8006c5e:	42a3      	cmp	r3, r4
 8006c60:	d804      	bhi.n	8006c6c <_strtod_l+0x8f0>
 8006c62:	306c      	adds	r0, #108	; 0x6c
 8006c64:	0d1b      	lsrs	r3, r3, #20
 8006c66:	1ac3      	subs	r3, r0, r3
 8006c68:	4099      	lsls	r1, r3
 8006c6a:	0008      	movs	r0, r1
 8006c6c:	4282      	cmp	r2, r0
 8006c6e:	d124      	bne.n	8006cba <_strtod_l+0x93e>
 8006c70:	4b0f      	ldr	r3, [pc, #60]	; (8006cb0 <_strtod_l+0x934>)
 8006c72:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006c74:	4299      	cmp	r1, r3
 8006c76:	d102      	bne.n	8006c7e <_strtod_l+0x902>
 8006c78:	3201      	adds	r2, #1
 8006c7a:	d100      	bne.n	8006c7e <_strtod_l+0x902>
 8006c7c:	e5e1      	b.n	8006842 <_strtod_l+0x4c6>
 8006c7e:	4b08      	ldr	r3, [pc, #32]	; (8006ca0 <_strtod_l+0x924>)
 8006c80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c82:	2600      	movs	r6, #0
 8006c84:	401a      	ands	r2, r3
 8006c86:	0013      	movs	r3, r2
 8006c88:	2280      	movs	r2, #128	; 0x80
 8006c8a:	0352      	lsls	r2, r2, #13
 8006c8c:	189f      	adds	r7, r3, r2
 8006c8e:	9b07      	ldr	r3, [sp, #28]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1a1      	bne.n	8006bd8 <_strtod_l+0x85c>
 8006c94:	e5de      	b.n	8006854 <_strtod_l+0x4d8>
 8006c96:	46c0      	nop			; (mov r8, r8)
 8006c98:	0800ad00 	.word	0x0800ad00
 8006c9c:	fffffc02 	.word	0xfffffc02
 8006ca0:	7ff00000 	.word	0x7ff00000
 8006ca4:	39500000 	.word	0x39500000
 8006ca8:	fffffbe2 	.word	0xfffffbe2
 8006cac:	000fffff 	.word	0x000fffff
 8006cb0:	7fefffff 	.word	0x7fefffff
 8006cb4:	4333      	orrs	r3, r6
 8006cb6:	d100      	bne.n	8006cba <_strtod_l+0x93e>
 8006cb8:	e77c      	b.n	8006bb4 <_strtod_l+0x838>
 8006cba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d01d      	beq.n	8006cfc <_strtod_l+0x980>
 8006cc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cc2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006cc4:	4213      	tst	r3, r2
 8006cc6:	d0e2      	beq.n	8006c8e <_strtod_l+0x912>
 8006cc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006cca:	0030      	movs	r0, r6
 8006ccc:	0039      	movs	r1, r7
 8006cce:	9a07      	ldr	r2, [sp, #28]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d017      	beq.n	8006d04 <_strtod_l+0x988>
 8006cd4:	f7ff fb3a 	bl	800634c <sulp>
 8006cd8:	0002      	movs	r2, r0
 8006cda:	000b      	movs	r3, r1
 8006cdc:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006cde:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006ce0:	f7f9 fd3c 	bl	800075c <__aeabi_dadd>
 8006ce4:	0006      	movs	r6, r0
 8006ce6:	000f      	movs	r7, r1
 8006ce8:	e7d1      	b.n	8006c8e <_strtod_l+0x912>
 8006cea:	2601      	movs	r6, #1
 8006cec:	4013      	ands	r3, r2
 8006cee:	4a98      	ldr	r2, [pc, #608]	; (8006f50 <_strtod_l+0xbd4>)
 8006cf0:	4276      	negs	r6, r6
 8006cf2:	189b      	adds	r3, r3, r2
 8006cf4:	4a97      	ldr	r2, [pc, #604]	; (8006f54 <_strtod_l+0xbd8>)
 8006cf6:	431a      	orrs	r2, r3
 8006cf8:	0017      	movs	r7, r2
 8006cfa:	e7c8      	b.n	8006c8e <_strtod_l+0x912>
 8006cfc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006cfe:	4233      	tst	r3, r6
 8006d00:	d0c5      	beq.n	8006c8e <_strtod_l+0x912>
 8006d02:	e7e1      	b.n	8006cc8 <_strtod_l+0x94c>
 8006d04:	f7ff fb22 	bl	800634c <sulp>
 8006d08:	0002      	movs	r2, r0
 8006d0a:	000b      	movs	r3, r1
 8006d0c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006d0e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006d10:	f7fa ff40 	bl	8001b94 <__aeabi_dsub>
 8006d14:	2200      	movs	r2, #0
 8006d16:	2300      	movs	r3, #0
 8006d18:	0006      	movs	r6, r0
 8006d1a:	000f      	movs	r7, r1
 8006d1c:	f7f9 fb94 	bl	8000448 <__aeabi_dcmpeq>
 8006d20:	2800      	cmp	r0, #0
 8006d22:	d0b4      	beq.n	8006c8e <_strtod_l+0x912>
 8006d24:	e600      	b.n	8006928 <_strtod_l+0x5ac>
 8006d26:	9906      	ldr	r1, [sp, #24]
 8006d28:	9805      	ldr	r0, [sp, #20]
 8006d2a:	f003 f92b 	bl	8009f84 <__ratio>
 8006d2e:	2380      	movs	r3, #128	; 0x80
 8006d30:	2200      	movs	r2, #0
 8006d32:	05db      	lsls	r3, r3, #23
 8006d34:	0004      	movs	r4, r0
 8006d36:	000d      	movs	r5, r1
 8006d38:	f7f9 fb96 	bl	8000468 <__aeabi_dcmple>
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	d06d      	beq.n	8006e1c <_strtod_l+0xaa0>
 8006d40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d000      	beq.n	8006d48 <_strtod_l+0x9cc>
 8006d46:	e07e      	b.n	8006e46 <_strtod_l+0xaca>
 8006d48:	2e00      	cmp	r6, #0
 8006d4a:	d158      	bne.n	8006dfe <_strtod_l+0xa82>
 8006d4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d4e:	031b      	lsls	r3, r3, #12
 8006d50:	d000      	beq.n	8006d54 <_strtod_l+0x9d8>
 8006d52:	e07f      	b.n	8006e54 <_strtod_l+0xad8>
 8006d54:	2200      	movs	r2, #0
 8006d56:	0020      	movs	r0, r4
 8006d58:	0029      	movs	r1, r5
 8006d5a:	4b7f      	ldr	r3, [pc, #508]	; (8006f58 <_strtod_l+0xbdc>)
 8006d5c:	f7f9 fb7a 	bl	8000454 <__aeabi_dcmplt>
 8006d60:	2800      	cmp	r0, #0
 8006d62:	d158      	bne.n	8006e16 <_strtod_l+0xa9a>
 8006d64:	0020      	movs	r0, r4
 8006d66:	0029      	movs	r1, r5
 8006d68:	2200      	movs	r2, #0
 8006d6a:	4b7c      	ldr	r3, [pc, #496]	; (8006f5c <_strtod_l+0xbe0>)
 8006d6c:	f7fa fc50 	bl	8001610 <__aeabi_dmul>
 8006d70:	0004      	movs	r4, r0
 8006d72:	000d      	movs	r5, r1
 8006d74:	2380      	movs	r3, #128	; 0x80
 8006d76:	061b      	lsls	r3, r3, #24
 8006d78:	940a      	str	r4, [sp, #40]	; 0x28
 8006d7a:	18eb      	adds	r3, r5, r3
 8006d7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d82:	9212      	str	r2, [sp, #72]	; 0x48
 8006d84:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d86:	4a76      	ldr	r2, [pc, #472]	; (8006f60 <_strtod_l+0xbe4>)
 8006d88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	9314      	str	r3, [sp, #80]	; 0x50
 8006d8e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006d90:	4b74      	ldr	r3, [pc, #464]	; (8006f64 <_strtod_l+0xbe8>)
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d000      	beq.n	8006d98 <_strtod_l+0xa1c>
 8006d96:	e091      	b.n	8006ebc <_strtod_l+0xb40>
 8006d98:	4a73      	ldr	r2, [pc, #460]	; (8006f68 <_strtod_l+0xbec>)
 8006d9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d9c:	4694      	mov	ip, r2
 8006d9e:	4463      	add	r3, ip
 8006da0:	001f      	movs	r7, r3
 8006da2:	0030      	movs	r0, r6
 8006da4:	0019      	movs	r1, r3
 8006da6:	f003 f825 	bl	8009df4 <__ulp>
 8006daa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dae:	f7fa fc2f 	bl	8001610 <__aeabi_dmul>
 8006db2:	0032      	movs	r2, r6
 8006db4:	003b      	movs	r3, r7
 8006db6:	f7f9 fcd1 	bl	800075c <__aeabi_dadd>
 8006dba:	4a69      	ldr	r2, [pc, #420]	; (8006f60 <_strtod_l+0xbe4>)
 8006dbc:	4b6b      	ldr	r3, [pc, #428]	; (8006f6c <_strtod_l+0xbf0>)
 8006dbe:	0006      	movs	r6, r0
 8006dc0:	400a      	ands	r2, r1
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d949      	bls.n	8006e5a <_strtod_l+0xade>
 8006dc6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006dc8:	4b69      	ldr	r3, [pc, #420]	; (8006f70 <_strtod_l+0xbf4>)
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d103      	bne.n	8006dd6 <_strtod_l+0xa5a>
 8006dce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	d100      	bne.n	8006dd6 <_strtod_l+0xa5a>
 8006dd4:	e535      	b.n	8006842 <_strtod_l+0x4c6>
 8006dd6:	2601      	movs	r6, #1
 8006dd8:	4f65      	ldr	r7, [pc, #404]	; (8006f70 <_strtod_l+0xbf4>)
 8006dda:	4276      	negs	r6, r6
 8006ddc:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006dde:	9804      	ldr	r0, [sp, #16]
 8006de0:	f002 fcc6 	bl	8009770 <_Bfree>
 8006de4:	9908      	ldr	r1, [sp, #32]
 8006de6:	9804      	ldr	r0, [sp, #16]
 8006de8:	f002 fcc2 	bl	8009770 <_Bfree>
 8006dec:	9906      	ldr	r1, [sp, #24]
 8006dee:	9804      	ldr	r0, [sp, #16]
 8006df0:	f002 fcbe 	bl	8009770 <_Bfree>
 8006df4:	9905      	ldr	r1, [sp, #20]
 8006df6:	9804      	ldr	r0, [sp, #16]
 8006df8:	f002 fcba 	bl	8009770 <_Bfree>
 8006dfc:	e60b      	b.n	8006a16 <_strtod_l+0x69a>
 8006dfe:	2e01      	cmp	r6, #1
 8006e00:	d103      	bne.n	8006e0a <_strtod_l+0xa8e>
 8006e02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d100      	bne.n	8006e0a <_strtod_l+0xa8e>
 8006e08:	e58e      	b.n	8006928 <_strtod_l+0x5ac>
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	4c59      	ldr	r4, [pc, #356]	; (8006f74 <_strtod_l+0xbf8>)
 8006e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8006e10:	940b      	str	r4, [sp, #44]	; 0x2c
 8006e12:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8006e14:	e01c      	b.n	8006e50 <_strtod_l+0xad4>
 8006e16:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8006e18:	4d50      	ldr	r5, [pc, #320]	; (8006f5c <_strtod_l+0xbe0>)
 8006e1a:	e7ab      	b.n	8006d74 <_strtod_l+0x9f8>
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	0020      	movs	r0, r4
 8006e20:	0029      	movs	r1, r5
 8006e22:	4b4e      	ldr	r3, [pc, #312]	; (8006f5c <_strtod_l+0xbe0>)
 8006e24:	f7fa fbf4 	bl	8001610 <__aeabi_dmul>
 8006e28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e2a:	0004      	movs	r4, r0
 8006e2c:	000b      	movs	r3, r1
 8006e2e:	000d      	movs	r5, r1
 8006e30:	2a00      	cmp	r2, #0
 8006e32:	d104      	bne.n	8006e3e <_strtod_l+0xac2>
 8006e34:	2280      	movs	r2, #128	; 0x80
 8006e36:	0612      	lsls	r2, r2, #24
 8006e38:	900a      	str	r0, [sp, #40]	; 0x28
 8006e3a:	188b      	adds	r3, r1, r2
 8006e3c:	e79e      	b.n	8006d7c <_strtod_l+0xa00>
 8006e3e:	0002      	movs	r2, r0
 8006e40:	920a      	str	r2, [sp, #40]	; 0x28
 8006e42:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e44:	e79b      	b.n	8006d7e <_strtod_l+0xa02>
 8006e46:	2300      	movs	r3, #0
 8006e48:	4c43      	ldr	r4, [pc, #268]	; (8006f58 <_strtod_l+0xbdc>)
 8006e4a:	930a      	str	r3, [sp, #40]	; 0x28
 8006e4c:	940b      	str	r4, [sp, #44]	; 0x2c
 8006e4e:	2400      	movs	r4, #0
 8006e50:	4d41      	ldr	r5, [pc, #260]	; (8006f58 <_strtod_l+0xbdc>)
 8006e52:	e794      	b.n	8006d7e <_strtod_l+0xa02>
 8006e54:	2300      	movs	r3, #0
 8006e56:	4c47      	ldr	r4, [pc, #284]	; (8006f74 <_strtod_l+0xbf8>)
 8006e58:	e7f7      	b.n	8006e4a <_strtod_l+0xace>
 8006e5a:	23d4      	movs	r3, #212	; 0xd4
 8006e5c:	049b      	lsls	r3, r3, #18
 8006e5e:	18cf      	adds	r7, r1, r3
 8006e60:	9b07      	ldr	r3, [sp, #28]
 8006e62:	970e      	str	r7, [sp, #56]	; 0x38
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1b9      	bne.n	8006ddc <_strtod_l+0xa60>
 8006e68:	4b3d      	ldr	r3, [pc, #244]	; (8006f60 <_strtod_l+0xbe4>)
 8006e6a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006e6c:	403b      	ands	r3, r7
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d1b4      	bne.n	8006ddc <_strtod_l+0xa60>
 8006e72:	0020      	movs	r0, r4
 8006e74:	0029      	movs	r1, r5
 8006e76:	f7f9 fb53 	bl	8000520 <__aeabi_d2lz>
 8006e7a:	f7f9 fb8d 	bl	8000598 <__aeabi_l2d>
 8006e7e:	0002      	movs	r2, r0
 8006e80:	000b      	movs	r3, r1
 8006e82:	0020      	movs	r0, r4
 8006e84:	0029      	movs	r1, r5
 8006e86:	f7fa fe85 	bl	8001b94 <__aeabi_dsub>
 8006e8a:	033b      	lsls	r3, r7, #12
 8006e8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e8e:	0b1b      	lsrs	r3, r3, #12
 8006e90:	4333      	orrs	r3, r6
 8006e92:	4313      	orrs	r3, r2
 8006e94:	0004      	movs	r4, r0
 8006e96:	000d      	movs	r5, r1
 8006e98:	4a37      	ldr	r2, [pc, #220]	; (8006f78 <_strtod_l+0xbfc>)
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d054      	beq.n	8006f48 <_strtod_l+0xbcc>
 8006e9e:	4b37      	ldr	r3, [pc, #220]	; (8006f7c <_strtod_l+0xc00>)
 8006ea0:	f7f9 fad8 	bl	8000454 <__aeabi_dcmplt>
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	d000      	beq.n	8006eaa <_strtod_l+0xb2e>
 8006ea8:	e4d4      	b.n	8006854 <_strtod_l+0x4d8>
 8006eaa:	0020      	movs	r0, r4
 8006eac:	0029      	movs	r1, r5
 8006eae:	4a34      	ldr	r2, [pc, #208]	; (8006f80 <_strtod_l+0xc04>)
 8006eb0:	4b2a      	ldr	r3, [pc, #168]	; (8006f5c <_strtod_l+0xbe0>)
 8006eb2:	f7f9 fae3 	bl	800047c <__aeabi_dcmpgt>
 8006eb6:	2800      	cmp	r0, #0
 8006eb8:	d090      	beq.n	8006ddc <_strtod_l+0xa60>
 8006eba:	e4cb      	b.n	8006854 <_strtod_l+0x4d8>
 8006ebc:	9b07      	ldr	r3, [sp, #28]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d02b      	beq.n	8006f1a <_strtod_l+0xb9e>
 8006ec2:	23d4      	movs	r3, #212	; 0xd4
 8006ec4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006ec6:	04db      	lsls	r3, r3, #19
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d826      	bhi.n	8006f1a <_strtod_l+0xb9e>
 8006ecc:	0020      	movs	r0, r4
 8006ece:	0029      	movs	r1, r5
 8006ed0:	4a2c      	ldr	r2, [pc, #176]	; (8006f84 <_strtod_l+0xc08>)
 8006ed2:	4b2d      	ldr	r3, [pc, #180]	; (8006f88 <_strtod_l+0xc0c>)
 8006ed4:	f7f9 fac8 	bl	8000468 <__aeabi_dcmple>
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	d017      	beq.n	8006f0c <_strtod_l+0xb90>
 8006edc:	0020      	movs	r0, r4
 8006ede:	0029      	movs	r1, r5
 8006ee0:	f7f9 fb00 	bl	80004e4 <__aeabi_d2uiz>
 8006ee4:	2800      	cmp	r0, #0
 8006ee6:	d100      	bne.n	8006eea <_strtod_l+0xb6e>
 8006ee8:	3001      	adds	r0, #1
 8006eea:	f7fb fa59 	bl	80023a0 <__aeabi_ui2d>
 8006eee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ef0:	0004      	movs	r4, r0
 8006ef2:	000b      	movs	r3, r1
 8006ef4:	000d      	movs	r5, r1
 8006ef6:	2a00      	cmp	r2, #0
 8006ef8:	d122      	bne.n	8006f40 <_strtod_l+0xbc4>
 8006efa:	2280      	movs	r2, #128	; 0x80
 8006efc:	0612      	lsls	r2, r2, #24
 8006efe:	188b      	adds	r3, r1, r2
 8006f00:	9016      	str	r0, [sp, #88]	; 0x58
 8006f02:	9317      	str	r3, [sp, #92]	; 0x5c
 8006f04:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006f06:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f08:	9212      	str	r2, [sp, #72]	; 0x48
 8006f0a:	9313      	str	r3, [sp, #76]	; 0x4c
 8006f0c:	22d6      	movs	r2, #214	; 0xd6
 8006f0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006f10:	04d2      	lsls	r2, r2, #19
 8006f12:	189b      	adds	r3, r3, r2
 8006f14:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006f16:	1a9b      	subs	r3, r3, r2
 8006f18:	9313      	str	r3, [sp, #76]	; 0x4c
 8006f1a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006f1c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006f1e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8006f20:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8006f22:	f002 ff67 	bl	8009df4 <__ulp>
 8006f26:	0002      	movs	r2, r0
 8006f28:	000b      	movs	r3, r1
 8006f2a:	0030      	movs	r0, r6
 8006f2c:	0039      	movs	r1, r7
 8006f2e:	f7fa fb6f 	bl	8001610 <__aeabi_dmul>
 8006f32:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f34:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f36:	f7f9 fc11 	bl	800075c <__aeabi_dadd>
 8006f3a:	0006      	movs	r6, r0
 8006f3c:	000f      	movs	r7, r1
 8006f3e:	e78f      	b.n	8006e60 <_strtod_l+0xae4>
 8006f40:	0002      	movs	r2, r0
 8006f42:	9216      	str	r2, [sp, #88]	; 0x58
 8006f44:	9317      	str	r3, [sp, #92]	; 0x5c
 8006f46:	e7dd      	b.n	8006f04 <_strtod_l+0xb88>
 8006f48:	4b10      	ldr	r3, [pc, #64]	; (8006f8c <_strtod_l+0xc10>)
 8006f4a:	f7f9 fa83 	bl	8000454 <__aeabi_dcmplt>
 8006f4e:	e7b2      	b.n	8006eb6 <_strtod_l+0xb3a>
 8006f50:	fff00000 	.word	0xfff00000
 8006f54:	000fffff 	.word	0x000fffff
 8006f58:	3ff00000 	.word	0x3ff00000
 8006f5c:	3fe00000 	.word	0x3fe00000
 8006f60:	7ff00000 	.word	0x7ff00000
 8006f64:	7fe00000 	.word	0x7fe00000
 8006f68:	fcb00000 	.word	0xfcb00000
 8006f6c:	7c9fffff 	.word	0x7c9fffff
 8006f70:	7fefffff 	.word	0x7fefffff
 8006f74:	bff00000 	.word	0xbff00000
 8006f78:	94a03595 	.word	0x94a03595
 8006f7c:	3fdfffff 	.word	0x3fdfffff
 8006f80:	35afe535 	.word	0x35afe535
 8006f84:	ffc00000 	.word	0xffc00000
 8006f88:	41dfffff 	.word	0x41dfffff
 8006f8c:	3fcfffff 	.word	0x3fcfffff

08006f90 <_strtod_r>:
 8006f90:	b510      	push	{r4, lr}
 8006f92:	4b02      	ldr	r3, [pc, #8]	; (8006f9c <_strtod_r+0xc>)
 8006f94:	f7ff f9f2 	bl	800637c <_strtod_l>
 8006f98:	bd10      	pop	{r4, pc}
 8006f9a:	46c0      	nop			; (mov r8, r8)
 8006f9c:	20000024 	.word	0x20000024

08006fa0 <strtod>:
 8006fa0:	b510      	push	{r4, lr}
 8006fa2:	4c04      	ldr	r4, [pc, #16]	; (8006fb4 <strtod+0x14>)
 8006fa4:	000a      	movs	r2, r1
 8006fa6:	0001      	movs	r1, r0
 8006fa8:	4b03      	ldr	r3, [pc, #12]	; (8006fb8 <strtod+0x18>)
 8006faa:	6820      	ldr	r0, [r4, #0]
 8006fac:	f7ff f9e6 	bl	800637c <_strtod_l>
 8006fb0:	bd10      	pop	{r4, pc}
 8006fb2:	46c0      	nop			; (mov r8, r8)
 8006fb4:	200001dc 	.word	0x200001dc
 8006fb8:	20000024 	.word	0x20000024

08006fbc <_strtol_l.constprop.0>:
 8006fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	001e      	movs	r6, r3
 8006fc2:	9005      	str	r0, [sp, #20]
 8006fc4:	9101      	str	r1, [sp, #4]
 8006fc6:	9202      	str	r2, [sp, #8]
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d048      	beq.n	800705e <_strtol_l.constprop.0+0xa2>
 8006fcc:	000b      	movs	r3, r1
 8006fce:	2e24      	cmp	r6, #36	; 0x24
 8006fd0:	d845      	bhi.n	800705e <_strtol_l.constprop.0+0xa2>
 8006fd2:	4a3b      	ldr	r2, [pc, #236]	; (80070c0 <_strtol_l.constprop.0+0x104>)
 8006fd4:	2108      	movs	r1, #8
 8006fd6:	4694      	mov	ip, r2
 8006fd8:	001a      	movs	r2, r3
 8006fda:	4660      	mov	r0, ip
 8006fdc:	7814      	ldrb	r4, [r2, #0]
 8006fde:	3301      	adds	r3, #1
 8006fe0:	5d00      	ldrb	r0, [r0, r4]
 8006fe2:	001d      	movs	r5, r3
 8006fe4:	0007      	movs	r7, r0
 8006fe6:	400f      	ands	r7, r1
 8006fe8:	4208      	tst	r0, r1
 8006fea:	d1f5      	bne.n	8006fd8 <_strtol_l.constprop.0+0x1c>
 8006fec:	2c2d      	cmp	r4, #45	; 0x2d
 8006fee:	d13d      	bne.n	800706c <_strtol_l.constprop.0+0xb0>
 8006ff0:	2701      	movs	r7, #1
 8006ff2:	781c      	ldrb	r4, [r3, #0]
 8006ff4:	1c95      	adds	r5, r2, #2
 8006ff6:	2e00      	cmp	r6, #0
 8006ff8:	d05e      	beq.n	80070b8 <_strtol_l.constprop.0+0xfc>
 8006ffa:	2e10      	cmp	r6, #16
 8006ffc:	d109      	bne.n	8007012 <_strtol_l.constprop.0+0x56>
 8006ffe:	2c30      	cmp	r4, #48	; 0x30
 8007000:	d107      	bne.n	8007012 <_strtol_l.constprop.0+0x56>
 8007002:	2220      	movs	r2, #32
 8007004:	782b      	ldrb	r3, [r5, #0]
 8007006:	4393      	bics	r3, r2
 8007008:	2b58      	cmp	r3, #88	; 0x58
 800700a:	d150      	bne.n	80070ae <_strtol_l.constprop.0+0xf2>
 800700c:	2610      	movs	r6, #16
 800700e:	786c      	ldrb	r4, [r5, #1]
 8007010:	3502      	adds	r5, #2
 8007012:	4b2c      	ldr	r3, [pc, #176]	; (80070c4 <_strtol_l.constprop.0+0x108>)
 8007014:	0031      	movs	r1, r6
 8007016:	18fb      	adds	r3, r7, r3
 8007018:	0018      	movs	r0, r3
 800701a:	9303      	str	r3, [sp, #12]
 800701c:	f7f9 f914 	bl	8000248 <__aeabi_uidivmod>
 8007020:	2200      	movs	r2, #0
 8007022:	9104      	str	r1, [sp, #16]
 8007024:	2101      	movs	r1, #1
 8007026:	4684      	mov	ip, r0
 8007028:	0010      	movs	r0, r2
 800702a:	4249      	negs	r1, r1
 800702c:	0023      	movs	r3, r4
 800702e:	3b30      	subs	r3, #48	; 0x30
 8007030:	2b09      	cmp	r3, #9
 8007032:	d903      	bls.n	800703c <_strtol_l.constprop.0+0x80>
 8007034:	3b11      	subs	r3, #17
 8007036:	2b19      	cmp	r3, #25
 8007038:	d81d      	bhi.n	8007076 <_strtol_l.constprop.0+0xba>
 800703a:	330a      	adds	r3, #10
 800703c:	429e      	cmp	r6, r3
 800703e:	dd1e      	ble.n	800707e <_strtol_l.constprop.0+0xc2>
 8007040:	1c54      	adds	r4, r2, #1
 8007042:	d009      	beq.n	8007058 <_strtol_l.constprop.0+0x9c>
 8007044:	000a      	movs	r2, r1
 8007046:	4584      	cmp	ip, r0
 8007048:	d306      	bcc.n	8007058 <_strtol_l.constprop.0+0x9c>
 800704a:	d102      	bne.n	8007052 <_strtol_l.constprop.0+0x96>
 800704c:	9c04      	ldr	r4, [sp, #16]
 800704e:	429c      	cmp	r4, r3
 8007050:	db02      	blt.n	8007058 <_strtol_l.constprop.0+0x9c>
 8007052:	2201      	movs	r2, #1
 8007054:	4370      	muls	r0, r6
 8007056:	1818      	adds	r0, r3, r0
 8007058:	782c      	ldrb	r4, [r5, #0]
 800705a:	3501      	adds	r5, #1
 800705c:	e7e6      	b.n	800702c <_strtol_l.constprop.0+0x70>
 800705e:	f001 f8a1 	bl	80081a4 <__errno>
 8007062:	2316      	movs	r3, #22
 8007064:	6003      	str	r3, [r0, #0]
 8007066:	2000      	movs	r0, #0
 8007068:	b007      	add	sp, #28
 800706a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800706c:	2c2b      	cmp	r4, #43	; 0x2b
 800706e:	d1c2      	bne.n	8006ff6 <_strtol_l.constprop.0+0x3a>
 8007070:	781c      	ldrb	r4, [r3, #0]
 8007072:	1c95      	adds	r5, r2, #2
 8007074:	e7bf      	b.n	8006ff6 <_strtol_l.constprop.0+0x3a>
 8007076:	0023      	movs	r3, r4
 8007078:	3b61      	subs	r3, #97	; 0x61
 800707a:	2b19      	cmp	r3, #25
 800707c:	d9dd      	bls.n	800703a <_strtol_l.constprop.0+0x7e>
 800707e:	1c53      	adds	r3, r2, #1
 8007080:	d109      	bne.n	8007096 <_strtol_l.constprop.0+0xda>
 8007082:	2322      	movs	r3, #34	; 0x22
 8007084:	9a05      	ldr	r2, [sp, #20]
 8007086:	9803      	ldr	r0, [sp, #12]
 8007088:	6013      	str	r3, [r2, #0]
 800708a:	9b02      	ldr	r3, [sp, #8]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d0eb      	beq.n	8007068 <_strtol_l.constprop.0+0xac>
 8007090:	1e6b      	subs	r3, r5, #1
 8007092:	9301      	str	r3, [sp, #4]
 8007094:	e007      	b.n	80070a6 <_strtol_l.constprop.0+0xea>
 8007096:	2f00      	cmp	r7, #0
 8007098:	d000      	beq.n	800709c <_strtol_l.constprop.0+0xe0>
 800709a:	4240      	negs	r0, r0
 800709c:	9b02      	ldr	r3, [sp, #8]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d0e2      	beq.n	8007068 <_strtol_l.constprop.0+0xac>
 80070a2:	2a00      	cmp	r2, #0
 80070a4:	d1f4      	bne.n	8007090 <_strtol_l.constprop.0+0xd4>
 80070a6:	9b02      	ldr	r3, [sp, #8]
 80070a8:	9a01      	ldr	r2, [sp, #4]
 80070aa:	601a      	str	r2, [r3, #0]
 80070ac:	e7dc      	b.n	8007068 <_strtol_l.constprop.0+0xac>
 80070ae:	2430      	movs	r4, #48	; 0x30
 80070b0:	2e00      	cmp	r6, #0
 80070b2:	d1ae      	bne.n	8007012 <_strtol_l.constprop.0+0x56>
 80070b4:	3608      	adds	r6, #8
 80070b6:	e7ac      	b.n	8007012 <_strtol_l.constprop.0+0x56>
 80070b8:	2c30      	cmp	r4, #48	; 0x30
 80070ba:	d0a2      	beq.n	8007002 <_strtol_l.constprop.0+0x46>
 80070bc:	260a      	movs	r6, #10
 80070be:	e7a8      	b.n	8007012 <_strtol_l.constprop.0+0x56>
 80070c0:	0800ad29 	.word	0x0800ad29
 80070c4:	7fffffff 	.word	0x7fffffff

080070c8 <_strtol_r>:
 80070c8:	b510      	push	{r4, lr}
 80070ca:	f7ff ff77 	bl	8006fbc <_strtol_l.constprop.0>
 80070ce:	bd10      	pop	{r4, pc}

080070d0 <strtol>:
 80070d0:	b510      	push	{r4, lr}
 80070d2:	4c04      	ldr	r4, [pc, #16]	; (80070e4 <strtol+0x14>)
 80070d4:	0013      	movs	r3, r2
 80070d6:	000a      	movs	r2, r1
 80070d8:	0001      	movs	r1, r0
 80070da:	6820      	ldr	r0, [r4, #0]
 80070dc:	f7ff ff6e 	bl	8006fbc <_strtol_l.constprop.0>
 80070e0:	bd10      	pop	{r4, pc}
 80070e2:	46c0      	nop			; (mov r8, r8)
 80070e4:	200001dc 	.word	0x200001dc

080070e8 <__cvt>:
 80070e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070ea:	001e      	movs	r6, r3
 80070ec:	2300      	movs	r3, #0
 80070ee:	0014      	movs	r4, r2
 80070f0:	b08b      	sub	sp, #44	; 0x2c
 80070f2:	429e      	cmp	r6, r3
 80070f4:	da04      	bge.n	8007100 <__cvt+0x18>
 80070f6:	2180      	movs	r1, #128	; 0x80
 80070f8:	0609      	lsls	r1, r1, #24
 80070fa:	1873      	adds	r3, r6, r1
 80070fc:	001e      	movs	r6, r3
 80070fe:	232d      	movs	r3, #45	; 0x2d
 8007100:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007102:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007104:	7013      	strb	r3, [r2, #0]
 8007106:	2320      	movs	r3, #32
 8007108:	2203      	movs	r2, #3
 800710a:	439f      	bics	r7, r3
 800710c:	2f46      	cmp	r7, #70	; 0x46
 800710e:	d007      	beq.n	8007120 <__cvt+0x38>
 8007110:	003b      	movs	r3, r7
 8007112:	3b45      	subs	r3, #69	; 0x45
 8007114:	4259      	negs	r1, r3
 8007116:	414b      	adcs	r3, r1
 8007118:	9910      	ldr	r1, [sp, #64]	; 0x40
 800711a:	3a01      	subs	r2, #1
 800711c:	18cb      	adds	r3, r1, r3
 800711e:	9310      	str	r3, [sp, #64]	; 0x40
 8007120:	ab09      	add	r3, sp, #36	; 0x24
 8007122:	9304      	str	r3, [sp, #16]
 8007124:	ab08      	add	r3, sp, #32
 8007126:	9303      	str	r3, [sp, #12]
 8007128:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800712a:	9200      	str	r2, [sp, #0]
 800712c:	9302      	str	r3, [sp, #8]
 800712e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007130:	0022      	movs	r2, r4
 8007132:	9301      	str	r3, [sp, #4]
 8007134:	0033      	movs	r3, r6
 8007136:	f001 f911 	bl	800835c <_dtoa_r>
 800713a:	0005      	movs	r5, r0
 800713c:	2f47      	cmp	r7, #71	; 0x47
 800713e:	d102      	bne.n	8007146 <__cvt+0x5e>
 8007140:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007142:	07db      	lsls	r3, r3, #31
 8007144:	d528      	bpl.n	8007198 <__cvt+0xb0>
 8007146:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007148:	18eb      	adds	r3, r5, r3
 800714a:	9307      	str	r3, [sp, #28]
 800714c:	2f46      	cmp	r7, #70	; 0x46
 800714e:	d114      	bne.n	800717a <__cvt+0x92>
 8007150:	782b      	ldrb	r3, [r5, #0]
 8007152:	2b30      	cmp	r3, #48	; 0x30
 8007154:	d10c      	bne.n	8007170 <__cvt+0x88>
 8007156:	2200      	movs	r2, #0
 8007158:	2300      	movs	r3, #0
 800715a:	0020      	movs	r0, r4
 800715c:	0031      	movs	r1, r6
 800715e:	f7f9 f973 	bl	8000448 <__aeabi_dcmpeq>
 8007162:	2800      	cmp	r0, #0
 8007164:	d104      	bne.n	8007170 <__cvt+0x88>
 8007166:	2301      	movs	r3, #1
 8007168:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800716a:	1a9b      	subs	r3, r3, r2
 800716c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800716e:	6013      	str	r3, [r2, #0]
 8007170:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007172:	9a07      	ldr	r2, [sp, #28]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	18d3      	adds	r3, r2, r3
 8007178:	9307      	str	r3, [sp, #28]
 800717a:	2200      	movs	r2, #0
 800717c:	2300      	movs	r3, #0
 800717e:	0020      	movs	r0, r4
 8007180:	0031      	movs	r1, r6
 8007182:	f7f9 f961 	bl	8000448 <__aeabi_dcmpeq>
 8007186:	2800      	cmp	r0, #0
 8007188:	d001      	beq.n	800718e <__cvt+0xa6>
 800718a:	9b07      	ldr	r3, [sp, #28]
 800718c:	9309      	str	r3, [sp, #36]	; 0x24
 800718e:	2230      	movs	r2, #48	; 0x30
 8007190:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007192:	9907      	ldr	r1, [sp, #28]
 8007194:	428b      	cmp	r3, r1
 8007196:	d306      	bcc.n	80071a6 <__cvt+0xbe>
 8007198:	0028      	movs	r0, r5
 800719a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800719c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800719e:	1b5b      	subs	r3, r3, r5
 80071a0:	6013      	str	r3, [r2, #0]
 80071a2:	b00b      	add	sp, #44	; 0x2c
 80071a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071a6:	1c59      	adds	r1, r3, #1
 80071a8:	9109      	str	r1, [sp, #36]	; 0x24
 80071aa:	701a      	strb	r2, [r3, #0]
 80071ac:	e7f0      	b.n	8007190 <__cvt+0xa8>

080071ae <__exponent>:
 80071ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071b0:	1c83      	adds	r3, r0, #2
 80071b2:	b087      	sub	sp, #28
 80071b4:	9303      	str	r3, [sp, #12]
 80071b6:	0005      	movs	r5, r0
 80071b8:	000c      	movs	r4, r1
 80071ba:	232b      	movs	r3, #43	; 0x2b
 80071bc:	7002      	strb	r2, [r0, #0]
 80071be:	2900      	cmp	r1, #0
 80071c0:	da01      	bge.n	80071c6 <__exponent+0x18>
 80071c2:	424c      	negs	r4, r1
 80071c4:	3302      	adds	r3, #2
 80071c6:	706b      	strb	r3, [r5, #1]
 80071c8:	2c09      	cmp	r4, #9
 80071ca:	dd2f      	ble.n	800722c <__exponent+0x7e>
 80071cc:	270a      	movs	r7, #10
 80071ce:	ab04      	add	r3, sp, #16
 80071d0:	1dde      	adds	r6, r3, #7
 80071d2:	0020      	movs	r0, r4
 80071d4:	0039      	movs	r1, r7
 80071d6:	9601      	str	r6, [sp, #4]
 80071d8:	f7f9 f920 	bl	800041c <__aeabi_idivmod>
 80071dc:	3e01      	subs	r6, #1
 80071de:	3130      	adds	r1, #48	; 0x30
 80071e0:	0020      	movs	r0, r4
 80071e2:	7031      	strb	r1, [r6, #0]
 80071e4:	0039      	movs	r1, r7
 80071e6:	9402      	str	r4, [sp, #8]
 80071e8:	f7f9 f832 	bl	8000250 <__divsi3>
 80071ec:	9b02      	ldr	r3, [sp, #8]
 80071ee:	0004      	movs	r4, r0
 80071f0:	2b63      	cmp	r3, #99	; 0x63
 80071f2:	dcee      	bgt.n	80071d2 <__exponent+0x24>
 80071f4:	9b01      	ldr	r3, [sp, #4]
 80071f6:	3430      	adds	r4, #48	; 0x30
 80071f8:	1e9a      	subs	r2, r3, #2
 80071fa:	0013      	movs	r3, r2
 80071fc:	9903      	ldr	r1, [sp, #12]
 80071fe:	7014      	strb	r4, [r2, #0]
 8007200:	a804      	add	r0, sp, #16
 8007202:	3007      	adds	r0, #7
 8007204:	4298      	cmp	r0, r3
 8007206:	d80c      	bhi.n	8007222 <__exponent+0x74>
 8007208:	2300      	movs	r3, #0
 800720a:	4282      	cmp	r2, r0
 800720c:	d804      	bhi.n	8007218 <__exponent+0x6a>
 800720e:	aa04      	add	r2, sp, #16
 8007210:	3309      	adds	r3, #9
 8007212:	189b      	adds	r3, r3, r2
 8007214:	9a01      	ldr	r2, [sp, #4]
 8007216:	1a9b      	subs	r3, r3, r2
 8007218:	9a03      	ldr	r2, [sp, #12]
 800721a:	18d3      	adds	r3, r2, r3
 800721c:	1b58      	subs	r0, r3, r5
 800721e:	b007      	add	sp, #28
 8007220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007222:	7818      	ldrb	r0, [r3, #0]
 8007224:	3301      	adds	r3, #1
 8007226:	7008      	strb	r0, [r1, #0]
 8007228:	3101      	adds	r1, #1
 800722a:	e7e9      	b.n	8007200 <__exponent+0x52>
 800722c:	2330      	movs	r3, #48	; 0x30
 800722e:	3430      	adds	r4, #48	; 0x30
 8007230:	70ab      	strb	r3, [r5, #2]
 8007232:	70ec      	strb	r4, [r5, #3]
 8007234:	1d2b      	adds	r3, r5, #4
 8007236:	e7f1      	b.n	800721c <__exponent+0x6e>

08007238 <_printf_float>:
 8007238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800723a:	b095      	sub	sp, #84	; 0x54
 800723c:	000c      	movs	r4, r1
 800723e:	9208      	str	r2, [sp, #32]
 8007240:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8007242:	9309      	str	r3, [sp, #36]	; 0x24
 8007244:	0007      	movs	r7, r0
 8007246:	f000 ff49 	bl	80080dc <_localeconv_r>
 800724a:	6803      	ldr	r3, [r0, #0]
 800724c:	0018      	movs	r0, r3
 800724e:	930c      	str	r3, [sp, #48]	; 0x30
 8007250:	f7f8 ff58 	bl	8000104 <strlen>
 8007254:	2300      	movs	r3, #0
 8007256:	9312      	str	r3, [sp, #72]	; 0x48
 8007258:	7e23      	ldrb	r3, [r4, #24]
 800725a:	2207      	movs	r2, #7
 800725c:	930a      	str	r3, [sp, #40]	; 0x28
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	900d      	str	r0, [sp, #52]	; 0x34
 8007262:	930b      	str	r3, [sp, #44]	; 0x2c
 8007264:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007266:	682b      	ldr	r3, [r5, #0]
 8007268:	05c9      	lsls	r1, r1, #23
 800726a:	d547      	bpl.n	80072fc <_printf_float+0xc4>
 800726c:	189b      	adds	r3, r3, r2
 800726e:	4393      	bics	r3, r2
 8007270:	001a      	movs	r2, r3
 8007272:	3208      	adds	r2, #8
 8007274:	602a      	str	r2, [r5, #0]
 8007276:	681e      	ldr	r6, [r3, #0]
 8007278:	685d      	ldr	r5, [r3, #4]
 800727a:	0032      	movs	r2, r6
 800727c:	002b      	movs	r3, r5
 800727e:	64a2      	str	r2, [r4, #72]	; 0x48
 8007280:	64e3      	str	r3, [r4, #76]	; 0x4c
 8007282:	2201      	movs	r2, #1
 8007284:	006b      	lsls	r3, r5, #1
 8007286:	085b      	lsrs	r3, r3, #1
 8007288:	930e      	str	r3, [sp, #56]	; 0x38
 800728a:	0030      	movs	r0, r6
 800728c:	4bab      	ldr	r3, [pc, #684]	; (800753c <_printf_float+0x304>)
 800728e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007290:	4252      	negs	r2, r2
 8007292:	f7fb f801 	bl	8002298 <__aeabi_dcmpun>
 8007296:	2800      	cmp	r0, #0
 8007298:	d132      	bne.n	8007300 <_printf_float+0xc8>
 800729a:	2201      	movs	r2, #1
 800729c:	0030      	movs	r0, r6
 800729e:	4ba7      	ldr	r3, [pc, #668]	; (800753c <_printf_float+0x304>)
 80072a0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80072a2:	4252      	negs	r2, r2
 80072a4:	f7f9 f8e0 	bl	8000468 <__aeabi_dcmple>
 80072a8:	2800      	cmp	r0, #0
 80072aa:	d129      	bne.n	8007300 <_printf_float+0xc8>
 80072ac:	2200      	movs	r2, #0
 80072ae:	2300      	movs	r3, #0
 80072b0:	0030      	movs	r0, r6
 80072b2:	0029      	movs	r1, r5
 80072b4:	f7f9 f8ce 	bl	8000454 <__aeabi_dcmplt>
 80072b8:	2800      	cmp	r0, #0
 80072ba:	d003      	beq.n	80072c4 <_printf_float+0x8c>
 80072bc:	0023      	movs	r3, r4
 80072be:	222d      	movs	r2, #45	; 0x2d
 80072c0:	3343      	adds	r3, #67	; 0x43
 80072c2:	701a      	strb	r2, [r3, #0]
 80072c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072c6:	4d9e      	ldr	r5, [pc, #632]	; (8007540 <_printf_float+0x308>)
 80072c8:	2b47      	cmp	r3, #71	; 0x47
 80072ca:	d900      	bls.n	80072ce <_printf_float+0x96>
 80072cc:	4d9d      	ldr	r5, [pc, #628]	; (8007544 <_printf_float+0x30c>)
 80072ce:	2303      	movs	r3, #3
 80072d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072d2:	6123      	str	r3, [r4, #16]
 80072d4:	3301      	adds	r3, #1
 80072d6:	439a      	bics	r2, r3
 80072d8:	2300      	movs	r3, #0
 80072da:	6022      	str	r2, [r4, #0]
 80072dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80072de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072e0:	0021      	movs	r1, r4
 80072e2:	9300      	str	r3, [sp, #0]
 80072e4:	0038      	movs	r0, r7
 80072e6:	9b08      	ldr	r3, [sp, #32]
 80072e8:	aa13      	add	r2, sp, #76	; 0x4c
 80072ea:	f000 f9fb 	bl	80076e4 <_printf_common>
 80072ee:	3001      	adds	r0, #1
 80072f0:	d000      	beq.n	80072f4 <_printf_float+0xbc>
 80072f2:	e0a3      	b.n	800743c <_printf_float+0x204>
 80072f4:	2001      	movs	r0, #1
 80072f6:	4240      	negs	r0, r0
 80072f8:	b015      	add	sp, #84	; 0x54
 80072fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072fc:	3307      	adds	r3, #7
 80072fe:	e7b6      	b.n	800726e <_printf_float+0x36>
 8007300:	0032      	movs	r2, r6
 8007302:	002b      	movs	r3, r5
 8007304:	0030      	movs	r0, r6
 8007306:	0029      	movs	r1, r5
 8007308:	f7fa ffc6 	bl	8002298 <__aeabi_dcmpun>
 800730c:	2800      	cmp	r0, #0
 800730e:	d00b      	beq.n	8007328 <_printf_float+0xf0>
 8007310:	2d00      	cmp	r5, #0
 8007312:	da03      	bge.n	800731c <_printf_float+0xe4>
 8007314:	0023      	movs	r3, r4
 8007316:	222d      	movs	r2, #45	; 0x2d
 8007318:	3343      	adds	r3, #67	; 0x43
 800731a:	701a      	strb	r2, [r3, #0]
 800731c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800731e:	4d8a      	ldr	r5, [pc, #552]	; (8007548 <_printf_float+0x310>)
 8007320:	2b47      	cmp	r3, #71	; 0x47
 8007322:	d9d4      	bls.n	80072ce <_printf_float+0x96>
 8007324:	4d89      	ldr	r5, [pc, #548]	; (800754c <_printf_float+0x314>)
 8007326:	e7d2      	b.n	80072ce <_printf_float+0x96>
 8007328:	2220      	movs	r2, #32
 800732a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800732c:	6863      	ldr	r3, [r4, #4]
 800732e:	4391      	bics	r1, r2
 8007330:	910e      	str	r1, [sp, #56]	; 0x38
 8007332:	1c5a      	adds	r2, r3, #1
 8007334:	d14a      	bne.n	80073cc <_printf_float+0x194>
 8007336:	3307      	adds	r3, #7
 8007338:	6063      	str	r3, [r4, #4]
 800733a:	2380      	movs	r3, #128	; 0x80
 800733c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800733e:	00db      	lsls	r3, r3, #3
 8007340:	4313      	orrs	r3, r2
 8007342:	2200      	movs	r2, #0
 8007344:	9206      	str	r2, [sp, #24]
 8007346:	aa12      	add	r2, sp, #72	; 0x48
 8007348:	9205      	str	r2, [sp, #20]
 800734a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800734c:	6023      	str	r3, [r4, #0]
 800734e:	9204      	str	r2, [sp, #16]
 8007350:	aa11      	add	r2, sp, #68	; 0x44
 8007352:	9203      	str	r2, [sp, #12]
 8007354:	2223      	movs	r2, #35	; 0x23
 8007356:	a908      	add	r1, sp, #32
 8007358:	9301      	str	r3, [sp, #4]
 800735a:	6863      	ldr	r3, [r4, #4]
 800735c:	1852      	adds	r2, r2, r1
 800735e:	9202      	str	r2, [sp, #8]
 8007360:	9300      	str	r3, [sp, #0]
 8007362:	0032      	movs	r2, r6
 8007364:	002b      	movs	r3, r5
 8007366:	0038      	movs	r0, r7
 8007368:	f7ff febe 	bl	80070e8 <__cvt>
 800736c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800736e:	0005      	movs	r5, r0
 8007370:	2b47      	cmp	r3, #71	; 0x47
 8007372:	d109      	bne.n	8007388 <_printf_float+0x150>
 8007374:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007376:	1cda      	adds	r2, r3, #3
 8007378:	db02      	blt.n	8007380 <_printf_float+0x148>
 800737a:	6862      	ldr	r2, [r4, #4]
 800737c:	4293      	cmp	r3, r2
 800737e:	dd49      	ble.n	8007414 <_printf_float+0x1dc>
 8007380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007382:	3b02      	subs	r3, #2
 8007384:	b2db      	uxtb	r3, r3
 8007386:	930a      	str	r3, [sp, #40]	; 0x28
 8007388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800738a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800738c:	2b65      	cmp	r3, #101	; 0x65
 800738e:	d824      	bhi.n	80073da <_printf_float+0x1a2>
 8007390:	0020      	movs	r0, r4
 8007392:	001a      	movs	r2, r3
 8007394:	3901      	subs	r1, #1
 8007396:	3050      	adds	r0, #80	; 0x50
 8007398:	9111      	str	r1, [sp, #68]	; 0x44
 800739a:	f7ff ff08 	bl	80071ae <__exponent>
 800739e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80073a0:	900b      	str	r0, [sp, #44]	; 0x2c
 80073a2:	1813      	adds	r3, r2, r0
 80073a4:	6123      	str	r3, [r4, #16]
 80073a6:	2a01      	cmp	r2, #1
 80073a8:	dc02      	bgt.n	80073b0 <_printf_float+0x178>
 80073aa:	6822      	ldr	r2, [r4, #0]
 80073ac:	07d2      	lsls	r2, r2, #31
 80073ae:	d501      	bpl.n	80073b4 <_printf_float+0x17c>
 80073b0:	3301      	adds	r3, #1
 80073b2:	6123      	str	r3, [r4, #16]
 80073b4:	2323      	movs	r3, #35	; 0x23
 80073b6:	aa08      	add	r2, sp, #32
 80073b8:	189b      	adds	r3, r3, r2
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d100      	bne.n	80073c2 <_printf_float+0x18a>
 80073c0:	e78d      	b.n	80072de <_printf_float+0xa6>
 80073c2:	0023      	movs	r3, r4
 80073c4:	222d      	movs	r2, #45	; 0x2d
 80073c6:	3343      	adds	r3, #67	; 0x43
 80073c8:	701a      	strb	r2, [r3, #0]
 80073ca:	e788      	b.n	80072de <_printf_float+0xa6>
 80073cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80073ce:	2a47      	cmp	r2, #71	; 0x47
 80073d0:	d1b3      	bne.n	800733a <_printf_float+0x102>
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1b1      	bne.n	800733a <_printf_float+0x102>
 80073d6:	3301      	adds	r3, #1
 80073d8:	e7ae      	b.n	8007338 <_printf_float+0x100>
 80073da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073dc:	2b66      	cmp	r3, #102	; 0x66
 80073de:	d11b      	bne.n	8007418 <_printf_float+0x1e0>
 80073e0:	6863      	ldr	r3, [r4, #4]
 80073e2:	2900      	cmp	r1, #0
 80073e4:	dd09      	ble.n	80073fa <_printf_float+0x1c2>
 80073e6:	6121      	str	r1, [r4, #16]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d102      	bne.n	80073f2 <_printf_float+0x1ba>
 80073ec:	6822      	ldr	r2, [r4, #0]
 80073ee:	07d2      	lsls	r2, r2, #31
 80073f0:	d50b      	bpl.n	800740a <_printf_float+0x1d2>
 80073f2:	3301      	adds	r3, #1
 80073f4:	185b      	adds	r3, r3, r1
 80073f6:	6123      	str	r3, [r4, #16]
 80073f8:	e007      	b.n	800740a <_printf_float+0x1d2>
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d103      	bne.n	8007406 <_printf_float+0x1ce>
 80073fe:	2201      	movs	r2, #1
 8007400:	6821      	ldr	r1, [r4, #0]
 8007402:	4211      	tst	r1, r2
 8007404:	d000      	beq.n	8007408 <_printf_float+0x1d0>
 8007406:	1c9a      	adds	r2, r3, #2
 8007408:	6122      	str	r2, [r4, #16]
 800740a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800740c:	65a3      	str	r3, [r4, #88]	; 0x58
 800740e:	2300      	movs	r3, #0
 8007410:	930b      	str	r3, [sp, #44]	; 0x2c
 8007412:	e7cf      	b.n	80073b4 <_printf_float+0x17c>
 8007414:	2367      	movs	r3, #103	; 0x67
 8007416:	930a      	str	r3, [sp, #40]	; 0x28
 8007418:	9911      	ldr	r1, [sp, #68]	; 0x44
 800741a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800741c:	4299      	cmp	r1, r3
 800741e:	db06      	blt.n	800742e <_printf_float+0x1f6>
 8007420:	6823      	ldr	r3, [r4, #0]
 8007422:	6121      	str	r1, [r4, #16]
 8007424:	07db      	lsls	r3, r3, #31
 8007426:	d5f0      	bpl.n	800740a <_printf_float+0x1d2>
 8007428:	3101      	adds	r1, #1
 800742a:	6121      	str	r1, [r4, #16]
 800742c:	e7ed      	b.n	800740a <_printf_float+0x1d2>
 800742e:	2201      	movs	r2, #1
 8007430:	2900      	cmp	r1, #0
 8007432:	dc01      	bgt.n	8007438 <_printf_float+0x200>
 8007434:	1892      	adds	r2, r2, r2
 8007436:	1a52      	subs	r2, r2, r1
 8007438:	189b      	adds	r3, r3, r2
 800743a:	e7dc      	b.n	80073f6 <_printf_float+0x1be>
 800743c:	6822      	ldr	r2, [r4, #0]
 800743e:	0553      	lsls	r3, r2, #21
 8007440:	d408      	bmi.n	8007454 <_printf_float+0x21c>
 8007442:	6923      	ldr	r3, [r4, #16]
 8007444:	002a      	movs	r2, r5
 8007446:	0038      	movs	r0, r7
 8007448:	9908      	ldr	r1, [sp, #32]
 800744a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800744c:	47a8      	blx	r5
 800744e:	3001      	adds	r0, #1
 8007450:	d12a      	bne.n	80074a8 <_printf_float+0x270>
 8007452:	e74f      	b.n	80072f4 <_printf_float+0xbc>
 8007454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007456:	2b65      	cmp	r3, #101	; 0x65
 8007458:	d800      	bhi.n	800745c <_printf_float+0x224>
 800745a:	e0ec      	b.n	8007636 <_printf_float+0x3fe>
 800745c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800745e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007460:	2200      	movs	r2, #0
 8007462:	2300      	movs	r3, #0
 8007464:	f7f8 fff0 	bl	8000448 <__aeabi_dcmpeq>
 8007468:	2800      	cmp	r0, #0
 800746a:	d034      	beq.n	80074d6 <_printf_float+0x29e>
 800746c:	2301      	movs	r3, #1
 800746e:	0038      	movs	r0, r7
 8007470:	4a37      	ldr	r2, [pc, #220]	; (8007550 <_printf_float+0x318>)
 8007472:	9908      	ldr	r1, [sp, #32]
 8007474:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007476:	47a8      	blx	r5
 8007478:	3001      	adds	r0, #1
 800747a:	d100      	bne.n	800747e <_printf_float+0x246>
 800747c:	e73a      	b.n	80072f4 <_printf_float+0xbc>
 800747e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007480:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007482:	429a      	cmp	r2, r3
 8007484:	db02      	blt.n	800748c <_printf_float+0x254>
 8007486:	6823      	ldr	r3, [r4, #0]
 8007488:	07db      	lsls	r3, r3, #31
 800748a:	d50d      	bpl.n	80074a8 <_printf_float+0x270>
 800748c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800748e:	0038      	movs	r0, r7
 8007490:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007492:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007494:	9908      	ldr	r1, [sp, #32]
 8007496:	47a8      	blx	r5
 8007498:	2500      	movs	r5, #0
 800749a:	3001      	adds	r0, #1
 800749c:	d100      	bne.n	80074a0 <_printf_float+0x268>
 800749e:	e729      	b.n	80072f4 <_printf_float+0xbc>
 80074a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074a2:	3b01      	subs	r3, #1
 80074a4:	42ab      	cmp	r3, r5
 80074a6:	dc0a      	bgt.n	80074be <_printf_float+0x286>
 80074a8:	6823      	ldr	r3, [r4, #0]
 80074aa:	079b      	lsls	r3, r3, #30
 80074ac:	d500      	bpl.n	80074b0 <_printf_float+0x278>
 80074ae:	e116      	b.n	80076de <_printf_float+0x4a6>
 80074b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074b2:	68e0      	ldr	r0, [r4, #12]
 80074b4:	4298      	cmp	r0, r3
 80074b6:	db00      	blt.n	80074ba <_printf_float+0x282>
 80074b8:	e71e      	b.n	80072f8 <_printf_float+0xc0>
 80074ba:	0018      	movs	r0, r3
 80074bc:	e71c      	b.n	80072f8 <_printf_float+0xc0>
 80074be:	0022      	movs	r2, r4
 80074c0:	2301      	movs	r3, #1
 80074c2:	0038      	movs	r0, r7
 80074c4:	9908      	ldr	r1, [sp, #32]
 80074c6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80074c8:	321a      	adds	r2, #26
 80074ca:	47b0      	blx	r6
 80074cc:	3001      	adds	r0, #1
 80074ce:	d100      	bne.n	80074d2 <_printf_float+0x29a>
 80074d0:	e710      	b.n	80072f4 <_printf_float+0xbc>
 80074d2:	3501      	adds	r5, #1
 80074d4:	e7e4      	b.n	80074a0 <_printf_float+0x268>
 80074d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80074d8:	2b00      	cmp	r3, #0
 80074da:	dc3b      	bgt.n	8007554 <_printf_float+0x31c>
 80074dc:	2301      	movs	r3, #1
 80074de:	0038      	movs	r0, r7
 80074e0:	4a1b      	ldr	r2, [pc, #108]	; (8007550 <_printf_float+0x318>)
 80074e2:	9908      	ldr	r1, [sp, #32]
 80074e4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80074e6:	47b0      	blx	r6
 80074e8:	3001      	adds	r0, #1
 80074ea:	d100      	bne.n	80074ee <_printf_float+0x2b6>
 80074ec:	e702      	b.n	80072f4 <_printf_float+0xbc>
 80074ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80074f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80074f2:	4313      	orrs	r3, r2
 80074f4:	d102      	bne.n	80074fc <_printf_float+0x2c4>
 80074f6:	6823      	ldr	r3, [r4, #0]
 80074f8:	07db      	lsls	r3, r3, #31
 80074fa:	d5d5      	bpl.n	80074a8 <_printf_float+0x270>
 80074fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074fe:	0038      	movs	r0, r7
 8007500:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007502:	9908      	ldr	r1, [sp, #32]
 8007504:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007506:	47b0      	blx	r6
 8007508:	2300      	movs	r3, #0
 800750a:	3001      	adds	r0, #1
 800750c:	d100      	bne.n	8007510 <_printf_float+0x2d8>
 800750e:	e6f1      	b.n	80072f4 <_printf_float+0xbc>
 8007510:	930a      	str	r3, [sp, #40]	; 0x28
 8007512:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007514:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007516:	425b      	negs	r3, r3
 8007518:	4293      	cmp	r3, r2
 800751a:	dc01      	bgt.n	8007520 <_printf_float+0x2e8>
 800751c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800751e:	e791      	b.n	8007444 <_printf_float+0x20c>
 8007520:	0022      	movs	r2, r4
 8007522:	2301      	movs	r3, #1
 8007524:	0038      	movs	r0, r7
 8007526:	9908      	ldr	r1, [sp, #32]
 8007528:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800752a:	321a      	adds	r2, #26
 800752c:	47b0      	blx	r6
 800752e:	3001      	adds	r0, #1
 8007530:	d100      	bne.n	8007534 <_printf_float+0x2fc>
 8007532:	e6df      	b.n	80072f4 <_printf_float+0xbc>
 8007534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007536:	3301      	adds	r3, #1
 8007538:	e7ea      	b.n	8007510 <_printf_float+0x2d8>
 800753a:	46c0      	nop			; (mov r8, r8)
 800753c:	7fefffff 	.word	0x7fefffff
 8007540:	0800ae29 	.word	0x0800ae29
 8007544:	0800ae2d 	.word	0x0800ae2d
 8007548:	0800ae31 	.word	0x0800ae31
 800754c:	0800ae35 	.word	0x0800ae35
 8007550:	0800ae39 	.word	0x0800ae39
 8007554:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007556:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007558:	920a      	str	r2, [sp, #40]	; 0x28
 800755a:	429a      	cmp	r2, r3
 800755c:	dd00      	ble.n	8007560 <_printf_float+0x328>
 800755e:	930a      	str	r3, [sp, #40]	; 0x28
 8007560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007562:	2b00      	cmp	r3, #0
 8007564:	dc3d      	bgt.n	80075e2 <_printf_float+0x3aa>
 8007566:	2300      	movs	r3, #0
 8007568:	930e      	str	r3, [sp, #56]	; 0x38
 800756a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800756c:	43db      	mvns	r3, r3
 800756e:	17db      	asrs	r3, r3, #31
 8007570:	930f      	str	r3, [sp, #60]	; 0x3c
 8007572:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007574:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007576:	930b      	str	r3, [sp, #44]	; 0x2c
 8007578:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800757a:	4013      	ands	r3, r2
 800757c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800757e:	1ad3      	subs	r3, r2, r3
 8007580:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007582:	4293      	cmp	r3, r2
 8007584:	dc36      	bgt.n	80075f4 <_printf_float+0x3bc>
 8007586:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007588:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800758a:	429a      	cmp	r2, r3
 800758c:	db40      	blt.n	8007610 <_printf_float+0x3d8>
 800758e:	6823      	ldr	r3, [r4, #0]
 8007590:	07db      	lsls	r3, r3, #31
 8007592:	d43d      	bmi.n	8007610 <_printf_float+0x3d8>
 8007594:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8007596:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007598:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800759a:	1af3      	subs	r3, r6, r3
 800759c:	1ab6      	subs	r6, r6, r2
 800759e:	429e      	cmp	r6, r3
 80075a0:	dd00      	ble.n	80075a4 <_printf_float+0x36c>
 80075a2:	001e      	movs	r6, r3
 80075a4:	2e00      	cmp	r6, #0
 80075a6:	dc3c      	bgt.n	8007622 <_printf_float+0x3ea>
 80075a8:	2300      	movs	r3, #0
 80075aa:	930a      	str	r3, [sp, #40]	; 0x28
 80075ac:	43f3      	mvns	r3, r6
 80075ae:	17db      	asrs	r3, r3, #31
 80075b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80075b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80075b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075b6:	1a9b      	subs	r3, r3, r2
 80075b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80075ba:	4032      	ands	r2, r6
 80075bc:	1a9b      	subs	r3, r3, r2
 80075be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075c0:	4293      	cmp	r3, r2
 80075c2:	dc00      	bgt.n	80075c6 <_printf_float+0x38e>
 80075c4:	e770      	b.n	80074a8 <_printf_float+0x270>
 80075c6:	0022      	movs	r2, r4
 80075c8:	2301      	movs	r3, #1
 80075ca:	0038      	movs	r0, r7
 80075cc:	9908      	ldr	r1, [sp, #32]
 80075ce:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80075d0:	321a      	adds	r2, #26
 80075d2:	47a8      	blx	r5
 80075d4:	3001      	adds	r0, #1
 80075d6:	d100      	bne.n	80075da <_printf_float+0x3a2>
 80075d8:	e68c      	b.n	80072f4 <_printf_float+0xbc>
 80075da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075dc:	3301      	adds	r3, #1
 80075de:	930a      	str	r3, [sp, #40]	; 0x28
 80075e0:	e7e7      	b.n	80075b2 <_printf_float+0x37a>
 80075e2:	002a      	movs	r2, r5
 80075e4:	0038      	movs	r0, r7
 80075e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075e8:	9908      	ldr	r1, [sp, #32]
 80075ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80075ec:	47b0      	blx	r6
 80075ee:	3001      	adds	r0, #1
 80075f0:	d1b9      	bne.n	8007566 <_printf_float+0x32e>
 80075f2:	e67f      	b.n	80072f4 <_printf_float+0xbc>
 80075f4:	0022      	movs	r2, r4
 80075f6:	2301      	movs	r3, #1
 80075f8:	0038      	movs	r0, r7
 80075fa:	9908      	ldr	r1, [sp, #32]
 80075fc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80075fe:	321a      	adds	r2, #26
 8007600:	47b0      	blx	r6
 8007602:	3001      	adds	r0, #1
 8007604:	d100      	bne.n	8007608 <_printf_float+0x3d0>
 8007606:	e675      	b.n	80072f4 <_printf_float+0xbc>
 8007608:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800760a:	3301      	adds	r3, #1
 800760c:	930e      	str	r3, [sp, #56]	; 0x38
 800760e:	e7b0      	b.n	8007572 <_printf_float+0x33a>
 8007610:	0038      	movs	r0, r7
 8007612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007614:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007616:	9908      	ldr	r1, [sp, #32]
 8007618:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800761a:	47b0      	blx	r6
 800761c:	3001      	adds	r0, #1
 800761e:	d1b9      	bne.n	8007594 <_printf_float+0x35c>
 8007620:	e668      	b.n	80072f4 <_printf_float+0xbc>
 8007622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007624:	0038      	movs	r0, r7
 8007626:	18ea      	adds	r2, r5, r3
 8007628:	9908      	ldr	r1, [sp, #32]
 800762a:	0033      	movs	r3, r6
 800762c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800762e:	47a8      	blx	r5
 8007630:	3001      	adds	r0, #1
 8007632:	d1b9      	bne.n	80075a8 <_printf_float+0x370>
 8007634:	e65e      	b.n	80072f4 <_printf_float+0xbc>
 8007636:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007638:	2b01      	cmp	r3, #1
 800763a:	dc02      	bgt.n	8007642 <_printf_float+0x40a>
 800763c:	2301      	movs	r3, #1
 800763e:	421a      	tst	r2, r3
 8007640:	d03a      	beq.n	80076b8 <_printf_float+0x480>
 8007642:	2301      	movs	r3, #1
 8007644:	002a      	movs	r2, r5
 8007646:	0038      	movs	r0, r7
 8007648:	9908      	ldr	r1, [sp, #32]
 800764a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800764c:	47b0      	blx	r6
 800764e:	3001      	adds	r0, #1
 8007650:	d100      	bne.n	8007654 <_printf_float+0x41c>
 8007652:	e64f      	b.n	80072f4 <_printf_float+0xbc>
 8007654:	0038      	movs	r0, r7
 8007656:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007658:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800765a:	9908      	ldr	r1, [sp, #32]
 800765c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800765e:	47b0      	blx	r6
 8007660:	3001      	adds	r0, #1
 8007662:	d100      	bne.n	8007666 <_printf_float+0x42e>
 8007664:	e646      	b.n	80072f4 <_printf_float+0xbc>
 8007666:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007668:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800766a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800766c:	2200      	movs	r2, #0
 800766e:	001e      	movs	r6, r3
 8007670:	2300      	movs	r3, #0
 8007672:	f7f8 fee9 	bl	8000448 <__aeabi_dcmpeq>
 8007676:	2800      	cmp	r0, #0
 8007678:	d11c      	bne.n	80076b4 <_printf_float+0x47c>
 800767a:	0033      	movs	r3, r6
 800767c:	1c6a      	adds	r2, r5, #1
 800767e:	3b01      	subs	r3, #1
 8007680:	0038      	movs	r0, r7
 8007682:	9908      	ldr	r1, [sp, #32]
 8007684:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007686:	47a8      	blx	r5
 8007688:	3001      	adds	r0, #1
 800768a:	d10f      	bne.n	80076ac <_printf_float+0x474>
 800768c:	e632      	b.n	80072f4 <_printf_float+0xbc>
 800768e:	0022      	movs	r2, r4
 8007690:	2301      	movs	r3, #1
 8007692:	0038      	movs	r0, r7
 8007694:	9908      	ldr	r1, [sp, #32]
 8007696:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007698:	321a      	adds	r2, #26
 800769a:	47b0      	blx	r6
 800769c:	3001      	adds	r0, #1
 800769e:	d100      	bne.n	80076a2 <_printf_float+0x46a>
 80076a0:	e628      	b.n	80072f4 <_printf_float+0xbc>
 80076a2:	3501      	adds	r5, #1
 80076a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076a6:	3b01      	subs	r3, #1
 80076a8:	42ab      	cmp	r3, r5
 80076aa:	dcf0      	bgt.n	800768e <_printf_float+0x456>
 80076ac:	0022      	movs	r2, r4
 80076ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076b0:	3250      	adds	r2, #80	; 0x50
 80076b2:	e6c8      	b.n	8007446 <_printf_float+0x20e>
 80076b4:	2500      	movs	r5, #0
 80076b6:	e7f5      	b.n	80076a4 <_printf_float+0x46c>
 80076b8:	002a      	movs	r2, r5
 80076ba:	e7e1      	b.n	8007680 <_printf_float+0x448>
 80076bc:	0022      	movs	r2, r4
 80076be:	2301      	movs	r3, #1
 80076c0:	0038      	movs	r0, r7
 80076c2:	9908      	ldr	r1, [sp, #32]
 80076c4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80076c6:	3219      	adds	r2, #25
 80076c8:	47b0      	blx	r6
 80076ca:	3001      	adds	r0, #1
 80076cc:	d100      	bne.n	80076d0 <_printf_float+0x498>
 80076ce:	e611      	b.n	80072f4 <_printf_float+0xbc>
 80076d0:	3501      	adds	r5, #1
 80076d2:	68e3      	ldr	r3, [r4, #12]
 80076d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076d6:	1a9b      	subs	r3, r3, r2
 80076d8:	42ab      	cmp	r3, r5
 80076da:	dcef      	bgt.n	80076bc <_printf_float+0x484>
 80076dc:	e6e8      	b.n	80074b0 <_printf_float+0x278>
 80076de:	2500      	movs	r5, #0
 80076e0:	e7f7      	b.n	80076d2 <_printf_float+0x49a>
 80076e2:	46c0      	nop			; (mov r8, r8)

080076e4 <_printf_common>:
 80076e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076e6:	0016      	movs	r6, r2
 80076e8:	9301      	str	r3, [sp, #4]
 80076ea:	688a      	ldr	r2, [r1, #8]
 80076ec:	690b      	ldr	r3, [r1, #16]
 80076ee:	000c      	movs	r4, r1
 80076f0:	9000      	str	r0, [sp, #0]
 80076f2:	4293      	cmp	r3, r2
 80076f4:	da00      	bge.n	80076f8 <_printf_common+0x14>
 80076f6:	0013      	movs	r3, r2
 80076f8:	0022      	movs	r2, r4
 80076fa:	6033      	str	r3, [r6, #0]
 80076fc:	3243      	adds	r2, #67	; 0x43
 80076fe:	7812      	ldrb	r2, [r2, #0]
 8007700:	2a00      	cmp	r2, #0
 8007702:	d001      	beq.n	8007708 <_printf_common+0x24>
 8007704:	3301      	adds	r3, #1
 8007706:	6033      	str	r3, [r6, #0]
 8007708:	6823      	ldr	r3, [r4, #0]
 800770a:	069b      	lsls	r3, r3, #26
 800770c:	d502      	bpl.n	8007714 <_printf_common+0x30>
 800770e:	6833      	ldr	r3, [r6, #0]
 8007710:	3302      	adds	r3, #2
 8007712:	6033      	str	r3, [r6, #0]
 8007714:	6822      	ldr	r2, [r4, #0]
 8007716:	2306      	movs	r3, #6
 8007718:	0015      	movs	r5, r2
 800771a:	401d      	ands	r5, r3
 800771c:	421a      	tst	r2, r3
 800771e:	d027      	beq.n	8007770 <_printf_common+0x8c>
 8007720:	0023      	movs	r3, r4
 8007722:	3343      	adds	r3, #67	; 0x43
 8007724:	781b      	ldrb	r3, [r3, #0]
 8007726:	1e5a      	subs	r2, r3, #1
 8007728:	4193      	sbcs	r3, r2
 800772a:	6822      	ldr	r2, [r4, #0]
 800772c:	0692      	lsls	r2, r2, #26
 800772e:	d430      	bmi.n	8007792 <_printf_common+0xae>
 8007730:	0022      	movs	r2, r4
 8007732:	9901      	ldr	r1, [sp, #4]
 8007734:	9800      	ldr	r0, [sp, #0]
 8007736:	9d08      	ldr	r5, [sp, #32]
 8007738:	3243      	adds	r2, #67	; 0x43
 800773a:	47a8      	blx	r5
 800773c:	3001      	adds	r0, #1
 800773e:	d025      	beq.n	800778c <_printf_common+0xa8>
 8007740:	2206      	movs	r2, #6
 8007742:	6823      	ldr	r3, [r4, #0]
 8007744:	2500      	movs	r5, #0
 8007746:	4013      	ands	r3, r2
 8007748:	2b04      	cmp	r3, #4
 800774a:	d105      	bne.n	8007758 <_printf_common+0x74>
 800774c:	6833      	ldr	r3, [r6, #0]
 800774e:	68e5      	ldr	r5, [r4, #12]
 8007750:	1aed      	subs	r5, r5, r3
 8007752:	43eb      	mvns	r3, r5
 8007754:	17db      	asrs	r3, r3, #31
 8007756:	401d      	ands	r5, r3
 8007758:	68a3      	ldr	r3, [r4, #8]
 800775a:	6922      	ldr	r2, [r4, #16]
 800775c:	4293      	cmp	r3, r2
 800775e:	dd01      	ble.n	8007764 <_printf_common+0x80>
 8007760:	1a9b      	subs	r3, r3, r2
 8007762:	18ed      	adds	r5, r5, r3
 8007764:	2600      	movs	r6, #0
 8007766:	42b5      	cmp	r5, r6
 8007768:	d120      	bne.n	80077ac <_printf_common+0xc8>
 800776a:	2000      	movs	r0, #0
 800776c:	e010      	b.n	8007790 <_printf_common+0xac>
 800776e:	3501      	adds	r5, #1
 8007770:	68e3      	ldr	r3, [r4, #12]
 8007772:	6832      	ldr	r2, [r6, #0]
 8007774:	1a9b      	subs	r3, r3, r2
 8007776:	42ab      	cmp	r3, r5
 8007778:	ddd2      	ble.n	8007720 <_printf_common+0x3c>
 800777a:	0022      	movs	r2, r4
 800777c:	2301      	movs	r3, #1
 800777e:	9901      	ldr	r1, [sp, #4]
 8007780:	9800      	ldr	r0, [sp, #0]
 8007782:	9f08      	ldr	r7, [sp, #32]
 8007784:	3219      	adds	r2, #25
 8007786:	47b8      	blx	r7
 8007788:	3001      	adds	r0, #1
 800778a:	d1f0      	bne.n	800776e <_printf_common+0x8a>
 800778c:	2001      	movs	r0, #1
 800778e:	4240      	negs	r0, r0
 8007790:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007792:	2030      	movs	r0, #48	; 0x30
 8007794:	18e1      	adds	r1, r4, r3
 8007796:	3143      	adds	r1, #67	; 0x43
 8007798:	7008      	strb	r0, [r1, #0]
 800779a:	0021      	movs	r1, r4
 800779c:	1c5a      	adds	r2, r3, #1
 800779e:	3145      	adds	r1, #69	; 0x45
 80077a0:	7809      	ldrb	r1, [r1, #0]
 80077a2:	18a2      	adds	r2, r4, r2
 80077a4:	3243      	adds	r2, #67	; 0x43
 80077a6:	3302      	adds	r3, #2
 80077a8:	7011      	strb	r1, [r2, #0]
 80077aa:	e7c1      	b.n	8007730 <_printf_common+0x4c>
 80077ac:	0022      	movs	r2, r4
 80077ae:	2301      	movs	r3, #1
 80077b0:	9901      	ldr	r1, [sp, #4]
 80077b2:	9800      	ldr	r0, [sp, #0]
 80077b4:	9f08      	ldr	r7, [sp, #32]
 80077b6:	321a      	adds	r2, #26
 80077b8:	47b8      	blx	r7
 80077ba:	3001      	adds	r0, #1
 80077bc:	d0e6      	beq.n	800778c <_printf_common+0xa8>
 80077be:	3601      	adds	r6, #1
 80077c0:	e7d1      	b.n	8007766 <_printf_common+0x82>
	...

080077c4 <_printf_i>:
 80077c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077c6:	b08b      	sub	sp, #44	; 0x2c
 80077c8:	9206      	str	r2, [sp, #24]
 80077ca:	000a      	movs	r2, r1
 80077cc:	3243      	adds	r2, #67	; 0x43
 80077ce:	9307      	str	r3, [sp, #28]
 80077d0:	9005      	str	r0, [sp, #20]
 80077d2:	9204      	str	r2, [sp, #16]
 80077d4:	7e0a      	ldrb	r2, [r1, #24]
 80077d6:	000c      	movs	r4, r1
 80077d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077da:	2a78      	cmp	r2, #120	; 0x78
 80077dc:	d809      	bhi.n	80077f2 <_printf_i+0x2e>
 80077de:	2a62      	cmp	r2, #98	; 0x62
 80077e0:	d80b      	bhi.n	80077fa <_printf_i+0x36>
 80077e2:	2a00      	cmp	r2, #0
 80077e4:	d100      	bne.n	80077e8 <_printf_i+0x24>
 80077e6:	e0be      	b.n	8007966 <_printf_i+0x1a2>
 80077e8:	497c      	ldr	r1, [pc, #496]	; (80079dc <_printf_i+0x218>)
 80077ea:	9103      	str	r1, [sp, #12]
 80077ec:	2a58      	cmp	r2, #88	; 0x58
 80077ee:	d100      	bne.n	80077f2 <_printf_i+0x2e>
 80077f0:	e093      	b.n	800791a <_printf_i+0x156>
 80077f2:	0026      	movs	r6, r4
 80077f4:	3642      	adds	r6, #66	; 0x42
 80077f6:	7032      	strb	r2, [r6, #0]
 80077f8:	e022      	b.n	8007840 <_printf_i+0x7c>
 80077fa:	0010      	movs	r0, r2
 80077fc:	3863      	subs	r0, #99	; 0x63
 80077fe:	2815      	cmp	r0, #21
 8007800:	d8f7      	bhi.n	80077f2 <_printf_i+0x2e>
 8007802:	f7f8 fc91 	bl	8000128 <__gnu_thumb1_case_shi>
 8007806:	0016      	.short	0x0016
 8007808:	fff6001f 	.word	0xfff6001f
 800780c:	fff6fff6 	.word	0xfff6fff6
 8007810:	001ffff6 	.word	0x001ffff6
 8007814:	fff6fff6 	.word	0xfff6fff6
 8007818:	fff6fff6 	.word	0xfff6fff6
 800781c:	003600a3 	.word	0x003600a3
 8007820:	fff60083 	.word	0xfff60083
 8007824:	00b4fff6 	.word	0x00b4fff6
 8007828:	0036fff6 	.word	0x0036fff6
 800782c:	fff6fff6 	.word	0xfff6fff6
 8007830:	0087      	.short	0x0087
 8007832:	0026      	movs	r6, r4
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	3642      	adds	r6, #66	; 0x42
 8007838:	1d11      	adds	r1, r2, #4
 800783a:	6019      	str	r1, [r3, #0]
 800783c:	6813      	ldr	r3, [r2, #0]
 800783e:	7033      	strb	r3, [r6, #0]
 8007840:	2301      	movs	r3, #1
 8007842:	e0a2      	b.n	800798a <_printf_i+0x1c6>
 8007844:	6818      	ldr	r0, [r3, #0]
 8007846:	6809      	ldr	r1, [r1, #0]
 8007848:	1d02      	adds	r2, r0, #4
 800784a:	060d      	lsls	r5, r1, #24
 800784c:	d50b      	bpl.n	8007866 <_printf_i+0xa2>
 800784e:	6805      	ldr	r5, [r0, #0]
 8007850:	601a      	str	r2, [r3, #0]
 8007852:	2d00      	cmp	r5, #0
 8007854:	da03      	bge.n	800785e <_printf_i+0x9a>
 8007856:	232d      	movs	r3, #45	; 0x2d
 8007858:	9a04      	ldr	r2, [sp, #16]
 800785a:	426d      	negs	r5, r5
 800785c:	7013      	strb	r3, [r2, #0]
 800785e:	4b5f      	ldr	r3, [pc, #380]	; (80079dc <_printf_i+0x218>)
 8007860:	270a      	movs	r7, #10
 8007862:	9303      	str	r3, [sp, #12]
 8007864:	e01b      	b.n	800789e <_printf_i+0xda>
 8007866:	6805      	ldr	r5, [r0, #0]
 8007868:	601a      	str	r2, [r3, #0]
 800786a:	0649      	lsls	r1, r1, #25
 800786c:	d5f1      	bpl.n	8007852 <_printf_i+0x8e>
 800786e:	b22d      	sxth	r5, r5
 8007870:	e7ef      	b.n	8007852 <_printf_i+0x8e>
 8007872:	680d      	ldr	r5, [r1, #0]
 8007874:	6819      	ldr	r1, [r3, #0]
 8007876:	1d08      	adds	r0, r1, #4
 8007878:	6018      	str	r0, [r3, #0]
 800787a:	062e      	lsls	r6, r5, #24
 800787c:	d501      	bpl.n	8007882 <_printf_i+0xbe>
 800787e:	680d      	ldr	r5, [r1, #0]
 8007880:	e003      	b.n	800788a <_printf_i+0xc6>
 8007882:	066d      	lsls	r5, r5, #25
 8007884:	d5fb      	bpl.n	800787e <_printf_i+0xba>
 8007886:	680d      	ldr	r5, [r1, #0]
 8007888:	b2ad      	uxth	r5, r5
 800788a:	4b54      	ldr	r3, [pc, #336]	; (80079dc <_printf_i+0x218>)
 800788c:	2708      	movs	r7, #8
 800788e:	9303      	str	r3, [sp, #12]
 8007890:	2a6f      	cmp	r2, #111	; 0x6f
 8007892:	d000      	beq.n	8007896 <_printf_i+0xd2>
 8007894:	3702      	adds	r7, #2
 8007896:	0023      	movs	r3, r4
 8007898:	2200      	movs	r2, #0
 800789a:	3343      	adds	r3, #67	; 0x43
 800789c:	701a      	strb	r2, [r3, #0]
 800789e:	6863      	ldr	r3, [r4, #4]
 80078a0:	60a3      	str	r3, [r4, #8]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	db03      	blt.n	80078ae <_printf_i+0xea>
 80078a6:	2104      	movs	r1, #4
 80078a8:	6822      	ldr	r2, [r4, #0]
 80078aa:	438a      	bics	r2, r1
 80078ac:	6022      	str	r2, [r4, #0]
 80078ae:	2d00      	cmp	r5, #0
 80078b0:	d102      	bne.n	80078b8 <_printf_i+0xf4>
 80078b2:	9e04      	ldr	r6, [sp, #16]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d00c      	beq.n	80078d2 <_printf_i+0x10e>
 80078b8:	9e04      	ldr	r6, [sp, #16]
 80078ba:	0028      	movs	r0, r5
 80078bc:	0039      	movs	r1, r7
 80078be:	f7f8 fcc3 	bl	8000248 <__aeabi_uidivmod>
 80078c2:	9b03      	ldr	r3, [sp, #12]
 80078c4:	3e01      	subs	r6, #1
 80078c6:	5c5b      	ldrb	r3, [r3, r1]
 80078c8:	7033      	strb	r3, [r6, #0]
 80078ca:	002b      	movs	r3, r5
 80078cc:	0005      	movs	r5, r0
 80078ce:	429f      	cmp	r7, r3
 80078d0:	d9f3      	bls.n	80078ba <_printf_i+0xf6>
 80078d2:	2f08      	cmp	r7, #8
 80078d4:	d109      	bne.n	80078ea <_printf_i+0x126>
 80078d6:	6823      	ldr	r3, [r4, #0]
 80078d8:	07db      	lsls	r3, r3, #31
 80078da:	d506      	bpl.n	80078ea <_printf_i+0x126>
 80078dc:	6862      	ldr	r2, [r4, #4]
 80078de:	6923      	ldr	r3, [r4, #16]
 80078e0:	429a      	cmp	r2, r3
 80078e2:	dc02      	bgt.n	80078ea <_printf_i+0x126>
 80078e4:	2330      	movs	r3, #48	; 0x30
 80078e6:	3e01      	subs	r6, #1
 80078e8:	7033      	strb	r3, [r6, #0]
 80078ea:	9b04      	ldr	r3, [sp, #16]
 80078ec:	1b9b      	subs	r3, r3, r6
 80078ee:	6123      	str	r3, [r4, #16]
 80078f0:	9b07      	ldr	r3, [sp, #28]
 80078f2:	0021      	movs	r1, r4
 80078f4:	9300      	str	r3, [sp, #0]
 80078f6:	9805      	ldr	r0, [sp, #20]
 80078f8:	9b06      	ldr	r3, [sp, #24]
 80078fa:	aa09      	add	r2, sp, #36	; 0x24
 80078fc:	f7ff fef2 	bl	80076e4 <_printf_common>
 8007900:	3001      	adds	r0, #1
 8007902:	d147      	bne.n	8007994 <_printf_i+0x1d0>
 8007904:	2001      	movs	r0, #1
 8007906:	4240      	negs	r0, r0
 8007908:	b00b      	add	sp, #44	; 0x2c
 800790a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800790c:	2220      	movs	r2, #32
 800790e:	6809      	ldr	r1, [r1, #0]
 8007910:	430a      	orrs	r2, r1
 8007912:	6022      	str	r2, [r4, #0]
 8007914:	2278      	movs	r2, #120	; 0x78
 8007916:	4932      	ldr	r1, [pc, #200]	; (80079e0 <_printf_i+0x21c>)
 8007918:	9103      	str	r1, [sp, #12]
 800791a:	0021      	movs	r1, r4
 800791c:	3145      	adds	r1, #69	; 0x45
 800791e:	700a      	strb	r2, [r1, #0]
 8007920:	6819      	ldr	r1, [r3, #0]
 8007922:	6822      	ldr	r2, [r4, #0]
 8007924:	c920      	ldmia	r1!, {r5}
 8007926:	0610      	lsls	r0, r2, #24
 8007928:	d402      	bmi.n	8007930 <_printf_i+0x16c>
 800792a:	0650      	lsls	r0, r2, #25
 800792c:	d500      	bpl.n	8007930 <_printf_i+0x16c>
 800792e:	b2ad      	uxth	r5, r5
 8007930:	6019      	str	r1, [r3, #0]
 8007932:	07d3      	lsls	r3, r2, #31
 8007934:	d502      	bpl.n	800793c <_printf_i+0x178>
 8007936:	2320      	movs	r3, #32
 8007938:	4313      	orrs	r3, r2
 800793a:	6023      	str	r3, [r4, #0]
 800793c:	2710      	movs	r7, #16
 800793e:	2d00      	cmp	r5, #0
 8007940:	d1a9      	bne.n	8007896 <_printf_i+0xd2>
 8007942:	2220      	movs	r2, #32
 8007944:	6823      	ldr	r3, [r4, #0]
 8007946:	4393      	bics	r3, r2
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	e7a4      	b.n	8007896 <_printf_i+0xd2>
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	680d      	ldr	r5, [r1, #0]
 8007950:	1d10      	adds	r0, r2, #4
 8007952:	6949      	ldr	r1, [r1, #20]
 8007954:	6018      	str	r0, [r3, #0]
 8007956:	6813      	ldr	r3, [r2, #0]
 8007958:	062e      	lsls	r6, r5, #24
 800795a:	d501      	bpl.n	8007960 <_printf_i+0x19c>
 800795c:	6019      	str	r1, [r3, #0]
 800795e:	e002      	b.n	8007966 <_printf_i+0x1a2>
 8007960:	066d      	lsls	r5, r5, #25
 8007962:	d5fb      	bpl.n	800795c <_printf_i+0x198>
 8007964:	8019      	strh	r1, [r3, #0]
 8007966:	2300      	movs	r3, #0
 8007968:	9e04      	ldr	r6, [sp, #16]
 800796a:	6123      	str	r3, [r4, #16]
 800796c:	e7c0      	b.n	80078f0 <_printf_i+0x12c>
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	1d11      	adds	r1, r2, #4
 8007972:	6019      	str	r1, [r3, #0]
 8007974:	6816      	ldr	r6, [r2, #0]
 8007976:	2100      	movs	r1, #0
 8007978:	0030      	movs	r0, r6
 800797a:	6862      	ldr	r2, [r4, #4]
 800797c:	f000 fc3f 	bl	80081fe <memchr>
 8007980:	2800      	cmp	r0, #0
 8007982:	d001      	beq.n	8007988 <_printf_i+0x1c4>
 8007984:	1b80      	subs	r0, r0, r6
 8007986:	6060      	str	r0, [r4, #4]
 8007988:	6863      	ldr	r3, [r4, #4]
 800798a:	6123      	str	r3, [r4, #16]
 800798c:	2300      	movs	r3, #0
 800798e:	9a04      	ldr	r2, [sp, #16]
 8007990:	7013      	strb	r3, [r2, #0]
 8007992:	e7ad      	b.n	80078f0 <_printf_i+0x12c>
 8007994:	0032      	movs	r2, r6
 8007996:	6923      	ldr	r3, [r4, #16]
 8007998:	9906      	ldr	r1, [sp, #24]
 800799a:	9805      	ldr	r0, [sp, #20]
 800799c:	9d07      	ldr	r5, [sp, #28]
 800799e:	47a8      	blx	r5
 80079a0:	3001      	adds	r0, #1
 80079a2:	d0af      	beq.n	8007904 <_printf_i+0x140>
 80079a4:	6823      	ldr	r3, [r4, #0]
 80079a6:	079b      	lsls	r3, r3, #30
 80079a8:	d415      	bmi.n	80079d6 <_printf_i+0x212>
 80079aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ac:	68e0      	ldr	r0, [r4, #12]
 80079ae:	4298      	cmp	r0, r3
 80079b0:	daaa      	bge.n	8007908 <_printf_i+0x144>
 80079b2:	0018      	movs	r0, r3
 80079b4:	e7a8      	b.n	8007908 <_printf_i+0x144>
 80079b6:	0022      	movs	r2, r4
 80079b8:	2301      	movs	r3, #1
 80079ba:	9906      	ldr	r1, [sp, #24]
 80079bc:	9805      	ldr	r0, [sp, #20]
 80079be:	9e07      	ldr	r6, [sp, #28]
 80079c0:	3219      	adds	r2, #25
 80079c2:	47b0      	blx	r6
 80079c4:	3001      	adds	r0, #1
 80079c6:	d09d      	beq.n	8007904 <_printf_i+0x140>
 80079c8:	3501      	adds	r5, #1
 80079ca:	68e3      	ldr	r3, [r4, #12]
 80079cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079ce:	1a9b      	subs	r3, r3, r2
 80079d0:	42ab      	cmp	r3, r5
 80079d2:	dcf0      	bgt.n	80079b6 <_printf_i+0x1f2>
 80079d4:	e7e9      	b.n	80079aa <_printf_i+0x1e6>
 80079d6:	2500      	movs	r5, #0
 80079d8:	e7f7      	b.n	80079ca <_printf_i+0x206>
 80079da:	46c0      	nop			; (mov r8, r8)
 80079dc:	0800ae3b 	.word	0x0800ae3b
 80079e0:	0800ae4c 	.word	0x0800ae4c

080079e4 <_scanf_float>:
 80079e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079e6:	b08b      	sub	sp, #44	; 0x2c
 80079e8:	0016      	movs	r6, r2
 80079ea:	9002      	str	r0, [sp, #8]
 80079ec:	22ae      	movs	r2, #174	; 0xae
 80079ee:	2000      	movs	r0, #0
 80079f0:	9307      	str	r3, [sp, #28]
 80079f2:	688b      	ldr	r3, [r1, #8]
 80079f4:	000f      	movs	r7, r1
 80079f6:	1e59      	subs	r1, r3, #1
 80079f8:	0052      	lsls	r2, r2, #1
 80079fa:	9006      	str	r0, [sp, #24]
 80079fc:	4291      	cmp	r1, r2
 80079fe:	d905      	bls.n	8007a0c <_scanf_float+0x28>
 8007a00:	3b5e      	subs	r3, #94	; 0x5e
 8007a02:	3bff      	subs	r3, #255	; 0xff
 8007a04:	9306      	str	r3, [sp, #24]
 8007a06:	235e      	movs	r3, #94	; 0x5e
 8007a08:	33ff      	adds	r3, #255	; 0xff
 8007a0a:	60bb      	str	r3, [r7, #8]
 8007a0c:	23f0      	movs	r3, #240	; 0xf0
 8007a0e:	683a      	ldr	r2, [r7, #0]
 8007a10:	00db      	lsls	r3, r3, #3
 8007a12:	4313      	orrs	r3, r2
 8007a14:	603b      	str	r3, [r7, #0]
 8007a16:	003b      	movs	r3, r7
 8007a18:	2400      	movs	r4, #0
 8007a1a:	331c      	adds	r3, #28
 8007a1c:	001d      	movs	r5, r3
 8007a1e:	9304      	str	r3, [sp, #16]
 8007a20:	9403      	str	r4, [sp, #12]
 8007a22:	9409      	str	r4, [sp, #36]	; 0x24
 8007a24:	9408      	str	r4, [sp, #32]
 8007a26:	9401      	str	r4, [sp, #4]
 8007a28:	9405      	str	r4, [sp, #20]
 8007a2a:	68ba      	ldr	r2, [r7, #8]
 8007a2c:	2a00      	cmp	r2, #0
 8007a2e:	d00a      	beq.n	8007a46 <_scanf_float+0x62>
 8007a30:	6833      	ldr	r3, [r6, #0]
 8007a32:	781b      	ldrb	r3, [r3, #0]
 8007a34:	2b4e      	cmp	r3, #78	; 0x4e
 8007a36:	d844      	bhi.n	8007ac2 <_scanf_float+0xde>
 8007a38:	0018      	movs	r0, r3
 8007a3a:	2b40      	cmp	r3, #64	; 0x40
 8007a3c:	d82c      	bhi.n	8007a98 <_scanf_float+0xb4>
 8007a3e:	382b      	subs	r0, #43	; 0x2b
 8007a40:	b2c1      	uxtb	r1, r0
 8007a42:	290e      	cmp	r1, #14
 8007a44:	d92a      	bls.n	8007a9c <_scanf_float+0xb8>
 8007a46:	9b01      	ldr	r3, [sp, #4]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d003      	beq.n	8007a54 <_scanf_float+0x70>
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	4aa3      	ldr	r2, [pc, #652]	; (8007cdc <_scanf_float+0x2f8>)
 8007a50:	4013      	ands	r3, r2
 8007a52:	603b      	str	r3, [r7, #0]
 8007a54:	9b03      	ldr	r3, [sp, #12]
 8007a56:	3b01      	subs	r3, #1
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	d900      	bls.n	8007a5e <_scanf_float+0x7a>
 8007a5c:	e0f9      	b.n	8007c52 <_scanf_float+0x26e>
 8007a5e:	24be      	movs	r4, #190	; 0xbe
 8007a60:	0064      	lsls	r4, r4, #1
 8007a62:	9b04      	ldr	r3, [sp, #16]
 8007a64:	429d      	cmp	r5, r3
 8007a66:	d900      	bls.n	8007a6a <_scanf_float+0x86>
 8007a68:	e0e9      	b.n	8007c3e <_scanf_float+0x25a>
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	9303      	str	r3, [sp, #12]
 8007a6e:	e183      	b.n	8007d78 <_scanf_float+0x394>
 8007a70:	0018      	movs	r0, r3
 8007a72:	3861      	subs	r0, #97	; 0x61
 8007a74:	280d      	cmp	r0, #13
 8007a76:	d8e6      	bhi.n	8007a46 <_scanf_float+0x62>
 8007a78:	f7f8 fb56 	bl	8000128 <__gnu_thumb1_case_shi>
 8007a7c:	ffe50083 	.word	0xffe50083
 8007a80:	ffe5ffe5 	.word	0xffe5ffe5
 8007a84:	00a200b6 	.word	0x00a200b6
 8007a88:	ffe5ffe5 	.word	0xffe5ffe5
 8007a8c:	ffe50089 	.word	0xffe50089
 8007a90:	ffe5ffe5 	.word	0xffe5ffe5
 8007a94:	0065ffe5 	.word	0x0065ffe5
 8007a98:	3841      	subs	r0, #65	; 0x41
 8007a9a:	e7eb      	b.n	8007a74 <_scanf_float+0x90>
 8007a9c:	280e      	cmp	r0, #14
 8007a9e:	d8d2      	bhi.n	8007a46 <_scanf_float+0x62>
 8007aa0:	f7f8 fb42 	bl	8000128 <__gnu_thumb1_case_shi>
 8007aa4:	ffd1004b 	.word	0xffd1004b
 8007aa8:	0098004b 	.word	0x0098004b
 8007aac:	0020ffd1 	.word	0x0020ffd1
 8007ab0:	00400040 	.word	0x00400040
 8007ab4:	00400040 	.word	0x00400040
 8007ab8:	00400040 	.word	0x00400040
 8007abc:	00400040 	.word	0x00400040
 8007ac0:	0040      	.short	0x0040
 8007ac2:	2b6e      	cmp	r3, #110	; 0x6e
 8007ac4:	d809      	bhi.n	8007ada <_scanf_float+0xf6>
 8007ac6:	2b60      	cmp	r3, #96	; 0x60
 8007ac8:	d8d2      	bhi.n	8007a70 <_scanf_float+0x8c>
 8007aca:	2b54      	cmp	r3, #84	; 0x54
 8007acc:	d07d      	beq.n	8007bca <_scanf_float+0x1e6>
 8007ace:	2b59      	cmp	r3, #89	; 0x59
 8007ad0:	d1b9      	bne.n	8007a46 <_scanf_float+0x62>
 8007ad2:	2c07      	cmp	r4, #7
 8007ad4:	d1b7      	bne.n	8007a46 <_scanf_float+0x62>
 8007ad6:	2408      	movs	r4, #8
 8007ad8:	e02c      	b.n	8007b34 <_scanf_float+0x150>
 8007ada:	2b74      	cmp	r3, #116	; 0x74
 8007adc:	d075      	beq.n	8007bca <_scanf_float+0x1e6>
 8007ade:	2b79      	cmp	r3, #121	; 0x79
 8007ae0:	d0f7      	beq.n	8007ad2 <_scanf_float+0xee>
 8007ae2:	e7b0      	b.n	8007a46 <_scanf_float+0x62>
 8007ae4:	6839      	ldr	r1, [r7, #0]
 8007ae6:	05c8      	lsls	r0, r1, #23
 8007ae8:	d51c      	bpl.n	8007b24 <_scanf_float+0x140>
 8007aea:	2380      	movs	r3, #128	; 0x80
 8007aec:	4399      	bics	r1, r3
 8007aee:	9b01      	ldr	r3, [sp, #4]
 8007af0:	6039      	str	r1, [r7, #0]
 8007af2:	3301      	adds	r3, #1
 8007af4:	9301      	str	r3, [sp, #4]
 8007af6:	9b06      	ldr	r3, [sp, #24]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d003      	beq.n	8007b04 <_scanf_float+0x120>
 8007afc:	3b01      	subs	r3, #1
 8007afe:	3201      	adds	r2, #1
 8007b00:	9306      	str	r3, [sp, #24]
 8007b02:	60ba      	str	r2, [r7, #8]
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	3b01      	subs	r3, #1
 8007b08:	60bb      	str	r3, [r7, #8]
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	3301      	adds	r3, #1
 8007b0e:	613b      	str	r3, [r7, #16]
 8007b10:	6873      	ldr	r3, [r6, #4]
 8007b12:	3b01      	subs	r3, #1
 8007b14:	6073      	str	r3, [r6, #4]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	dc00      	bgt.n	8007b1c <_scanf_float+0x138>
 8007b1a:	e086      	b.n	8007c2a <_scanf_float+0x246>
 8007b1c:	6833      	ldr	r3, [r6, #0]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	6033      	str	r3, [r6, #0]
 8007b22:	e782      	b.n	8007a2a <_scanf_float+0x46>
 8007b24:	9a03      	ldr	r2, [sp, #12]
 8007b26:	1912      	adds	r2, r2, r4
 8007b28:	2a00      	cmp	r2, #0
 8007b2a:	d18c      	bne.n	8007a46 <_scanf_float+0x62>
 8007b2c:	683a      	ldr	r2, [r7, #0]
 8007b2e:	496c      	ldr	r1, [pc, #432]	; (8007ce0 <_scanf_float+0x2fc>)
 8007b30:	400a      	ands	r2, r1
 8007b32:	603a      	str	r2, [r7, #0]
 8007b34:	702b      	strb	r3, [r5, #0]
 8007b36:	3501      	adds	r5, #1
 8007b38:	e7e4      	b.n	8007b04 <_scanf_float+0x120>
 8007b3a:	2180      	movs	r1, #128	; 0x80
 8007b3c:	683a      	ldr	r2, [r7, #0]
 8007b3e:	420a      	tst	r2, r1
 8007b40:	d081      	beq.n	8007a46 <_scanf_float+0x62>
 8007b42:	438a      	bics	r2, r1
 8007b44:	e7f5      	b.n	8007b32 <_scanf_float+0x14e>
 8007b46:	9a03      	ldr	r2, [sp, #12]
 8007b48:	2a00      	cmp	r2, #0
 8007b4a:	d10f      	bne.n	8007b6c <_scanf_float+0x188>
 8007b4c:	9a01      	ldr	r2, [sp, #4]
 8007b4e:	2a00      	cmp	r2, #0
 8007b50:	d10f      	bne.n	8007b72 <_scanf_float+0x18e>
 8007b52:	683a      	ldr	r2, [r7, #0]
 8007b54:	21e0      	movs	r1, #224	; 0xe0
 8007b56:	0010      	movs	r0, r2
 8007b58:	00c9      	lsls	r1, r1, #3
 8007b5a:	4008      	ands	r0, r1
 8007b5c:	4288      	cmp	r0, r1
 8007b5e:	d108      	bne.n	8007b72 <_scanf_float+0x18e>
 8007b60:	4960      	ldr	r1, [pc, #384]	; (8007ce4 <_scanf_float+0x300>)
 8007b62:	400a      	ands	r2, r1
 8007b64:	603a      	str	r2, [r7, #0]
 8007b66:	2201      	movs	r2, #1
 8007b68:	9203      	str	r2, [sp, #12]
 8007b6a:	e7e3      	b.n	8007b34 <_scanf_float+0x150>
 8007b6c:	9a03      	ldr	r2, [sp, #12]
 8007b6e:	2a02      	cmp	r2, #2
 8007b70:	d059      	beq.n	8007c26 <_scanf_float+0x242>
 8007b72:	2c01      	cmp	r4, #1
 8007b74:	d002      	beq.n	8007b7c <_scanf_float+0x198>
 8007b76:	2c04      	cmp	r4, #4
 8007b78:	d000      	beq.n	8007b7c <_scanf_float+0x198>
 8007b7a:	e764      	b.n	8007a46 <_scanf_float+0x62>
 8007b7c:	3401      	adds	r4, #1
 8007b7e:	b2e4      	uxtb	r4, r4
 8007b80:	e7d8      	b.n	8007b34 <_scanf_float+0x150>
 8007b82:	9a03      	ldr	r2, [sp, #12]
 8007b84:	2a01      	cmp	r2, #1
 8007b86:	d000      	beq.n	8007b8a <_scanf_float+0x1a6>
 8007b88:	e75d      	b.n	8007a46 <_scanf_float+0x62>
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	e7ec      	b.n	8007b68 <_scanf_float+0x184>
 8007b8e:	2c00      	cmp	r4, #0
 8007b90:	d110      	bne.n	8007bb4 <_scanf_float+0x1d0>
 8007b92:	9a01      	ldr	r2, [sp, #4]
 8007b94:	2a00      	cmp	r2, #0
 8007b96:	d000      	beq.n	8007b9a <_scanf_float+0x1b6>
 8007b98:	e758      	b.n	8007a4c <_scanf_float+0x68>
 8007b9a:	683a      	ldr	r2, [r7, #0]
 8007b9c:	21e0      	movs	r1, #224	; 0xe0
 8007b9e:	0010      	movs	r0, r2
 8007ba0:	00c9      	lsls	r1, r1, #3
 8007ba2:	4008      	ands	r0, r1
 8007ba4:	4288      	cmp	r0, r1
 8007ba6:	d000      	beq.n	8007baa <_scanf_float+0x1c6>
 8007ba8:	e754      	b.n	8007a54 <_scanf_float+0x70>
 8007baa:	494e      	ldr	r1, [pc, #312]	; (8007ce4 <_scanf_float+0x300>)
 8007bac:	3401      	adds	r4, #1
 8007bae:	400a      	ands	r2, r1
 8007bb0:	603a      	str	r2, [r7, #0]
 8007bb2:	e7bf      	b.n	8007b34 <_scanf_float+0x150>
 8007bb4:	21fd      	movs	r1, #253	; 0xfd
 8007bb6:	1ee2      	subs	r2, r4, #3
 8007bb8:	420a      	tst	r2, r1
 8007bba:	d000      	beq.n	8007bbe <_scanf_float+0x1da>
 8007bbc:	e743      	b.n	8007a46 <_scanf_float+0x62>
 8007bbe:	e7dd      	b.n	8007b7c <_scanf_float+0x198>
 8007bc0:	2c02      	cmp	r4, #2
 8007bc2:	d000      	beq.n	8007bc6 <_scanf_float+0x1e2>
 8007bc4:	e73f      	b.n	8007a46 <_scanf_float+0x62>
 8007bc6:	2403      	movs	r4, #3
 8007bc8:	e7b4      	b.n	8007b34 <_scanf_float+0x150>
 8007bca:	2c06      	cmp	r4, #6
 8007bcc:	d000      	beq.n	8007bd0 <_scanf_float+0x1ec>
 8007bce:	e73a      	b.n	8007a46 <_scanf_float+0x62>
 8007bd0:	2407      	movs	r4, #7
 8007bd2:	e7af      	b.n	8007b34 <_scanf_float+0x150>
 8007bd4:	683a      	ldr	r2, [r7, #0]
 8007bd6:	0591      	lsls	r1, r2, #22
 8007bd8:	d400      	bmi.n	8007bdc <_scanf_float+0x1f8>
 8007bda:	e734      	b.n	8007a46 <_scanf_float+0x62>
 8007bdc:	4942      	ldr	r1, [pc, #264]	; (8007ce8 <_scanf_float+0x304>)
 8007bde:	400a      	ands	r2, r1
 8007be0:	603a      	str	r2, [r7, #0]
 8007be2:	9a01      	ldr	r2, [sp, #4]
 8007be4:	9205      	str	r2, [sp, #20]
 8007be6:	e7a5      	b.n	8007b34 <_scanf_float+0x150>
 8007be8:	21a0      	movs	r1, #160	; 0xa0
 8007bea:	2080      	movs	r0, #128	; 0x80
 8007bec:	683a      	ldr	r2, [r7, #0]
 8007bee:	00c9      	lsls	r1, r1, #3
 8007bf0:	4011      	ands	r1, r2
 8007bf2:	00c0      	lsls	r0, r0, #3
 8007bf4:	4281      	cmp	r1, r0
 8007bf6:	d006      	beq.n	8007c06 <_scanf_float+0x222>
 8007bf8:	4202      	tst	r2, r0
 8007bfa:	d100      	bne.n	8007bfe <_scanf_float+0x21a>
 8007bfc:	e723      	b.n	8007a46 <_scanf_float+0x62>
 8007bfe:	9901      	ldr	r1, [sp, #4]
 8007c00:	2900      	cmp	r1, #0
 8007c02:	d100      	bne.n	8007c06 <_scanf_float+0x222>
 8007c04:	e726      	b.n	8007a54 <_scanf_float+0x70>
 8007c06:	0591      	lsls	r1, r2, #22
 8007c08:	d404      	bmi.n	8007c14 <_scanf_float+0x230>
 8007c0a:	9901      	ldr	r1, [sp, #4]
 8007c0c:	9805      	ldr	r0, [sp, #20]
 8007c0e:	9509      	str	r5, [sp, #36]	; 0x24
 8007c10:	1a09      	subs	r1, r1, r0
 8007c12:	9108      	str	r1, [sp, #32]
 8007c14:	4933      	ldr	r1, [pc, #204]	; (8007ce4 <_scanf_float+0x300>)
 8007c16:	400a      	ands	r2, r1
 8007c18:	21c0      	movs	r1, #192	; 0xc0
 8007c1a:	0049      	lsls	r1, r1, #1
 8007c1c:	430a      	orrs	r2, r1
 8007c1e:	603a      	str	r2, [r7, #0]
 8007c20:	2200      	movs	r2, #0
 8007c22:	9201      	str	r2, [sp, #4]
 8007c24:	e786      	b.n	8007b34 <_scanf_float+0x150>
 8007c26:	2203      	movs	r2, #3
 8007c28:	e79e      	b.n	8007b68 <_scanf_float+0x184>
 8007c2a:	23c0      	movs	r3, #192	; 0xc0
 8007c2c:	005b      	lsls	r3, r3, #1
 8007c2e:	0031      	movs	r1, r6
 8007c30:	58fb      	ldr	r3, [r7, r3]
 8007c32:	9802      	ldr	r0, [sp, #8]
 8007c34:	4798      	blx	r3
 8007c36:	2800      	cmp	r0, #0
 8007c38:	d100      	bne.n	8007c3c <_scanf_float+0x258>
 8007c3a:	e6f6      	b.n	8007a2a <_scanf_float+0x46>
 8007c3c:	e703      	b.n	8007a46 <_scanf_float+0x62>
 8007c3e:	3d01      	subs	r5, #1
 8007c40:	593b      	ldr	r3, [r7, r4]
 8007c42:	0032      	movs	r2, r6
 8007c44:	7829      	ldrb	r1, [r5, #0]
 8007c46:	9802      	ldr	r0, [sp, #8]
 8007c48:	4798      	blx	r3
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	613b      	str	r3, [r7, #16]
 8007c50:	e707      	b.n	8007a62 <_scanf_float+0x7e>
 8007c52:	1e63      	subs	r3, r4, #1
 8007c54:	2b06      	cmp	r3, #6
 8007c56:	d80e      	bhi.n	8007c76 <_scanf_float+0x292>
 8007c58:	9503      	str	r5, [sp, #12]
 8007c5a:	2c02      	cmp	r4, #2
 8007c5c:	d920      	bls.n	8007ca0 <_scanf_float+0x2bc>
 8007c5e:	1b63      	subs	r3, r4, r5
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	9306      	str	r3, [sp, #24]
 8007c64:	9b03      	ldr	r3, [sp, #12]
 8007c66:	9a06      	ldr	r2, [sp, #24]
 8007c68:	189b      	adds	r3, r3, r2
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	2b03      	cmp	r3, #3
 8007c6e:	d827      	bhi.n	8007cc0 <_scanf_float+0x2dc>
 8007c70:	3c03      	subs	r4, #3
 8007c72:	b2e4      	uxtb	r4, r4
 8007c74:	1b2d      	subs	r5, r5, r4
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	05da      	lsls	r2, r3, #23
 8007c7a:	d552      	bpl.n	8007d22 <_scanf_float+0x33e>
 8007c7c:	055b      	lsls	r3, r3, #21
 8007c7e:	d535      	bpl.n	8007cec <_scanf_float+0x308>
 8007c80:	24be      	movs	r4, #190	; 0xbe
 8007c82:	0064      	lsls	r4, r4, #1
 8007c84:	9b04      	ldr	r3, [sp, #16]
 8007c86:	429d      	cmp	r5, r3
 8007c88:	d800      	bhi.n	8007c8c <_scanf_float+0x2a8>
 8007c8a:	e6ee      	b.n	8007a6a <_scanf_float+0x86>
 8007c8c:	3d01      	subs	r5, #1
 8007c8e:	593b      	ldr	r3, [r7, r4]
 8007c90:	0032      	movs	r2, r6
 8007c92:	7829      	ldrb	r1, [r5, #0]
 8007c94:	9802      	ldr	r0, [sp, #8]
 8007c96:	4798      	blx	r3
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	613b      	str	r3, [r7, #16]
 8007c9e:	e7f1      	b.n	8007c84 <_scanf_float+0x2a0>
 8007ca0:	24be      	movs	r4, #190	; 0xbe
 8007ca2:	0064      	lsls	r4, r4, #1
 8007ca4:	9b04      	ldr	r3, [sp, #16]
 8007ca6:	429d      	cmp	r5, r3
 8007ca8:	d800      	bhi.n	8007cac <_scanf_float+0x2c8>
 8007caa:	e6de      	b.n	8007a6a <_scanf_float+0x86>
 8007cac:	3d01      	subs	r5, #1
 8007cae:	593b      	ldr	r3, [r7, r4]
 8007cb0:	0032      	movs	r2, r6
 8007cb2:	7829      	ldrb	r1, [r5, #0]
 8007cb4:	9802      	ldr	r0, [sp, #8]
 8007cb6:	4798      	blx	r3
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	3b01      	subs	r3, #1
 8007cbc:	613b      	str	r3, [r7, #16]
 8007cbe:	e7f1      	b.n	8007ca4 <_scanf_float+0x2c0>
 8007cc0:	9b03      	ldr	r3, [sp, #12]
 8007cc2:	0032      	movs	r2, r6
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	7819      	ldrb	r1, [r3, #0]
 8007cc8:	9303      	str	r3, [sp, #12]
 8007cca:	23be      	movs	r3, #190	; 0xbe
 8007ccc:	005b      	lsls	r3, r3, #1
 8007cce:	58fb      	ldr	r3, [r7, r3]
 8007cd0:	9802      	ldr	r0, [sp, #8]
 8007cd2:	4798      	blx	r3
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	3b01      	subs	r3, #1
 8007cd8:	613b      	str	r3, [r7, #16]
 8007cda:	e7c3      	b.n	8007c64 <_scanf_float+0x280>
 8007cdc:	fffffeff 	.word	0xfffffeff
 8007ce0:	fffffe7f 	.word	0xfffffe7f
 8007ce4:	fffff87f 	.word	0xfffff87f
 8007ce8:	fffffd7f 	.word	0xfffffd7f
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	1e6c      	subs	r4, r5, #1
 8007cf0:	7821      	ldrb	r1, [r4, #0]
 8007cf2:	3b01      	subs	r3, #1
 8007cf4:	613b      	str	r3, [r7, #16]
 8007cf6:	2965      	cmp	r1, #101	; 0x65
 8007cf8:	d00c      	beq.n	8007d14 <_scanf_float+0x330>
 8007cfa:	2945      	cmp	r1, #69	; 0x45
 8007cfc:	d00a      	beq.n	8007d14 <_scanf_float+0x330>
 8007cfe:	23be      	movs	r3, #190	; 0xbe
 8007d00:	005b      	lsls	r3, r3, #1
 8007d02:	58fb      	ldr	r3, [r7, r3]
 8007d04:	0032      	movs	r2, r6
 8007d06:	9802      	ldr	r0, [sp, #8]
 8007d08:	4798      	blx	r3
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	1eac      	subs	r4, r5, #2
 8007d0e:	3b01      	subs	r3, #1
 8007d10:	7821      	ldrb	r1, [r4, #0]
 8007d12:	613b      	str	r3, [r7, #16]
 8007d14:	23be      	movs	r3, #190	; 0xbe
 8007d16:	005b      	lsls	r3, r3, #1
 8007d18:	0032      	movs	r2, r6
 8007d1a:	58fb      	ldr	r3, [r7, r3]
 8007d1c:	9802      	ldr	r0, [sp, #8]
 8007d1e:	4798      	blx	r3
 8007d20:	0025      	movs	r5, r4
 8007d22:	683a      	ldr	r2, [r7, #0]
 8007d24:	2310      	movs	r3, #16
 8007d26:	0011      	movs	r1, r2
 8007d28:	4019      	ands	r1, r3
 8007d2a:	9103      	str	r1, [sp, #12]
 8007d2c:	421a      	tst	r2, r3
 8007d2e:	d15b      	bne.n	8007de8 <_scanf_float+0x404>
 8007d30:	22c0      	movs	r2, #192	; 0xc0
 8007d32:	7029      	strb	r1, [r5, #0]
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	00d2      	lsls	r2, r2, #3
 8007d38:	4013      	ands	r3, r2
 8007d3a:	2280      	movs	r2, #128	; 0x80
 8007d3c:	00d2      	lsls	r2, r2, #3
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d11d      	bne.n	8007d7e <_scanf_float+0x39a>
 8007d42:	9b05      	ldr	r3, [sp, #20]
 8007d44:	9a01      	ldr	r2, [sp, #4]
 8007d46:	9901      	ldr	r1, [sp, #4]
 8007d48:	1a9a      	subs	r2, r3, r2
 8007d4a:	428b      	cmp	r3, r1
 8007d4c:	d124      	bne.n	8007d98 <_scanf_float+0x3b4>
 8007d4e:	2200      	movs	r2, #0
 8007d50:	9904      	ldr	r1, [sp, #16]
 8007d52:	9802      	ldr	r0, [sp, #8]
 8007d54:	f7ff f91c 	bl	8006f90 <_strtod_r>
 8007d58:	9b07      	ldr	r3, [sp, #28]
 8007d5a:	683a      	ldr	r2, [r7, #0]
 8007d5c:	0004      	movs	r4, r0
 8007d5e:	000d      	movs	r5, r1
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	0791      	lsls	r1, r2, #30
 8007d64:	d525      	bpl.n	8007db2 <_scanf_float+0x3ce>
 8007d66:	9907      	ldr	r1, [sp, #28]
 8007d68:	1d1a      	adds	r2, r3, #4
 8007d6a:	600a      	str	r2, [r1, #0]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	601c      	str	r4, [r3, #0]
 8007d70:	605d      	str	r5, [r3, #4]
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	3301      	adds	r3, #1
 8007d76:	60fb      	str	r3, [r7, #12]
 8007d78:	9803      	ldr	r0, [sp, #12]
 8007d7a:	b00b      	add	sp, #44	; 0x2c
 8007d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d7e:	9b08      	ldr	r3, [sp, #32]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d0e4      	beq.n	8007d4e <_scanf_float+0x36a>
 8007d84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d86:	9a03      	ldr	r2, [sp, #12]
 8007d88:	1c59      	adds	r1, r3, #1
 8007d8a:	9802      	ldr	r0, [sp, #8]
 8007d8c:	230a      	movs	r3, #10
 8007d8e:	f7ff f99b 	bl	80070c8 <_strtol_r>
 8007d92:	9b08      	ldr	r3, [sp, #32]
 8007d94:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007d96:	1ac2      	subs	r2, r0, r3
 8007d98:	003b      	movs	r3, r7
 8007d9a:	3370      	adds	r3, #112	; 0x70
 8007d9c:	33ff      	adds	r3, #255	; 0xff
 8007d9e:	429d      	cmp	r5, r3
 8007da0:	d302      	bcc.n	8007da8 <_scanf_float+0x3c4>
 8007da2:	003d      	movs	r5, r7
 8007da4:	356f      	adds	r5, #111	; 0x6f
 8007da6:	35ff      	adds	r5, #255	; 0xff
 8007da8:	0028      	movs	r0, r5
 8007daa:	4910      	ldr	r1, [pc, #64]	; (8007dec <_scanf_float+0x408>)
 8007dac:	f000 f8e6 	bl	8007f7c <siprintf>
 8007db0:	e7cd      	b.n	8007d4e <_scanf_float+0x36a>
 8007db2:	1d19      	adds	r1, r3, #4
 8007db4:	0752      	lsls	r2, r2, #29
 8007db6:	d502      	bpl.n	8007dbe <_scanf_float+0x3da>
 8007db8:	9a07      	ldr	r2, [sp, #28]
 8007dba:	6011      	str	r1, [r2, #0]
 8007dbc:	e7d6      	b.n	8007d6c <_scanf_float+0x388>
 8007dbe:	9a07      	ldr	r2, [sp, #28]
 8007dc0:	0020      	movs	r0, r4
 8007dc2:	6011      	str	r1, [r2, #0]
 8007dc4:	681e      	ldr	r6, [r3, #0]
 8007dc6:	0022      	movs	r2, r4
 8007dc8:	002b      	movs	r3, r5
 8007dca:	0029      	movs	r1, r5
 8007dcc:	f7fa fa64 	bl	8002298 <__aeabi_dcmpun>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	d004      	beq.n	8007dde <_scanf_float+0x3fa>
 8007dd4:	4806      	ldr	r0, [pc, #24]	; (8007df0 <_scanf_float+0x40c>)
 8007dd6:	f000 fa2d 	bl	8008234 <nanf>
 8007dda:	6030      	str	r0, [r6, #0]
 8007ddc:	e7c9      	b.n	8007d72 <_scanf_float+0x38e>
 8007dde:	0020      	movs	r0, r4
 8007de0:	0029      	movs	r1, r5
 8007de2:	f7fa fb03 	bl	80023ec <__aeabi_d2f>
 8007de6:	e7f8      	b.n	8007dda <_scanf_float+0x3f6>
 8007de8:	2300      	movs	r3, #0
 8007dea:	e63f      	b.n	8007a6c <_scanf_float+0x88>
 8007dec:	0800ae5d 	.word	0x0800ae5d
 8007df0:	0800b0f8 	.word	0x0800b0f8

08007df4 <std>:
 8007df4:	2300      	movs	r3, #0
 8007df6:	b510      	push	{r4, lr}
 8007df8:	0004      	movs	r4, r0
 8007dfa:	6003      	str	r3, [r0, #0]
 8007dfc:	6043      	str	r3, [r0, #4]
 8007dfe:	6083      	str	r3, [r0, #8]
 8007e00:	8181      	strh	r1, [r0, #12]
 8007e02:	6643      	str	r3, [r0, #100]	; 0x64
 8007e04:	81c2      	strh	r2, [r0, #14]
 8007e06:	6103      	str	r3, [r0, #16]
 8007e08:	6143      	str	r3, [r0, #20]
 8007e0a:	6183      	str	r3, [r0, #24]
 8007e0c:	0019      	movs	r1, r3
 8007e0e:	2208      	movs	r2, #8
 8007e10:	305c      	adds	r0, #92	; 0x5c
 8007e12:	f000 f91f 	bl	8008054 <memset>
 8007e16:	4b0b      	ldr	r3, [pc, #44]	; (8007e44 <std+0x50>)
 8007e18:	6224      	str	r4, [r4, #32]
 8007e1a:	6263      	str	r3, [r4, #36]	; 0x24
 8007e1c:	4b0a      	ldr	r3, [pc, #40]	; (8007e48 <std+0x54>)
 8007e1e:	62a3      	str	r3, [r4, #40]	; 0x28
 8007e20:	4b0a      	ldr	r3, [pc, #40]	; (8007e4c <std+0x58>)
 8007e22:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007e24:	4b0a      	ldr	r3, [pc, #40]	; (8007e50 <std+0x5c>)
 8007e26:	6323      	str	r3, [r4, #48]	; 0x30
 8007e28:	4b0a      	ldr	r3, [pc, #40]	; (8007e54 <std+0x60>)
 8007e2a:	429c      	cmp	r4, r3
 8007e2c:	d005      	beq.n	8007e3a <std+0x46>
 8007e2e:	4b0a      	ldr	r3, [pc, #40]	; (8007e58 <std+0x64>)
 8007e30:	429c      	cmp	r4, r3
 8007e32:	d002      	beq.n	8007e3a <std+0x46>
 8007e34:	4b09      	ldr	r3, [pc, #36]	; (8007e5c <std+0x68>)
 8007e36:	429c      	cmp	r4, r3
 8007e38:	d103      	bne.n	8007e42 <std+0x4e>
 8007e3a:	0020      	movs	r0, r4
 8007e3c:	3058      	adds	r0, #88	; 0x58
 8007e3e:	f000 f9db 	bl	80081f8 <__retarget_lock_init_recursive>
 8007e42:	bd10      	pop	{r4, pc}
 8007e44:	08007fbd 	.word	0x08007fbd
 8007e48:	08007fe5 	.word	0x08007fe5
 8007e4c:	0800801d 	.word	0x0800801d
 8007e50:	08008049 	.word	0x08008049
 8007e54:	20000580 	.word	0x20000580
 8007e58:	200005e8 	.word	0x200005e8
 8007e5c:	20000650 	.word	0x20000650

08007e60 <stdio_exit_handler>:
 8007e60:	b510      	push	{r4, lr}
 8007e62:	4a03      	ldr	r2, [pc, #12]	; (8007e70 <stdio_exit_handler+0x10>)
 8007e64:	4903      	ldr	r1, [pc, #12]	; (8007e74 <stdio_exit_handler+0x14>)
 8007e66:	4804      	ldr	r0, [pc, #16]	; (8007e78 <stdio_exit_handler+0x18>)
 8007e68:	f000 f86c 	bl	8007f44 <_fwalk_sglue>
 8007e6c:	bd10      	pop	{r4, pc}
 8007e6e:	46c0      	nop			; (mov r8, r8)
 8007e70:	20000018 	.word	0x20000018
 8007e74:	0800a451 	.word	0x0800a451
 8007e78:	20000190 	.word	0x20000190

08007e7c <cleanup_stdio>:
 8007e7c:	6841      	ldr	r1, [r0, #4]
 8007e7e:	4b0b      	ldr	r3, [pc, #44]	; (8007eac <cleanup_stdio+0x30>)
 8007e80:	b510      	push	{r4, lr}
 8007e82:	0004      	movs	r4, r0
 8007e84:	4299      	cmp	r1, r3
 8007e86:	d001      	beq.n	8007e8c <cleanup_stdio+0x10>
 8007e88:	f002 fae2 	bl	800a450 <_fflush_r>
 8007e8c:	68a1      	ldr	r1, [r4, #8]
 8007e8e:	4b08      	ldr	r3, [pc, #32]	; (8007eb0 <cleanup_stdio+0x34>)
 8007e90:	4299      	cmp	r1, r3
 8007e92:	d002      	beq.n	8007e9a <cleanup_stdio+0x1e>
 8007e94:	0020      	movs	r0, r4
 8007e96:	f002 fadb 	bl	800a450 <_fflush_r>
 8007e9a:	68e1      	ldr	r1, [r4, #12]
 8007e9c:	4b05      	ldr	r3, [pc, #20]	; (8007eb4 <cleanup_stdio+0x38>)
 8007e9e:	4299      	cmp	r1, r3
 8007ea0:	d002      	beq.n	8007ea8 <cleanup_stdio+0x2c>
 8007ea2:	0020      	movs	r0, r4
 8007ea4:	f002 fad4 	bl	800a450 <_fflush_r>
 8007ea8:	bd10      	pop	{r4, pc}
 8007eaa:	46c0      	nop			; (mov r8, r8)
 8007eac:	20000580 	.word	0x20000580
 8007eb0:	200005e8 	.word	0x200005e8
 8007eb4:	20000650 	.word	0x20000650

08007eb8 <global_stdio_init.part.0>:
 8007eb8:	b510      	push	{r4, lr}
 8007eba:	4b09      	ldr	r3, [pc, #36]	; (8007ee0 <global_stdio_init.part.0+0x28>)
 8007ebc:	4a09      	ldr	r2, [pc, #36]	; (8007ee4 <global_stdio_init.part.0+0x2c>)
 8007ebe:	2104      	movs	r1, #4
 8007ec0:	601a      	str	r2, [r3, #0]
 8007ec2:	4809      	ldr	r0, [pc, #36]	; (8007ee8 <global_stdio_init.part.0+0x30>)
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f7ff ff95 	bl	8007df4 <std>
 8007eca:	2201      	movs	r2, #1
 8007ecc:	2109      	movs	r1, #9
 8007ece:	4807      	ldr	r0, [pc, #28]	; (8007eec <global_stdio_init.part.0+0x34>)
 8007ed0:	f7ff ff90 	bl	8007df4 <std>
 8007ed4:	2202      	movs	r2, #2
 8007ed6:	2112      	movs	r1, #18
 8007ed8:	4805      	ldr	r0, [pc, #20]	; (8007ef0 <global_stdio_init.part.0+0x38>)
 8007eda:	f7ff ff8b 	bl	8007df4 <std>
 8007ede:	bd10      	pop	{r4, pc}
 8007ee0:	200006b8 	.word	0x200006b8
 8007ee4:	08007e61 	.word	0x08007e61
 8007ee8:	20000580 	.word	0x20000580
 8007eec:	200005e8 	.word	0x200005e8
 8007ef0:	20000650 	.word	0x20000650

08007ef4 <__sfp_lock_acquire>:
 8007ef4:	b510      	push	{r4, lr}
 8007ef6:	4802      	ldr	r0, [pc, #8]	; (8007f00 <__sfp_lock_acquire+0xc>)
 8007ef8:	f000 f97f 	bl	80081fa <__retarget_lock_acquire_recursive>
 8007efc:	bd10      	pop	{r4, pc}
 8007efe:	46c0      	nop			; (mov r8, r8)
 8007f00:	200006c1 	.word	0x200006c1

08007f04 <__sfp_lock_release>:
 8007f04:	b510      	push	{r4, lr}
 8007f06:	4802      	ldr	r0, [pc, #8]	; (8007f10 <__sfp_lock_release+0xc>)
 8007f08:	f000 f978 	bl	80081fc <__retarget_lock_release_recursive>
 8007f0c:	bd10      	pop	{r4, pc}
 8007f0e:	46c0      	nop			; (mov r8, r8)
 8007f10:	200006c1 	.word	0x200006c1

08007f14 <__sinit>:
 8007f14:	b510      	push	{r4, lr}
 8007f16:	0004      	movs	r4, r0
 8007f18:	f7ff ffec 	bl	8007ef4 <__sfp_lock_acquire>
 8007f1c:	6a23      	ldr	r3, [r4, #32]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d002      	beq.n	8007f28 <__sinit+0x14>
 8007f22:	f7ff ffef 	bl	8007f04 <__sfp_lock_release>
 8007f26:	bd10      	pop	{r4, pc}
 8007f28:	4b04      	ldr	r3, [pc, #16]	; (8007f3c <__sinit+0x28>)
 8007f2a:	6223      	str	r3, [r4, #32]
 8007f2c:	4b04      	ldr	r3, [pc, #16]	; (8007f40 <__sinit+0x2c>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1f6      	bne.n	8007f22 <__sinit+0xe>
 8007f34:	f7ff ffc0 	bl	8007eb8 <global_stdio_init.part.0>
 8007f38:	e7f3      	b.n	8007f22 <__sinit+0xe>
 8007f3a:	46c0      	nop			; (mov r8, r8)
 8007f3c:	08007e7d 	.word	0x08007e7d
 8007f40:	200006b8 	.word	0x200006b8

08007f44 <_fwalk_sglue>:
 8007f44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f46:	0014      	movs	r4, r2
 8007f48:	2600      	movs	r6, #0
 8007f4a:	9000      	str	r0, [sp, #0]
 8007f4c:	9101      	str	r1, [sp, #4]
 8007f4e:	68a5      	ldr	r5, [r4, #8]
 8007f50:	6867      	ldr	r7, [r4, #4]
 8007f52:	3f01      	subs	r7, #1
 8007f54:	d504      	bpl.n	8007f60 <_fwalk_sglue+0x1c>
 8007f56:	6824      	ldr	r4, [r4, #0]
 8007f58:	2c00      	cmp	r4, #0
 8007f5a:	d1f8      	bne.n	8007f4e <_fwalk_sglue+0xa>
 8007f5c:	0030      	movs	r0, r6
 8007f5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007f60:	89ab      	ldrh	r3, [r5, #12]
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d908      	bls.n	8007f78 <_fwalk_sglue+0x34>
 8007f66:	220e      	movs	r2, #14
 8007f68:	5eab      	ldrsh	r3, [r5, r2]
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	d004      	beq.n	8007f78 <_fwalk_sglue+0x34>
 8007f6e:	0029      	movs	r1, r5
 8007f70:	9800      	ldr	r0, [sp, #0]
 8007f72:	9b01      	ldr	r3, [sp, #4]
 8007f74:	4798      	blx	r3
 8007f76:	4306      	orrs	r6, r0
 8007f78:	3568      	adds	r5, #104	; 0x68
 8007f7a:	e7ea      	b.n	8007f52 <_fwalk_sglue+0xe>

08007f7c <siprintf>:
 8007f7c:	b40e      	push	{r1, r2, r3}
 8007f7e:	b500      	push	{lr}
 8007f80:	490b      	ldr	r1, [pc, #44]	; (8007fb0 <siprintf+0x34>)
 8007f82:	b09c      	sub	sp, #112	; 0x70
 8007f84:	ab1d      	add	r3, sp, #116	; 0x74
 8007f86:	9002      	str	r0, [sp, #8]
 8007f88:	9006      	str	r0, [sp, #24]
 8007f8a:	9107      	str	r1, [sp, #28]
 8007f8c:	9104      	str	r1, [sp, #16]
 8007f8e:	4809      	ldr	r0, [pc, #36]	; (8007fb4 <siprintf+0x38>)
 8007f90:	4909      	ldr	r1, [pc, #36]	; (8007fb8 <siprintf+0x3c>)
 8007f92:	cb04      	ldmia	r3!, {r2}
 8007f94:	9105      	str	r1, [sp, #20]
 8007f96:	6800      	ldr	r0, [r0, #0]
 8007f98:	a902      	add	r1, sp, #8
 8007f9a:	9301      	str	r3, [sp, #4]
 8007f9c:	f002 f8ce 	bl	800a13c <_svfiprintf_r>
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	9b02      	ldr	r3, [sp, #8]
 8007fa4:	701a      	strb	r2, [r3, #0]
 8007fa6:	b01c      	add	sp, #112	; 0x70
 8007fa8:	bc08      	pop	{r3}
 8007faa:	b003      	add	sp, #12
 8007fac:	4718      	bx	r3
 8007fae:	46c0      	nop			; (mov r8, r8)
 8007fb0:	7fffffff 	.word	0x7fffffff
 8007fb4:	200001dc 	.word	0x200001dc
 8007fb8:	ffff0208 	.word	0xffff0208

08007fbc <__sread>:
 8007fbc:	b570      	push	{r4, r5, r6, lr}
 8007fbe:	000c      	movs	r4, r1
 8007fc0:	250e      	movs	r5, #14
 8007fc2:	5f49      	ldrsh	r1, [r1, r5]
 8007fc4:	f000 f8b4 	bl	8008130 <_read_r>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	db03      	blt.n	8007fd4 <__sread+0x18>
 8007fcc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007fce:	181b      	adds	r3, r3, r0
 8007fd0:	6563      	str	r3, [r4, #84]	; 0x54
 8007fd2:	bd70      	pop	{r4, r5, r6, pc}
 8007fd4:	89a3      	ldrh	r3, [r4, #12]
 8007fd6:	4a02      	ldr	r2, [pc, #8]	; (8007fe0 <__sread+0x24>)
 8007fd8:	4013      	ands	r3, r2
 8007fda:	81a3      	strh	r3, [r4, #12]
 8007fdc:	e7f9      	b.n	8007fd2 <__sread+0x16>
 8007fde:	46c0      	nop			; (mov r8, r8)
 8007fe0:	ffffefff 	.word	0xffffefff

08007fe4 <__swrite>:
 8007fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe6:	001f      	movs	r7, r3
 8007fe8:	898b      	ldrh	r3, [r1, #12]
 8007fea:	0005      	movs	r5, r0
 8007fec:	000c      	movs	r4, r1
 8007fee:	0016      	movs	r6, r2
 8007ff0:	05db      	lsls	r3, r3, #23
 8007ff2:	d505      	bpl.n	8008000 <__swrite+0x1c>
 8007ff4:	230e      	movs	r3, #14
 8007ff6:	5ec9      	ldrsh	r1, [r1, r3]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	2302      	movs	r3, #2
 8007ffc:	f000 f884 	bl	8008108 <_lseek_r>
 8008000:	89a3      	ldrh	r3, [r4, #12]
 8008002:	4a05      	ldr	r2, [pc, #20]	; (8008018 <__swrite+0x34>)
 8008004:	0028      	movs	r0, r5
 8008006:	4013      	ands	r3, r2
 8008008:	81a3      	strh	r3, [r4, #12]
 800800a:	0032      	movs	r2, r6
 800800c:	230e      	movs	r3, #14
 800800e:	5ee1      	ldrsh	r1, [r4, r3]
 8008010:	003b      	movs	r3, r7
 8008012:	f000 f8b3 	bl	800817c <_write_r>
 8008016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008018:	ffffefff 	.word	0xffffefff

0800801c <__sseek>:
 800801c:	b570      	push	{r4, r5, r6, lr}
 800801e:	000c      	movs	r4, r1
 8008020:	250e      	movs	r5, #14
 8008022:	5f49      	ldrsh	r1, [r1, r5]
 8008024:	f000 f870 	bl	8008108 <_lseek_r>
 8008028:	89a3      	ldrh	r3, [r4, #12]
 800802a:	1c42      	adds	r2, r0, #1
 800802c:	d103      	bne.n	8008036 <__sseek+0x1a>
 800802e:	4a05      	ldr	r2, [pc, #20]	; (8008044 <__sseek+0x28>)
 8008030:	4013      	ands	r3, r2
 8008032:	81a3      	strh	r3, [r4, #12]
 8008034:	bd70      	pop	{r4, r5, r6, pc}
 8008036:	2280      	movs	r2, #128	; 0x80
 8008038:	0152      	lsls	r2, r2, #5
 800803a:	4313      	orrs	r3, r2
 800803c:	81a3      	strh	r3, [r4, #12]
 800803e:	6560      	str	r0, [r4, #84]	; 0x54
 8008040:	e7f8      	b.n	8008034 <__sseek+0x18>
 8008042:	46c0      	nop			; (mov r8, r8)
 8008044:	ffffefff 	.word	0xffffefff

08008048 <__sclose>:
 8008048:	b510      	push	{r4, lr}
 800804a:	230e      	movs	r3, #14
 800804c:	5ec9      	ldrsh	r1, [r1, r3]
 800804e:	f000 f849 	bl	80080e4 <_close_r>
 8008052:	bd10      	pop	{r4, pc}

08008054 <memset>:
 8008054:	0003      	movs	r3, r0
 8008056:	1882      	adds	r2, r0, r2
 8008058:	4293      	cmp	r3, r2
 800805a:	d100      	bne.n	800805e <memset+0xa>
 800805c:	4770      	bx	lr
 800805e:	7019      	strb	r1, [r3, #0]
 8008060:	3301      	adds	r3, #1
 8008062:	e7f9      	b.n	8008058 <memset+0x4>

08008064 <strncmp>:
 8008064:	b530      	push	{r4, r5, lr}
 8008066:	0005      	movs	r5, r0
 8008068:	1e10      	subs	r0, r2, #0
 800806a:	d00b      	beq.n	8008084 <strncmp+0x20>
 800806c:	2400      	movs	r4, #0
 800806e:	3a01      	subs	r2, #1
 8008070:	5d2b      	ldrb	r3, [r5, r4]
 8008072:	5d08      	ldrb	r0, [r1, r4]
 8008074:	4283      	cmp	r3, r0
 8008076:	d104      	bne.n	8008082 <strncmp+0x1e>
 8008078:	42a2      	cmp	r2, r4
 800807a:	d002      	beq.n	8008082 <strncmp+0x1e>
 800807c:	3401      	adds	r4, #1
 800807e:	2b00      	cmp	r3, #0
 8008080:	d1f6      	bne.n	8008070 <strncmp+0xc>
 8008082:	1a18      	subs	r0, r3, r0
 8008084:	bd30      	pop	{r4, r5, pc}

08008086 <strncpy>:
 8008086:	0003      	movs	r3, r0
 8008088:	b530      	push	{r4, r5, lr}
 800808a:	001d      	movs	r5, r3
 800808c:	2a00      	cmp	r2, #0
 800808e:	d006      	beq.n	800809e <strncpy+0x18>
 8008090:	780c      	ldrb	r4, [r1, #0]
 8008092:	3a01      	subs	r2, #1
 8008094:	3301      	adds	r3, #1
 8008096:	702c      	strb	r4, [r5, #0]
 8008098:	3101      	adds	r1, #1
 800809a:	2c00      	cmp	r4, #0
 800809c:	d1f5      	bne.n	800808a <strncpy+0x4>
 800809e:	2100      	movs	r1, #0
 80080a0:	189a      	adds	r2, r3, r2
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d100      	bne.n	80080a8 <strncpy+0x22>
 80080a6:	bd30      	pop	{r4, r5, pc}
 80080a8:	7019      	strb	r1, [r3, #0]
 80080aa:	3301      	adds	r3, #1
 80080ac:	e7f9      	b.n	80080a2 <strncpy+0x1c>

080080ae <strstr>:
 80080ae:	780a      	ldrb	r2, [r1, #0]
 80080b0:	b530      	push	{r4, r5, lr}
 80080b2:	2a00      	cmp	r2, #0
 80080b4:	d10c      	bne.n	80080d0 <strstr+0x22>
 80080b6:	bd30      	pop	{r4, r5, pc}
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d108      	bne.n	80080ce <strstr+0x20>
 80080bc:	2301      	movs	r3, #1
 80080be:	5ccc      	ldrb	r4, [r1, r3]
 80080c0:	2c00      	cmp	r4, #0
 80080c2:	d0f8      	beq.n	80080b6 <strstr+0x8>
 80080c4:	5cc5      	ldrb	r5, [r0, r3]
 80080c6:	42a5      	cmp	r5, r4
 80080c8:	d101      	bne.n	80080ce <strstr+0x20>
 80080ca:	3301      	adds	r3, #1
 80080cc:	e7f7      	b.n	80080be <strstr+0x10>
 80080ce:	3001      	adds	r0, #1
 80080d0:	7803      	ldrb	r3, [r0, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d1f0      	bne.n	80080b8 <strstr+0xa>
 80080d6:	0018      	movs	r0, r3
 80080d8:	e7ed      	b.n	80080b6 <strstr+0x8>
	...

080080dc <_localeconv_r>:
 80080dc:	4800      	ldr	r0, [pc, #0]	; (80080e0 <_localeconv_r+0x4>)
 80080de:	4770      	bx	lr
 80080e0:	20000114 	.word	0x20000114

080080e4 <_close_r>:
 80080e4:	2300      	movs	r3, #0
 80080e6:	b570      	push	{r4, r5, r6, lr}
 80080e8:	4d06      	ldr	r5, [pc, #24]	; (8008104 <_close_r+0x20>)
 80080ea:	0004      	movs	r4, r0
 80080ec:	0008      	movs	r0, r1
 80080ee:	602b      	str	r3, [r5, #0]
 80080f0:	f7fa ffd3 	bl	800309a <_close>
 80080f4:	1c43      	adds	r3, r0, #1
 80080f6:	d103      	bne.n	8008100 <_close_r+0x1c>
 80080f8:	682b      	ldr	r3, [r5, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d000      	beq.n	8008100 <_close_r+0x1c>
 80080fe:	6023      	str	r3, [r4, #0]
 8008100:	bd70      	pop	{r4, r5, r6, pc}
 8008102:	46c0      	nop			; (mov r8, r8)
 8008104:	200006bc 	.word	0x200006bc

08008108 <_lseek_r>:
 8008108:	b570      	push	{r4, r5, r6, lr}
 800810a:	0004      	movs	r4, r0
 800810c:	0008      	movs	r0, r1
 800810e:	0011      	movs	r1, r2
 8008110:	001a      	movs	r2, r3
 8008112:	2300      	movs	r3, #0
 8008114:	4d05      	ldr	r5, [pc, #20]	; (800812c <_lseek_r+0x24>)
 8008116:	602b      	str	r3, [r5, #0]
 8008118:	f7fa ffe0 	bl	80030dc <_lseek>
 800811c:	1c43      	adds	r3, r0, #1
 800811e:	d103      	bne.n	8008128 <_lseek_r+0x20>
 8008120:	682b      	ldr	r3, [r5, #0]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d000      	beq.n	8008128 <_lseek_r+0x20>
 8008126:	6023      	str	r3, [r4, #0]
 8008128:	bd70      	pop	{r4, r5, r6, pc}
 800812a:	46c0      	nop			; (mov r8, r8)
 800812c:	200006bc 	.word	0x200006bc

08008130 <_read_r>:
 8008130:	b570      	push	{r4, r5, r6, lr}
 8008132:	0004      	movs	r4, r0
 8008134:	0008      	movs	r0, r1
 8008136:	0011      	movs	r1, r2
 8008138:	001a      	movs	r2, r3
 800813a:	2300      	movs	r3, #0
 800813c:	4d05      	ldr	r5, [pc, #20]	; (8008154 <_read_r+0x24>)
 800813e:	602b      	str	r3, [r5, #0]
 8008140:	f7fa ff72 	bl	8003028 <_read>
 8008144:	1c43      	adds	r3, r0, #1
 8008146:	d103      	bne.n	8008150 <_read_r+0x20>
 8008148:	682b      	ldr	r3, [r5, #0]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d000      	beq.n	8008150 <_read_r+0x20>
 800814e:	6023      	str	r3, [r4, #0]
 8008150:	bd70      	pop	{r4, r5, r6, pc}
 8008152:	46c0      	nop			; (mov r8, r8)
 8008154:	200006bc 	.word	0x200006bc

08008158 <_sbrk_r>:
 8008158:	2300      	movs	r3, #0
 800815a:	b570      	push	{r4, r5, r6, lr}
 800815c:	4d06      	ldr	r5, [pc, #24]	; (8008178 <_sbrk_r+0x20>)
 800815e:	0004      	movs	r4, r0
 8008160:	0008      	movs	r0, r1
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	f7fa ffc6 	bl	80030f4 <_sbrk>
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	d103      	bne.n	8008174 <_sbrk_r+0x1c>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d000      	beq.n	8008174 <_sbrk_r+0x1c>
 8008172:	6023      	str	r3, [r4, #0]
 8008174:	bd70      	pop	{r4, r5, r6, pc}
 8008176:	46c0      	nop			; (mov r8, r8)
 8008178:	200006bc 	.word	0x200006bc

0800817c <_write_r>:
 800817c:	b570      	push	{r4, r5, r6, lr}
 800817e:	0004      	movs	r4, r0
 8008180:	0008      	movs	r0, r1
 8008182:	0011      	movs	r1, r2
 8008184:	001a      	movs	r2, r3
 8008186:	2300      	movs	r3, #0
 8008188:	4d05      	ldr	r5, [pc, #20]	; (80081a0 <_write_r+0x24>)
 800818a:	602b      	str	r3, [r5, #0]
 800818c:	f7fa ff69 	bl	8003062 <_write>
 8008190:	1c43      	adds	r3, r0, #1
 8008192:	d103      	bne.n	800819c <_write_r+0x20>
 8008194:	682b      	ldr	r3, [r5, #0]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d000      	beq.n	800819c <_write_r+0x20>
 800819a:	6023      	str	r3, [r4, #0]
 800819c:	bd70      	pop	{r4, r5, r6, pc}
 800819e:	46c0      	nop			; (mov r8, r8)
 80081a0:	200006bc 	.word	0x200006bc

080081a4 <__errno>:
 80081a4:	4b01      	ldr	r3, [pc, #4]	; (80081ac <__errno+0x8>)
 80081a6:	6818      	ldr	r0, [r3, #0]
 80081a8:	4770      	bx	lr
 80081aa:	46c0      	nop			; (mov r8, r8)
 80081ac:	200001dc 	.word	0x200001dc

080081b0 <__libc_init_array>:
 80081b0:	b570      	push	{r4, r5, r6, lr}
 80081b2:	2600      	movs	r6, #0
 80081b4:	4c0c      	ldr	r4, [pc, #48]	; (80081e8 <__libc_init_array+0x38>)
 80081b6:	4d0d      	ldr	r5, [pc, #52]	; (80081ec <__libc_init_array+0x3c>)
 80081b8:	1b64      	subs	r4, r4, r5
 80081ba:	10a4      	asrs	r4, r4, #2
 80081bc:	42a6      	cmp	r6, r4
 80081be:	d109      	bne.n	80081d4 <__libc_init_array+0x24>
 80081c0:	2600      	movs	r6, #0
 80081c2:	f002 fcd9 	bl	800ab78 <_init>
 80081c6:	4c0a      	ldr	r4, [pc, #40]	; (80081f0 <__libc_init_array+0x40>)
 80081c8:	4d0a      	ldr	r5, [pc, #40]	; (80081f4 <__libc_init_array+0x44>)
 80081ca:	1b64      	subs	r4, r4, r5
 80081cc:	10a4      	asrs	r4, r4, #2
 80081ce:	42a6      	cmp	r6, r4
 80081d0:	d105      	bne.n	80081de <__libc_init_array+0x2e>
 80081d2:	bd70      	pop	{r4, r5, r6, pc}
 80081d4:	00b3      	lsls	r3, r6, #2
 80081d6:	58eb      	ldr	r3, [r5, r3]
 80081d8:	4798      	blx	r3
 80081da:	3601      	adds	r6, #1
 80081dc:	e7ee      	b.n	80081bc <__libc_init_array+0xc>
 80081de:	00b3      	lsls	r3, r6, #2
 80081e0:	58eb      	ldr	r3, [r5, r3]
 80081e2:	4798      	blx	r3
 80081e4:	3601      	adds	r6, #1
 80081e6:	e7f2      	b.n	80081ce <__libc_init_array+0x1e>
 80081e8:	0800b104 	.word	0x0800b104
 80081ec:	0800b104 	.word	0x0800b104
 80081f0:	0800b108 	.word	0x0800b108
 80081f4:	0800b104 	.word	0x0800b104

080081f8 <__retarget_lock_init_recursive>:
 80081f8:	4770      	bx	lr

080081fa <__retarget_lock_acquire_recursive>:
 80081fa:	4770      	bx	lr

080081fc <__retarget_lock_release_recursive>:
 80081fc:	4770      	bx	lr

080081fe <memchr>:
 80081fe:	b2c9      	uxtb	r1, r1
 8008200:	1882      	adds	r2, r0, r2
 8008202:	4290      	cmp	r0, r2
 8008204:	d101      	bne.n	800820a <memchr+0xc>
 8008206:	2000      	movs	r0, #0
 8008208:	4770      	bx	lr
 800820a:	7803      	ldrb	r3, [r0, #0]
 800820c:	428b      	cmp	r3, r1
 800820e:	d0fb      	beq.n	8008208 <memchr+0xa>
 8008210:	3001      	adds	r0, #1
 8008212:	e7f6      	b.n	8008202 <memchr+0x4>

08008214 <memcpy>:
 8008214:	2300      	movs	r3, #0
 8008216:	b510      	push	{r4, lr}
 8008218:	429a      	cmp	r2, r3
 800821a:	d100      	bne.n	800821e <memcpy+0xa>
 800821c:	bd10      	pop	{r4, pc}
 800821e:	5ccc      	ldrb	r4, [r1, r3]
 8008220:	54c4      	strb	r4, [r0, r3]
 8008222:	3301      	adds	r3, #1
 8008224:	e7f8      	b.n	8008218 <memcpy+0x4>
	...

08008228 <nan>:
 8008228:	2000      	movs	r0, #0
 800822a:	4901      	ldr	r1, [pc, #4]	; (8008230 <nan+0x8>)
 800822c:	4770      	bx	lr
 800822e:	46c0      	nop			; (mov r8, r8)
 8008230:	7ff80000 	.word	0x7ff80000

08008234 <nanf>:
 8008234:	4800      	ldr	r0, [pc, #0]	; (8008238 <nanf+0x4>)
 8008236:	4770      	bx	lr
 8008238:	7fc00000 	.word	0x7fc00000

0800823c <quorem>:
 800823c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800823e:	6902      	ldr	r2, [r0, #16]
 8008240:	690b      	ldr	r3, [r1, #16]
 8008242:	b089      	sub	sp, #36	; 0x24
 8008244:	0007      	movs	r7, r0
 8008246:	9104      	str	r1, [sp, #16]
 8008248:	2000      	movs	r0, #0
 800824a:	429a      	cmp	r2, r3
 800824c:	db69      	blt.n	8008322 <quorem+0xe6>
 800824e:	3b01      	subs	r3, #1
 8008250:	009c      	lsls	r4, r3, #2
 8008252:	9301      	str	r3, [sp, #4]
 8008254:	000b      	movs	r3, r1
 8008256:	3314      	adds	r3, #20
 8008258:	9306      	str	r3, [sp, #24]
 800825a:	191b      	adds	r3, r3, r4
 800825c:	9305      	str	r3, [sp, #20]
 800825e:	003b      	movs	r3, r7
 8008260:	3314      	adds	r3, #20
 8008262:	9303      	str	r3, [sp, #12]
 8008264:	191c      	adds	r4, r3, r4
 8008266:	9b05      	ldr	r3, [sp, #20]
 8008268:	6826      	ldr	r6, [r4, #0]
 800826a:	681d      	ldr	r5, [r3, #0]
 800826c:	0030      	movs	r0, r6
 800826e:	3501      	adds	r5, #1
 8008270:	0029      	movs	r1, r5
 8008272:	f7f7 ff63 	bl	800013c <__udivsi3>
 8008276:	9002      	str	r0, [sp, #8]
 8008278:	42ae      	cmp	r6, r5
 800827a:	d329      	bcc.n	80082d0 <quorem+0x94>
 800827c:	9b06      	ldr	r3, [sp, #24]
 800827e:	2600      	movs	r6, #0
 8008280:	469c      	mov	ip, r3
 8008282:	9d03      	ldr	r5, [sp, #12]
 8008284:	9606      	str	r6, [sp, #24]
 8008286:	4662      	mov	r2, ip
 8008288:	ca08      	ldmia	r2!, {r3}
 800828a:	6828      	ldr	r0, [r5, #0]
 800828c:	4694      	mov	ip, r2
 800828e:	9a02      	ldr	r2, [sp, #8]
 8008290:	b299      	uxth	r1, r3
 8008292:	4351      	muls	r1, r2
 8008294:	0c1b      	lsrs	r3, r3, #16
 8008296:	4353      	muls	r3, r2
 8008298:	1989      	adds	r1, r1, r6
 800829a:	0c0a      	lsrs	r2, r1, #16
 800829c:	189b      	adds	r3, r3, r2
 800829e:	9307      	str	r3, [sp, #28]
 80082a0:	0c1e      	lsrs	r6, r3, #16
 80082a2:	9b06      	ldr	r3, [sp, #24]
 80082a4:	b282      	uxth	r2, r0
 80082a6:	18d2      	adds	r2, r2, r3
 80082a8:	466b      	mov	r3, sp
 80082aa:	b289      	uxth	r1, r1
 80082ac:	8b9b      	ldrh	r3, [r3, #28]
 80082ae:	1a52      	subs	r2, r2, r1
 80082b0:	0c01      	lsrs	r1, r0, #16
 80082b2:	1ac9      	subs	r1, r1, r3
 80082b4:	1413      	asrs	r3, r2, #16
 80082b6:	18cb      	adds	r3, r1, r3
 80082b8:	1419      	asrs	r1, r3, #16
 80082ba:	b292      	uxth	r2, r2
 80082bc:	041b      	lsls	r3, r3, #16
 80082be:	4313      	orrs	r3, r2
 80082c0:	c508      	stmia	r5!, {r3}
 80082c2:	9b05      	ldr	r3, [sp, #20]
 80082c4:	9106      	str	r1, [sp, #24]
 80082c6:	4563      	cmp	r3, ip
 80082c8:	d2dd      	bcs.n	8008286 <quorem+0x4a>
 80082ca:	6823      	ldr	r3, [r4, #0]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d030      	beq.n	8008332 <quorem+0xf6>
 80082d0:	0038      	movs	r0, r7
 80082d2:	9904      	ldr	r1, [sp, #16]
 80082d4:	f001 fcda 	bl	8009c8c <__mcmp>
 80082d8:	2800      	cmp	r0, #0
 80082da:	db21      	blt.n	8008320 <quorem+0xe4>
 80082dc:	0038      	movs	r0, r7
 80082de:	2600      	movs	r6, #0
 80082e0:	9b02      	ldr	r3, [sp, #8]
 80082e2:	9c04      	ldr	r4, [sp, #16]
 80082e4:	3301      	adds	r3, #1
 80082e6:	9302      	str	r3, [sp, #8]
 80082e8:	3014      	adds	r0, #20
 80082ea:	3414      	adds	r4, #20
 80082ec:	6803      	ldr	r3, [r0, #0]
 80082ee:	cc02      	ldmia	r4!, {r1}
 80082f0:	b29d      	uxth	r5, r3
 80082f2:	19ad      	adds	r5, r5, r6
 80082f4:	b28a      	uxth	r2, r1
 80082f6:	1aaa      	subs	r2, r5, r2
 80082f8:	0c09      	lsrs	r1, r1, #16
 80082fa:	0c1b      	lsrs	r3, r3, #16
 80082fc:	1a5b      	subs	r3, r3, r1
 80082fe:	1411      	asrs	r1, r2, #16
 8008300:	185b      	adds	r3, r3, r1
 8008302:	141e      	asrs	r6, r3, #16
 8008304:	b292      	uxth	r2, r2
 8008306:	041b      	lsls	r3, r3, #16
 8008308:	4313      	orrs	r3, r2
 800830a:	c008      	stmia	r0!, {r3}
 800830c:	9b05      	ldr	r3, [sp, #20]
 800830e:	42a3      	cmp	r3, r4
 8008310:	d2ec      	bcs.n	80082ec <quorem+0xb0>
 8008312:	9b01      	ldr	r3, [sp, #4]
 8008314:	9a03      	ldr	r2, [sp, #12]
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	18d3      	adds	r3, r2, r3
 800831a:	681a      	ldr	r2, [r3, #0]
 800831c:	2a00      	cmp	r2, #0
 800831e:	d015      	beq.n	800834c <quorem+0x110>
 8008320:	9802      	ldr	r0, [sp, #8]
 8008322:	b009      	add	sp, #36	; 0x24
 8008324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008326:	6823      	ldr	r3, [r4, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d106      	bne.n	800833a <quorem+0xfe>
 800832c:	9b01      	ldr	r3, [sp, #4]
 800832e:	3b01      	subs	r3, #1
 8008330:	9301      	str	r3, [sp, #4]
 8008332:	9b03      	ldr	r3, [sp, #12]
 8008334:	3c04      	subs	r4, #4
 8008336:	42a3      	cmp	r3, r4
 8008338:	d3f5      	bcc.n	8008326 <quorem+0xea>
 800833a:	9b01      	ldr	r3, [sp, #4]
 800833c:	613b      	str	r3, [r7, #16]
 800833e:	e7c7      	b.n	80082d0 <quorem+0x94>
 8008340:	681a      	ldr	r2, [r3, #0]
 8008342:	2a00      	cmp	r2, #0
 8008344:	d106      	bne.n	8008354 <quorem+0x118>
 8008346:	9a01      	ldr	r2, [sp, #4]
 8008348:	3a01      	subs	r2, #1
 800834a:	9201      	str	r2, [sp, #4]
 800834c:	9a03      	ldr	r2, [sp, #12]
 800834e:	3b04      	subs	r3, #4
 8008350:	429a      	cmp	r2, r3
 8008352:	d3f5      	bcc.n	8008340 <quorem+0x104>
 8008354:	9b01      	ldr	r3, [sp, #4]
 8008356:	613b      	str	r3, [r7, #16]
 8008358:	e7e2      	b.n	8008320 <quorem+0xe4>
	...

0800835c <_dtoa_r>:
 800835c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800835e:	0014      	movs	r4, r2
 8008360:	001d      	movs	r5, r3
 8008362:	69c6      	ldr	r6, [r0, #28]
 8008364:	b09d      	sub	sp, #116	; 0x74
 8008366:	9408      	str	r4, [sp, #32]
 8008368:	9509      	str	r5, [sp, #36]	; 0x24
 800836a:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800836c:	9004      	str	r0, [sp, #16]
 800836e:	2e00      	cmp	r6, #0
 8008370:	d10f      	bne.n	8008392 <_dtoa_r+0x36>
 8008372:	2010      	movs	r0, #16
 8008374:	f7fd ff22 	bl	80061bc <malloc>
 8008378:	9b04      	ldr	r3, [sp, #16]
 800837a:	1e02      	subs	r2, r0, #0
 800837c:	61d8      	str	r0, [r3, #28]
 800837e:	d104      	bne.n	800838a <_dtoa_r+0x2e>
 8008380:	21ef      	movs	r1, #239	; 0xef
 8008382:	4bc6      	ldr	r3, [pc, #792]	; (800869c <_dtoa_r+0x340>)
 8008384:	48c6      	ldr	r0, [pc, #792]	; (80086a0 <_dtoa_r+0x344>)
 8008386:	f002 f8a1 	bl	800a4cc <__assert_func>
 800838a:	6046      	str	r6, [r0, #4]
 800838c:	6086      	str	r6, [r0, #8]
 800838e:	6006      	str	r6, [r0, #0]
 8008390:	60c6      	str	r6, [r0, #12]
 8008392:	9b04      	ldr	r3, [sp, #16]
 8008394:	69db      	ldr	r3, [r3, #28]
 8008396:	6819      	ldr	r1, [r3, #0]
 8008398:	2900      	cmp	r1, #0
 800839a:	d00b      	beq.n	80083b4 <_dtoa_r+0x58>
 800839c:	685a      	ldr	r2, [r3, #4]
 800839e:	2301      	movs	r3, #1
 80083a0:	4093      	lsls	r3, r2
 80083a2:	604a      	str	r2, [r1, #4]
 80083a4:	608b      	str	r3, [r1, #8]
 80083a6:	9804      	ldr	r0, [sp, #16]
 80083a8:	f001 f9e2 	bl	8009770 <_Bfree>
 80083ac:	2200      	movs	r2, #0
 80083ae:	9b04      	ldr	r3, [sp, #16]
 80083b0:	69db      	ldr	r3, [r3, #28]
 80083b2:	601a      	str	r2, [r3, #0]
 80083b4:	2d00      	cmp	r5, #0
 80083b6:	da1e      	bge.n	80083f6 <_dtoa_r+0x9a>
 80083b8:	2301      	movs	r3, #1
 80083ba:	603b      	str	r3, [r7, #0]
 80083bc:	006b      	lsls	r3, r5, #1
 80083be:	085b      	lsrs	r3, r3, #1
 80083c0:	9309      	str	r3, [sp, #36]	; 0x24
 80083c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80083c4:	4bb7      	ldr	r3, [pc, #732]	; (80086a4 <_dtoa_r+0x348>)
 80083c6:	4ab7      	ldr	r2, [pc, #732]	; (80086a4 <_dtoa_r+0x348>)
 80083c8:	403b      	ands	r3, r7
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d116      	bne.n	80083fc <_dtoa_r+0xa0>
 80083ce:	4bb6      	ldr	r3, [pc, #728]	; (80086a8 <_dtoa_r+0x34c>)
 80083d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083d2:	6013      	str	r3, [r2, #0]
 80083d4:	033b      	lsls	r3, r7, #12
 80083d6:	0b1b      	lsrs	r3, r3, #12
 80083d8:	4323      	orrs	r3, r4
 80083da:	d101      	bne.n	80083e0 <_dtoa_r+0x84>
 80083dc:	f000 fdb5 	bl	8008f4a <_dtoa_r+0xbee>
 80083e0:	4bb2      	ldr	r3, [pc, #712]	; (80086ac <_dtoa_r+0x350>)
 80083e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80083e4:	9306      	str	r3, [sp, #24]
 80083e6:	2a00      	cmp	r2, #0
 80083e8:	d002      	beq.n	80083f0 <_dtoa_r+0x94>
 80083ea:	4bb1      	ldr	r3, [pc, #708]	; (80086b0 <_dtoa_r+0x354>)
 80083ec:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80083ee:	6013      	str	r3, [r2, #0]
 80083f0:	9806      	ldr	r0, [sp, #24]
 80083f2:	b01d      	add	sp, #116	; 0x74
 80083f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083f6:	2300      	movs	r3, #0
 80083f8:	603b      	str	r3, [r7, #0]
 80083fa:	e7e2      	b.n	80083c2 <_dtoa_r+0x66>
 80083fc:	9a08      	ldr	r2, [sp, #32]
 80083fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008400:	9210      	str	r2, [sp, #64]	; 0x40
 8008402:	9311      	str	r3, [sp, #68]	; 0x44
 8008404:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008406:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008408:	2200      	movs	r2, #0
 800840a:	2300      	movs	r3, #0
 800840c:	f7f8 f81c 	bl	8000448 <__aeabi_dcmpeq>
 8008410:	1e06      	subs	r6, r0, #0
 8008412:	d009      	beq.n	8008428 <_dtoa_r+0xcc>
 8008414:	2301      	movs	r3, #1
 8008416:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008418:	6013      	str	r3, [r2, #0]
 800841a:	4ba6      	ldr	r3, [pc, #664]	; (80086b4 <_dtoa_r+0x358>)
 800841c:	9306      	str	r3, [sp, #24]
 800841e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008420:	2b00      	cmp	r3, #0
 8008422:	d0e5      	beq.n	80083f0 <_dtoa_r+0x94>
 8008424:	4ba4      	ldr	r3, [pc, #656]	; (80086b8 <_dtoa_r+0x35c>)
 8008426:	e7e1      	b.n	80083ec <_dtoa_r+0x90>
 8008428:	ab1a      	add	r3, sp, #104	; 0x68
 800842a:	9301      	str	r3, [sp, #4]
 800842c:	ab1b      	add	r3, sp, #108	; 0x6c
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	9804      	ldr	r0, [sp, #16]
 8008432:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008434:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008436:	f001 fd45 	bl	8009ec4 <__d2b>
 800843a:	007a      	lsls	r2, r7, #1
 800843c:	9005      	str	r0, [sp, #20]
 800843e:	0d52      	lsrs	r2, r2, #21
 8008440:	d100      	bne.n	8008444 <_dtoa_r+0xe8>
 8008442:	e07b      	b.n	800853c <_dtoa_r+0x1e0>
 8008444:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008446:	9617      	str	r6, [sp, #92]	; 0x5c
 8008448:	0319      	lsls	r1, r3, #12
 800844a:	4b9c      	ldr	r3, [pc, #624]	; (80086bc <_dtoa_r+0x360>)
 800844c:	0b09      	lsrs	r1, r1, #12
 800844e:	430b      	orrs	r3, r1
 8008450:	499b      	ldr	r1, [pc, #620]	; (80086c0 <_dtoa_r+0x364>)
 8008452:	1857      	adds	r7, r2, r1
 8008454:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008456:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008458:	0019      	movs	r1, r3
 800845a:	2200      	movs	r2, #0
 800845c:	4b99      	ldr	r3, [pc, #612]	; (80086c4 <_dtoa_r+0x368>)
 800845e:	f7f9 fb99 	bl	8001b94 <__aeabi_dsub>
 8008462:	4a99      	ldr	r2, [pc, #612]	; (80086c8 <_dtoa_r+0x36c>)
 8008464:	4b99      	ldr	r3, [pc, #612]	; (80086cc <_dtoa_r+0x370>)
 8008466:	f7f9 f8d3 	bl	8001610 <__aeabi_dmul>
 800846a:	4a99      	ldr	r2, [pc, #612]	; (80086d0 <_dtoa_r+0x374>)
 800846c:	4b99      	ldr	r3, [pc, #612]	; (80086d4 <_dtoa_r+0x378>)
 800846e:	f7f8 f975 	bl	800075c <__aeabi_dadd>
 8008472:	0004      	movs	r4, r0
 8008474:	0038      	movs	r0, r7
 8008476:	000d      	movs	r5, r1
 8008478:	f7f9 ff62 	bl	8002340 <__aeabi_i2d>
 800847c:	4a96      	ldr	r2, [pc, #600]	; (80086d8 <_dtoa_r+0x37c>)
 800847e:	4b97      	ldr	r3, [pc, #604]	; (80086dc <_dtoa_r+0x380>)
 8008480:	f7f9 f8c6 	bl	8001610 <__aeabi_dmul>
 8008484:	0002      	movs	r2, r0
 8008486:	000b      	movs	r3, r1
 8008488:	0020      	movs	r0, r4
 800848a:	0029      	movs	r1, r5
 800848c:	f7f8 f966 	bl	800075c <__aeabi_dadd>
 8008490:	0004      	movs	r4, r0
 8008492:	000d      	movs	r5, r1
 8008494:	f7f9 ff1e 	bl	80022d4 <__aeabi_d2iz>
 8008498:	2200      	movs	r2, #0
 800849a:	9003      	str	r0, [sp, #12]
 800849c:	2300      	movs	r3, #0
 800849e:	0020      	movs	r0, r4
 80084a0:	0029      	movs	r1, r5
 80084a2:	f7f7 ffd7 	bl	8000454 <__aeabi_dcmplt>
 80084a6:	2800      	cmp	r0, #0
 80084a8:	d00b      	beq.n	80084c2 <_dtoa_r+0x166>
 80084aa:	9803      	ldr	r0, [sp, #12]
 80084ac:	f7f9 ff48 	bl	8002340 <__aeabi_i2d>
 80084b0:	002b      	movs	r3, r5
 80084b2:	0022      	movs	r2, r4
 80084b4:	f7f7 ffc8 	bl	8000448 <__aeabi_dcmpeq>
 80084b8:	4243      	negs	r3, r0
 80084ba:	4158      	adcs	r0, r3
 80084bc:	9b03      	ldr	r3, [sp, #12]
 80084be:	1a1b      	subs	r3, r3, r0
 80084c0:	9303      	str	r3, [sp, #12]
 80084c2:	2301      	movs	r3, #1
 80084c4:	9316      	str	r3, [sp, #88]	; 0x58
 80084c6:	9b03      	ldr	r3, [sp, #12]
 80084c8:	2b16      	cmp	r3, #22
 80084ca:	d810      	bhi.n	80084ee <_dtoa_r+0x192>
 80084cc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80084ce:	9911      	ldr	r1, [sp, #68]	; 0x44
 80084d0:	9a03      	ldr	r2, [sp, #12]
 80084d2:	4b83      	ldr	r3, [pc, #524]	; (80086e0 <_dtoa_r+0x384>)
 80084d4:	00d2      	lsls	r2, r2, #3
 80084d6:	189b      	adds	r3, r3, r2
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	f7f7 ffba 	bl	8000454 <__aeabi_dcmplt>
 80084e0:	2800      	cmp	r0, #0
 80084e2:	d047      	beq.n	8008574 <_dtoa_r+0x218>
 80084e4:	9b03      	ldr	r3, [sp, #12]
 80084e6:	3b01      	subs	r3, #1
 80084e8:	9303      	str	r3, [sp, #12]
 80084ea:	2300      	movs	r3, #0
 80084ec:	9316      	str	r3, [sp, #88]	; 0x58
 80084ee:	2200      	movs	r2, #0
 80084f0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80084f2:	920a      	str	r2, [sp, #40]	; 0x28
 80084f4:	1bdb      	subs	r3, r3, r7
 80084f6:	1e5a      	subs	r2, r3, #1
 80084f8:	d53e      	bpl.n	8008578 <_dtoa_r+0x21c>
 80084fa:	2201      	movs	r2, #1
 80084fc:	1ad3      	subs	r3, r2, r3
 80084fe:	930a      	str	r3, [sp, #40]	; 0x28
 8008500:	2300      	movs	r3, #0
 8008502:	930c      	str	r3, [sp, #48]	; 0x30
 8008504:	9b03      	ldr	r3, [sp, #12]
 8008506:	2b00      	cmp	r3, #0
 8008508:	db38      	blt.n	800857c <_dtoa_r+0x220>
 800850a:	9a03      	ldr	r2, [sp, #12]
 800850c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800850e:	4694      	mov	ip, r2
 8008510:	4463      	add	r3, ip
 8008512:	930c      	str	r3, [sp, #48]	; 0x30
 8008514:	2300      	movs	r3, #0
 8008516:	9213      	str	r2, [sp, #76]	; 0x4c
 8008518:	930d      	str	r3, [sp, #52]	; 0x34
 800851a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800851c:	2401      	movs	r4, #1
 800851e:	2b09      	cmp	r3, #9
 8008520:	d867      	bhi.n	80085f2 <_dtoa_r+0x296>
 8008522:	2b05      	cmp	r3, #5
 8008524:	dd02      	ble.n	800852c <_dtoa_r+0x1d0>
 8008526:	2400      	movs	r4, #0
 8008528:	3b04      	subs	r3, #4
 800852a:	9322      	str	r3, [sp, #136]	; 0x88
 800852c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800852e:	1e98      	subs	r0, r3, #2
 8008530:	2803      	cmp	r0, #3
 8008532:	d867      	bhi.n	8008604 <_dtoa_r+0x2a8>
 8008534:	f7f7 fdee 	bl	8000114 <__gnu_thumb1_case_uqi>
 8008538:	5b383a2b 	.word	0x5b383a2b
 800853c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800853e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8008540:	18f6      	adds	r6, r6, r3
 8008542:	4b68      	ldr	r3, [pc, #416]	; (80086e4 <_dtoa_r+0x388>)
 8008544:	18f2      	adds	r2, r6, r3
 8008546:	2a20      	cmp	r2, #32
 8008548:	dd0f      	ble.n	800856a <_dtoa_r+0x20e>
 800854a:	2340      	movs	r3, #64	; 0x40
 800854c:	1a9b      	subs	r3, r3, r2
 800854e:	409f      	lsls	r7, r3
 8008550:	4b65      	ldr	r3, [pc, #404]	; (80086e8 <_dtoa_r+0x38c>)
 8008552:	0038      	movs	r0, r7
 8008554:	18f3      	adds	r3, r6, r3
 8008556:	40dc      	lsrs	r4, r3
 8008558:	4320      	orrs	r0, r4
 800855a:	f7f9 ff21 	bl	80023a0 <__aeabi_ui2d>
 800855e:	2201      	movs	r2, #1
 8008560:	4b62      	ldr	r3, [pc, #392]	; (80086ec <_dtoa_r+0x390>)
 8008562:	1e77      	subs	r7, r6, #1
 8008564:	18cb      	adds	r3, r1, r3
 8008566:	9217      	str	r2, [sp, #92]	; 0x5c
 8008568:	e776      	b.n	8008458 <_dtoa_r+0xfc>
 800856a:	2320      	movs	r3, #32
 800856c:	0020      	movs	r0, r4
 800856e:	1a9b      	subs	r3, r3, r2
 8008570:	4098      	lsls	r0, r3
 8008572:	e7f2      	b.n	800855a <_dtoa_r+0x1fe>
 8008574:	9016      	str	r0, [sp, #88]	; 0x58
 8008576:	e7ba      	b.n	80084ee <_dtoa_r+0x192>
 8008578:	920c      	str	r2, [sp, #48]	; 0x30
 800857a:	e7c3      	b.n	8008504 <_dtoa_r+0x1a8>
 800857c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800857e:	9a03      	ldr	r2, [sp, #12]
 8008580:	1a9b      	subs	r3, r3, r2
 8008582:	930a      	str	r3, [sp, #40]	; 0x28
 8008584:	4253      	negs	r3, r2
 8008586:	930d      	str	r3, [sp, #52]	; 0x34
 8008588:	2300      	movs	r3, #0
 800858a:	9313      	str	r3, [sp, #76]	; 0x4c
 800858c:	e7c5      	b.n	800851a <_dtoa_r+0x1be>
 800858e:	2300      	movs	r3, #0
 8008590:	930f      	str	r3, [sp, #60]	; 0x3c
 8008592:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008594:	930b      	str	r3, [sp, #44]	; 0x2c
 8008596:	9307      	str	r3, [sp, #28]
 8008598:	2b00      	cmp	r3, #0
 800859a:	dc13      	bgt.n	80085c4 <_dtoa_r+0x268>
 800859c:	2301      	movs	r3, #1
 800859e:	001a      	movs	r2, r3
 80085a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80085a2:	9307      	str	r3, [sp, #28]
 80085a4:	9223      	str	r2, [sp, #140]	; 0x8c
 80085a6:	e00d      	b.n	80085c4 <_dtoa_r+0x268>
 80085a8:	2301      	movs	r3, #1
 80085aa:	e7f1      	b.n	8008590 <_dtoa_r+0x234>
 80085ac:	2300      	movs	r3, #0
 80085ae:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80085b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80085b2:	4694      	mov	ip, r2
 80085b4:	9b03      	ldr	r3, [sp, #12]
 80085b6:	4463      	add	r3, ip
 80085b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80085ba:	3301      	adds	r3, #1
 80085bc:	9307      	str	r3, [sp, #28]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	dc00      	bgt.n	80085c4 <_dtoa_r+0x268>
 80085c2:	2301      	movs	r3, #1
 80085c4:	9a04      	ldr	r2, [sp, #16]
 80085c6:	2100      	movs	r1, #0
 80085c8:	69d0      	ldr	r0, [r2, #28]
 80085ca:	2204      	movs	r2, #4
 80085cc:	0015      	movs	r5, r2
 80085ce:	3514      	adds	r5, #20
 80085d0:	429d      	cmp	r5, r3
 80085d2:	d91b      	bls.n	800860c <_dtoa_r+0x2b0>
 80085d4:	6041      	str	r1, [r0, #4]
 80085d6:	9804      	ldr	r0, [sp, #16]
 80085d8:	f001 f886 	bl	80096e8 <_Balloc>
 80085dc:	9006      	str	r0, [sp, #24]
 80085de:	2800      	cmp	r0, #0
 80085e0:	d117      	bne.n	8008612 <_dtoa_r+0x2b6>
 80085e2:	21b0      	movs	r1, #176	; 0xb0
 80085e4:	4b42      	ldr	r3, [pc, #264]	; (80086f0 <_dtoa_r+0x394>)
 80085e6:	482e      	ldr	r0, [pc, #184]	; (80086a0 <_dtoa_r+0x344>)
 80085e8:	9a06      	ldr	r2, [sp, #24]
 80085ea:	31ff      	adds	r1, #255	; 0xff
 80085ec:	e6cb      	b.n	8008386 <_dtoa_r+0x2a>
 80085ee:	2301      	movs	r3, #1
 80085f0:	e7dd      	b.n	80085ae <_dtoa_r+0x252>
 80085f2:	2300      	movs	r3, #0
 80085f4:	940f      	str	r4, [sp, #60]	; 0x3c
 80085f6:	9322      	str	r3, [sp, #136]	; 0x88
 80085f8:	3b01      	subs	r3, #1
 80085fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80085fc:	9307      	str	r3, [sp, #28]
 80085fe:	2200      	movs	r2, #0
 8008600:	3313      	adds	r3, #19
 8008602:	e7cf      	b.n	80085a4 <_dtoa_r+0x248>
 8008604:	2301      	movs	r3, #1
 8008606:	930f      	str	r3, [sp, #60]	; 0x3c
 8008608:	3b02      	subs	r3, #2
 800860a:	e7f6      	b.n	80085fa <_dtoa_r+0x29e>
 800860c:	3101      	adds	r1, #1
 800860e:	0052      	lsls	r2, r2, #1
 8008610:	e7dc      	b.n	80085cc <_dtoa_r+0x270>
 8008612:	9b04      	ldr	r3, [sp, #16]
 8008614:	9a06      	ldr	r2, [sp, #24]
 8008616:	69db      	ldr	r3, [r3, #28]
 8008618:	601a      	str	r2, [r3, #0]
 800861a:	9b07      	ldr	r3, [sp, #28]
 800861c:	2b0e      	cmp	r3, #14
 800861e:	d900      	bls.n	8008622 <_dtoa_r+0x2c6>
 8008620:	e0e5      	b.n	80087ee <_dtoa_r+0x492>
 8008622:	2c00      	cmp	r4, #0
 8008624:	d100      	bne.n	8008628 <_dtoa_r+0x2cc>
 8008626:	e0e2      	b.n	80087ee <_dtoa_r+0x492>
 8008628:	9b03      	ldr	r3, [sp, #12]
 800862a:	2b00      	cmp	r3, #0
 800862c:	dd64      	ble.n	80086f8 <_dtoa_r+0x39c>
 800862e:	210f      	movs	r1, #15
 8008630:	9a03      	ldr	r2, [sp, #12]
 8008632:	4b2b      	ldr	r3, [pc, #172]	; (80086e0 <_dtoa_r+0x384>)
 8008634:	400a      	ands	r2, r1
 8008636:	00d2      	lsls	r2, r2, #3
 8008638:	189b      	adds	r3, r3, r2
 800863a:	681e      	ldr	r6, [r3, #0]
 800863c:	685f      	ldr	r7, [r3, #4]
 800863e:	9b03      	ldr	r3, [sp, #12]
 8008640:	2402      	movs	r4, #2
 8008642:	111d      	asrs	r5, r3, #4
 8008644:	05db      	lsls	r3, r3, #23
 8008646:	d50a      	bpl.n	800865e <_dtoa_r+0x302>
 8008648:	4b2a      	ldr	r3, [pc, #168]	; (80086f4 <_dtoa_r+0x398>)
 800864a:	400d      	ands	r5, r1
 800864c:	6a1a      	ldr	r2, [r3, #32]
 800864e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008650:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008652:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008654:	f7f8 fbe2 	bl	8000e1c <__aeabi_ddiv>
 8008658:	9008      	str	r0, [sp, #32]
 800865a:	9109      	str	r1, [sp, #36]	; 0x24
 800865c:	3401      	adds	r4, #1
 800865e:	4b25      	ldr	r3, [pc, #148]	; (80086f4 <_dtoa_r+0x398>)
 8008660:	930e      	str	r3, [sp, #56]	; 0x38
 8008662:	2d00      	cmp	r5, #0
 8008664:	d108      	bne.n	8008678 <_dtoa_r+0x31c>
 8008666:	9808      	ldr	r0, [sp, #32]
 8008668:	9909      	ldr	r1, [sp, #36]	; 0x24
 800866a:	0032      	movs	r2, r6
 800866c:	003b      	movs	r3, r7
 800866e:	f7f8 fbd5 	bl	8000e1c <__aeabi_ddiv>
 8008672:	9008      	str	r0, [sp, #32]
 8008674:	9109      	str	r1, [sp, #36]	; 0x24
 8008676:	e05a      	b.n	800872e <_dtoa_r+0x3d2>
 8008678:	2301      	movs	r3, #1
 800867a:	421d      	tst	r5, r3
 800867c:	d009      	beq.n	8008692 <_dtoa_r+0x336>
 800867e:	18e4      	adds	r4, r4, r3
 8008680:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008682:	0030      	movs	r0, r6
 8008684:	681a      	ldr	r2, [r3, #0]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	0039      	movs	r1, r7
 800868a:	f7f8 ffc1 	bl	8001610 <__aeabi_dmul>
 800868e:	0006      	movs	r6, r0
 8008690:	000f      	movs	r7, r1
 8008692:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008694:	106d      	asrs	r5, r5, #1
 8008696:	3308      	adds	r3, #8
 8008698:	e7e2      	b.n	8008660 <_dtoa_r+0x304>
 800869a:	46c0      	nop			; (mov r8, r8)
 800869c:	0800ae77 	.word	0x0800ae77
 80086a0:	0800ae8e 	.word	0x0800ae8e
 80086a4:	7ff00000 	.word	0x7ff00000
 80086a8:	0000270f 	.word	0x0000270f
 80086ac:	0800ae73 	.word	0x0800ae73
 80086b0:	0800ae76 	.word	0x0800ae76
 80086b4:	0800ae39 	.word	0x0800ae39
 80086b8:	0800ae3a 	.word	0x0800ae3a
 80086bc:	3ff00000 	.word	0x3ff00000
 80086c0:	fffffc01 	.word	0xfffffc01
 80086c4:	3ff80000 	.word	0x3ff80000
 80086c8:	636f4361 	.word	0x636f4361
 80086cc:	3fd287a7 	.word	0x3fd287a7
 80086d0:	8b60c8b3 	.word	0x8b60c8b3
 80086d4:	3fc68a28 	.word	0x3fc68a28
 80086d8:	509f79fb 	.word	0x509f79fb
 80086dc:	3fd34413 	.word	0x3fd34413
 80086e0:	0800afd8 	.word	0x0800afd8
 80086e4:	00000432 	.word	0x00000432
 80086e8:	00000412 	.word	0x00000412
 80086ec:	fe100000 	.word	0xfe100000
 80086f0:	0800aee6 	.word	0x0800aee6
 80086f4:	0800afb0 	.word	0x0800afb0
 80086f8:	9b03      	ldr	r3, [sp, #12]
 80086fa:	2402      	movs	r4, #2
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d016      	beq.n	800872e <_dtoa_r+0x3d2>
 8008700:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008702:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008704:	220f      	movs	r2, #15
 8008706:	425d      	negs	r5, r3
 8008708:	402a      	ands	r2, r5
 800870a:	4bdd      	ldr	r3, [pc, #884]	; (8008a80 <_dtoa_r+0x724>)
 800870c:	00d2      	lsls	r2, r2, #3
 800870e:	189b      	adds	r3, r3, r2
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	f7f8 ff7c 	bl	8001610 <__aeabi_dmul>
 8008718:	2701      	movs	r7, #1
 800871a:	2300      	movs	r3, #0
 800871c:	9008      	str	r0, [sp, #32]
 800871e:	9109      	str	r1, [sp, #36]	; 0x24
 8008720:	4ed8      	ldr	r6, [pc, #864]	; (8008a84 <_dtoa_r+0x728>)
 8008722:	112d      	asrs	r5, r5, #4
 8008724:	2d00      	cmp	r5, #0
 8008726:	d000      	beq.n	800872a <_dtoa_r+0x3ce>
 8008728:	e091      	b.n	800884e <_dtoa_r+0x4f2>
 800872a:	2b00      	cmp	r3, #0
 800872c:	d1a1      	bne.n	8008672 <_dtoa_r+0x316>
 800872e:	9e08      	ldr	r6, [sp, #32]
 8008730:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008732:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008734:	2b00      	cmp	r3, #0
 8008736:	d100      	bne.n	800873a <_dtoa_r+0x3de>
 8008738:	e094      	b.n	8008864 <_dtoa_r+0x508>
 800873a:	2200      	movs	r2, #0
 800873c:	0030      	movs	r0, r6
 800873e:	0039      	movs	r1, r7
 8008740:	4bd1      	ldr	r3, [pc, #836]	; (8008a88 <_dtoa_r+0x72c>)
 8008742:	f7f7 fe87 	bl	8000454 <__aeabi_dcmplt>
 8008746:	2800      	cmp	r0, #0
 8008748:	d100      	bne.n	800874c <_dtoa_r+0x3f0>
 800874a:	e08b      	b.n	8008864 <_dtoa_r+0x508>
 800874c:	9b07      	ldr	r3, [sp, #28]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d100      	bne.n	8008754 <_dtoa_r+0x3f8>
 8008752:	e087      	b.n	8008864 <_dtoa_r+0x508>
 8008754:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008756:	2b00      	cmp	r3, #0
 8008758:	dd45      	ble.n	80087e6 <_dtoa_r+0x48a>
 800875a:	9b03      	ldr	r3, [sp, #12]
 800875c:	2200      	movs	r2, #0
 800875e:	3b01      	subs	r3, #1
 8008760:	930e      	str	r3, [sp, #56]	; 0x38
 8008762:	0030      	movs	r0, r6
 8008764:	4bc9      	ldr	r3, [pc, #804]	; (8008a8c <_dtoa_r+0x730>)
 8008766:	0039      	movs	r1, r7
 8008768:	f7f8 ff52 	bl	8001610 <__aeabi_dmul>
 800876c:	9008      	str	r0, [sp, #32]
 800876e:	9109      	str	r1, [sp, #36]	; 0x24
 8008770:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008772:	3401      	adds	r4, #1
 8008774:	0020      	movs	r0, r4
 8008776:	9e08      	ldr	r6, [sp, #32]
 8008778:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800877a:	9312      	str	r3, [sp, #72]	; 0x48
 800877c:	f7f9 fde0 	bl	8002340 <__aeabi_i2d>
 8008780:	0032      	movs	r2, r6
 8008782:	003b      	movs	r3, r7
 8008784:	f7f8 ff44 	bl	8001610 <__aeabi_dmul>
 8008788:	2200      	movs	r2, #0
 800878a:	4bc1      	ldr	r3, [pc, #772]	; (8008a90 <_dtoa_r+0x734>)
 800878c:	f7f7 ffe6 	bl	800075c <__aeabi_dadd>
 8008790:	4ac0      	ldr	r2, [pc, #768]	; (8008a94 <_dtoa_r+0x738>)
 8008792:	9014      	str	r0, [sp, #80]	; 0x50
 8008794:	9115      	str	r1, [sp, #84]	; 0x54
 8008796:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008798:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800879a:	4694      	mov	ip, r2
 800879c:	9308      	str	r3, [sp, #32]
 800879e:	9409      	str	r4, [sp, #36]	; 0x24
 80087a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087a2:	4463      	add	r3, ip
 80087a4:	9318      	str	r3, [sp, #96]	; 0x60
 80087a6:	9309      	str	r3, [sp, #36]	; 0x24
 80087a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d15e      	bne.n	800886c <_dtoa_r+0x510>
 80087ae:	2200      	movs	r2, #0
 80087b0:	4bb9      	ldr	r3, [pc, #740]	; (8008a98 <_dtoa_r+0x73c>)
 80087b2:	0030      	movs	r0, r6
 80087b4:	0039      	movs	r1, r7
 80087b6:	f7f9 f9ed 	bl	8001b94 <__aeabi_dsub>
 80087ba:	9a08      	ldr	r2, [sp, #32]
 80087bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80087be:	0004      	movs	r4, r0
 80087c0:	000d      	movs	r5, r1
 80087c2:	f7f7 fe5b 	bl	800047c <__aeabi_dcmpgt>
 80087c6:	2800      	cmp	r0, #0
 80087c8:	d000      	beq.n	80087cc <_dtoa_r+0x470>
 80087ca:	e2b3      	b.n	8008d34 <_dtoa_r+0x9d8>
 80087cc:	48b3      	ldr	r0, [pc, #716]	; (8008a9c <_dtoa_r+0x740>)
 80087ce:	9915      	ldr	r1, [sp, #84]	; 0x54
 80087d0:	4684      	mov	ip, r0
 80087d2:	4461      	add	r1, ip
 80087d4:	000b      	movs	r3, r1
 80087d6:	0020      	movs	r0, r4
 80087d8:	0029      	movs	r1, r5
 80087da:	9a08      	ldr	r2, [sp, #32]
 80087dc:	f7f7 fe3a 	bl	8000454 <__aeabi_dcmplt>
 80087e0:	2800      	cmp	r0, #0
 80087e2:	d000      	beq.n	80087e6 <_dtoa_r+0x48a>
 80087e4:	e2a3      	b.n	8008d2e <_dtoa_r+0x9d2>
 80087e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087e8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80087ea:	9308      	str	r3, [sp, #32]
 80087ec:	9409      	str	r4, [sp, #36]	; 0x24
 80087ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	da00      	bge.n	80087f6 <_dtoa_r+0x49a>
 80087f4:	e179      	b.n	8008aea <_dtoa_r+0x78e>
 80087f6:	9a03      	ldr	r2, [sp, #12]
 80087f8:	2a0e      	cmp	r2, #14
 80087fa:	dd00      	ble.n	80087fe <_dtoa_r+0x4a2>
 80087fc:	e175      	b.n	8008aea <_dtoa_r+0x78e>
 80087fe:	4ba0      	ldr	r3, [pc, #640]	; (8008a80 <_dtoa_r+0x724>)
 8008800:	00d2      	lsls	r2, r2, #3
 8008802:	189b      	adds	r3, r3, r2
 8008804:	681e      	ldr	r6, [r3, #0]
 8008806:	685f      	ldr	r7, [r3, #4]
 8008808:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800880a:	2b00      	cmp	r3, #0
 800880c:	db00      	blt.n	8008810 <_dtoa_r+0x4b4>
 800880e:	e0e5      	b.n	80089dc <_dtoa_r+0x680>
 8008810:	9b07      	ldr	r3, [sp, #28]
 8008812:	2b00      	cmp	r3, #0
 8008814:	dd00      	ble.n	8008818 <_dtoa_r+0x4bc>
 8008816:	e0e1      	b.n	80089dc <_dtoa_r+0x680>
 8008818:	d000      	beq.n	800881c <_dtoa_r+0x4c0>
 800881a:	e288      	b.n	8008d2e <_dtoa_r+0x9d2>
 800881c:	2200      	movs	r2, #0
 800881e:	0030      	movs	r0, r6
 8008820:	0039      	movs	r1, r7
 8008822:	4b9d      	ldr	r3, [pc, #628]	; (8008a98 <_dtoa_r+0x73c>)
 8008824:	f7f8 fef4 	bl	8001610 <__aeabi_dmul>
 8008828:	9a08      	ldr	r2, [sp, #32]
 800882a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800882c:	f7f7 fe30 	bl	8000490 <__aeabi_dcmpge>
 8008830:	9e07      	ldr	r6, [sp, #28]
 8008832:	0037      	movs	r7, r6
 8008834:	2800      	cmp	r0, #0
 8008836:	d000      	beq.n	800883a <_dtoa_r+0x4de>
 8008838:	e25f      	b.n	8008cfa <_dtoa_r+0x99e>
 800883a:	9b06      	ldr	r3, [sp, #24]
 800883c:	9a06      	ldr	r2, [sp, #24]
 800883e:	3301      	adds	r3, #1
 8008840:	9308      	str	r3, [sp, #32]
 8008842:	2331      	movs	r3, #49	; 0x31
 8008844:	7013      	strb	r3, [r2, #0]
 8008846:	9b03      	ldr	r3, [sp, #12]
 8008848:	3301      	adds	r3, #1
 800884a:	9303      	str	r3, [sp, #12]
 800884c:	e25a      	b.n	8008d04 <_dtoa_r+0x9a8>
 800884e:	423d      	tst	r5, r7
 8008850:	d005      	beq.n	800885e <_dtoa_r+0x502>
 8008852:	6832      	ldr	r2, [r6, #0]
 8008854:	6873      	ldr	r3, [r6, #4]
 8008856:	f7f8 fedb 	bl	8001610 <__aeabi_dmul>
 800885a:	003b      	movs	r3, r7
 800885c:	3401      	adds	r4, #1
 800885e:	106d      	asrs	r5, r5, #1
 8008860:	3608      	adds	r6, #8
 8008862:	e75f      	b.n	8008724 <_dtoa_r+0x3c8>
 8008864:	9b03      	ldr	r3, [sp, #12]
 8008866:	930e      	str	r3, [sp, #56]	; 0x38
 8008868:	9b07      	ldr	r3, [sp, #28]
 800886a:	e783      	b.n	8008774 <_dtoa_r+0x418>
 800886c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800886e:	4b84      	ldr	r3, [pc, #528]	; (8008a80 <_dtoa_r+0x724>)
 8008870:	3a01      	subs	r2, #1
 8008872:	00d2      	lsls	r2, r2, #3
 8008874:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008876:	189b      	adds	r3, r3, r2
 8008878:	9c08      	ldr	r4, [sp, #32]
 800887a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	2900      	cmp	r1, #0
 8008882:	d051      	beq.n	8008928 <_dtoa_r+0x5cc>
 8008884:	2000      	movs	r0, #0
 8008886:	4986      	ldr	r1, [pc, #536]	; (8008aa0 <_dtoa_r+0x744>)
 8008888:	f7f8 fac8 	bl	8000e1c <__aeabi_ddiv>
 800888c:	0022      	movs	r2, r4
 800888e:	002b      	movs	r3, r5
 8008890:	f7f9 f980 	bl	8001b94 <__aeabi_dsub>
 8008894:	9a06      	ldr	r2, [sp, #24]
 8008896:	0004      	movs	r4, r0
 8008898:	4694      	mov	ip, r2
 800889a:	000d      	movs	r5, r1
 800889c:	9b06      	ldr	r3, [sp, #24]
 800889e:	9314      	str	r3, [sp, #80]	; 0x50
 80088a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088a2:	4463      	add	r3, ip
 80088a4:	9318      	str	r3, [sp, #96]	; 0x60
 80088a6:	0039      	movs	r1, r7
 80088a8:	0030      	movs	r0, r6
 80088aa:	f7f9 fd13 	bl	80022d4 <__aeabi_d2iz>
 80088ae:	9012      	str	r0, [sp, #72]	; 0x48
 80088b0:	f7f9 fd46 	bl	8002340 <__aeabi_i2d>
 80088b4:	0002      	movs	r2, r0
 80088b6:	000b      	movs	r3, r1
 80088b8:	0030      	movs	r0, r6
 80088ba:	0039      	movs	r1, r7
 80088bc:	f7f9 f96a 	bl	8001b94 <__aeabi_dsub>
 80088c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088c2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80088c4:	3301      	adds	r3, #1
 80088c6:	9308      	str	r3, [sp, #32]
 80088c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088ca:	0006      	movs	r6, r0
 80088cc:	3330      	adds	r3, #48	; 0x30
 80088ce:	7013      	strb	r3, [r2, #0]
 80088d0:	0022      	movs	r2, r4
 80088d2:	002b      	movs	r3, r5
 80088d4:	000f      	movs	r7, r1
 80088d6:	f7f7 fdbd 	bl	8000454 <__aeabi_dcmplt>
 80088da:	2800      	cmp	r0, #0
 80088dc:	d174      	bne.n	80089c8 <_dtoa_r+0x66c>
 80088de:	0032      	movs	r2, r6
 80088e0:	003b      	movs	r3, r7
 80088e2:	2000      	movs	r0, #0
 80088e4:	4968      	ldr	r1, [pc, #416]	; (8008a88 <_dtoa_r+0x72c>)
 80088e6:	f7f9 f955 	bl	8001b94 <__aeabi_dsub>
 80088ea:	0022      	movs	r2, r4
 80088ec:	002b      	movs	r3, r5
 80088ee:	f7f7 fdb1 	bl	8000454 <__aeabi_dcmplt>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	d000      	beq.n	80088f8 <_dtoa_r+0x59c>
 80088f6:	e0d7      	b.n	8008aa8 <_dtoa_r+0x74c>
 80088f8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80088fa:	9a08      	ldr	r2, [sp, #32]
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d100      	bne.n	8008902 <_dtoa_r+0x5a6>
 8008900:	e771      	b.n	80087e6 <_dtoa_r+0x48a>
 8008902:	2200      	movs	r2, #0
 8008904:	0020      	movs	r0, r4
 8008906:	0029      	movs	r1, r5
 8008908:	4b60      	ldr	r3, [pc, #384]	; (8008a8c <_dtoa_r+0x730>)
 800890a:	f7f8 fe81 	bl	8001610 <__aeabi_dmul>
 800890e:	4b5f      	ldr	r3, [pc, #380]	; (8008a8c <_dtoa_r+0x730>)
 8008910:	0004      	movs	r4, r0
 8008912:	000d      	movs	r5, r1
 8008914:	0030      	movs	r0, r6
 8008916:	0039      	movs	r1, r7
 8008918:	2200      	movs	r2, #0
 800891a:	f7f8 fe79 	bl	8001610 <__aeabi_dmul>
 800891e:	9b08      	ldr	r3, [sp, #32]
 8008920:	0006      	movs	r6, r0
 8008922:	000f      	movs	r7, r1
 8008924:	9314      	str	r3, [sp, #80]	; 0x50
 8008926:	e7be      	b.n	80088a6 <_dtoa_r+0x54a>
 8008928:	0020      	movs	r0, r4
 800892a:	0029      	movs	r1, r5
 800892c:	f7f8 fe70 	bl	8001610 <__aeabi_dmul>
 8008930:	9a06      	ldr	r2, [sp, #24]
 8008932:	9b06      	ldr	r3, [sp, #24]
 8008934:	4694      	mov	ip, r2
 8008936:	9308      	str	r3, [sp, #32]
 8008938:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800893a:	9014      	str	r0, [sp, #80]	; 0x50
 800893c:	9115      	str	r1, [sp, #84]	; 0x54
 800893e:	4463      	add	r3, ip
 8008940:	9319      	str	r3, [sp, #100]	; 0x64
 8008942:	0030      	movs	r0, r6
 8008944:	0039      	movs	r1, r7
 8008946:	f7f9 fcc5 	bl	80022d4 <__aeabi_d2iz>
 800894a:	9018      	str	r0, [sp, #96]	; 0x60
 800894c:	f7f9 fcf8 	bl	8002340 <__aeabi_i2d>
 8008950:	0002      	movs	r2, r0
 8008952:	000b      	movs	r3, r1
 8008954:	0030      	movs	r0, r6
 8008956:	0039      	movs	r1, r7
 8008958:	f7f9 f91c 	bl	8001b94 <__aeabi_dsub>
 800895c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800895e:	9b08      	ldr	r3, [sp, #32]
 8008960:	3630      	adds	r6, #48	; 0x30
 8008962:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008964:	701e      	strb	r6, [r3, #0]
 8008966:	3301      	adds	r3, #1
 8008968:	0004      	movs	r4, r0
 800896a:	000d      	movs	r5, r1
 800896c:	9308      	str	r3, [sp, #32]
 800896e:	4293      	cmp	r3, r2
 8008970:	d12d      	bne.n	80089ce <_dtoa_r+0x672>
 8008972:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008974:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008976:	9a06      	ldr	r2, [sp, #24]
 8008978:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800897a:	4694      	mov	ip, r2
 800897c:	4463      	add	r3, ip
 800897e:	2200      	movs	r2, #0
 8008980:	9308      	str	r3, [sp, #32]
 8008982:	4b47      	ldr	r3, [pc, #284]	; (8008aa0 <_dtoa_r+0x744>)
 8008984:	f7f7 feea 	bl	800075c <__aeabi_dadd>
 8008988:	0002      	movs	r2, r0
 800898a:	000b      	movs	r3, r1
 800898c:	0020      	movs	r0, r4
 800898e:	0029      	movs	r1, r5
 8008990:	f7f7 fd74 	bl	800047c <__aeabi_dcmpgt>
 8008994:	2800      	cmp	r0, #0
 8008996:	d000      	beq.n	800899a <_dtoa_r+0x63e>
 8008998:	e086      	b.n	8008aa8 <_dtoa_r+0x74c>
 800899a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800899c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800899e:	2000      	movs	r0, #0
 80089a0:	493f      	ldr	r1, [pc, #252]	; (8008aa0 <_dtoa_r+0x744>)
 80089a2:	f7f9 f8f7 	bl	8001b94 <__aeabi_dsub>
 80089a6:	0002      	movs	r2, r0
 80089a8:	000b      	movs	r3, r1
 80089aa:	0020      	movs	r0, r4
 80089ac:	0029      	movs	r1, r5
 80089ae:	f7f7 fd51 	bl	8000454 <__aeabi_dcmplt>
 80089b2:	2800      	cmp	r0, #0
 80089b4:	d100      	bne.n	80089b8 <_dtoa_r+0x65c>
 80089b6:	e716      	b.n	80087e6 <_dtoa_r+0x48a>
 80089b8:	9b08      	ldr	r3, [sp, #32]
 80089ba:	001a      	movs	r2, r3
 80089bc:	3a01      	subs	r2, #1
 80089be:	9208      	str	r2, [sp, #32]
 80089c0:	7812      	ldrb	r2, [r2, #0]
 80089c2:	2a30      	cmp	r2, #48	; 0x30
 80089c4:	d0f8      	beq.n	80089b8 <_dtoa_r+0x65c>
 80089c6:	9308      	str	r3, [sp, #32]
 80089c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089ca:	9303      	str	r3, [sp, #12]
 80089cc:	e046      	b.n	8008a5c <_dtoa_r+0x700>
 80089ce:	2200      	movs	r2, #0
 80089d0:	4b2e      	ldr	r3, [pc, #184]	; (8008a8c <_dtoa_r+0x730>)
 80089d2:	f7f8 fe1d 	bl	8001610 <__aeabi_dmul>
 80089d6:	0006      	movs	r6, r0
 80089d8:	000f      	movs	r7, r1
 80089da:	e7b2      	b.n	8008942 <_dtoa_r+0x5e6>
 80089dc:	9b06      	ldr	r3, [sp, #24]
 80089de:	9a06      	ldr	r2, [sp, #24]
 80089e0:	930a      	str	r3, [sp, #40]	; 0x28
 80089e2:	9b07      	ldr	r3, [sp, #28]
 80089e4:	9c08      	ldr	r4, [sp, #32]
 80089e6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80089e8:	3b01      	subs	r3, #1
 80089ea:	189b      	adds	r3, r3, r2
 80089ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80089ee:	0032      	movs	r2, r6
 80089f0:	003b      	movs	r3, r7
 80089f2:	0020      	movs	r0, r4
 80089f4:	0029      	movs	r1, r5
 80089f6:	f7f8 fa11 	bl	8000e1c <__aeabi_ddiv>
 80089fa:	f7f9 fc6b 	bl	80022d4 <__aeabi_d2iz>
 80089fe:	9007      	str	r0, [sp, #28]
 8008a00:	f7f9 fc9e 	bl	8002340 <__aeabi_i2d>
 8008a04:	0032      	movs	r2, r6
 8008a06:	003b      	movs	r3, r7
 8008a08:	f7f8 fe02 	bl	8001610 <__aeabi_dmul>
 8008a0c:	0002      	movs	r2, r0
 8008a0e:	000b      	movs	r3, r1
 8008a10:	0020      	movs	r0, r4
 8008a12:	0029      	movs	r1, r5
 8008a14:	f7f9 f8be 	bl	8001b94 <__aeabi_dsub>
 8008a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a1a:	001a      	movs	r2, r3
 8008a1c:	3201      	adds	r2, #1
 8008a1e:	920a      	str	r2, [sp, #40]	; 0x28
 8008a20:	9208      	str	r2, [sp, #32]
 8008a22:	9a07      	ldr	r2, [sp, #28]
 8008a24:	3230      	adds	r2, #48	; 0x30
 8008a26:	701a      	strb	r2, [r3, #0]
 8008a28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d14f      	bne.n	8008ace <_dtoa_r+0x772>
 8008a2e:	0002      	movs	r2, r0
 8008a30:	000b      	movs	r3, r1
 8008a32:	f7f7 fe93 	bl	800075c <__aeabi_dadd>
 8008a36:	0032      	movs	r2, r6
 8008a38:	003b      	movs	r3, r7
 8008a3a:	0004      	movs	r4, r0
 8008a3c:	000d      	movs	r5, r1
 8008a3e:	f7f7 fd1d 	bl	800047c <__aeabi_dcmpgt>
 8008a42:	2800      	cmp	r0, #0
 8008a44:	d12e      	bne.n	8008aa4 <_dtoa_r+0x748>
 8008a46:	0032      	movs	r2, r6
 8008a48:	003b      	movs	r3, r7
 8008a4a:	0020      	movs	r0, r4
 8008a4c:	0029      	movs	r1, r5
 8008a4e:	f7f7 fcfb 	bl	8000448 <__aeabi_dcmpeq>
 8008a52:	2800      	cmp	r0, #0
 8008a54:	d002      	beq.n	8008a5c <_dtoa_r+0x700>
 8008a56:	9b07      	ldr	r3, [sp, #28]
 8008a58:	07de      	lsls	r6, r3, #31
 8008a5a:	d423      	bmi.n	8008aa4 <_dtoa_r+0x748>
 8008a5c:	9905      	ldr	r1, [sp, #20]
 8008a5e:	9804      	ldr	r0, [sp, #16]
 8008a60:	f000 fe86 	bl	8009770 <_Bfree>
 8008a64:	2300      	movs	r3, #0
 8008a66:	9a08      	ldr	r2, [sp, #32]
 8008a68:	7013      	strb	r3, [r2, #0]
 8008a6a:	9b03      	ldr	r3, [sp, #12]
 8008a6c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008a6e:	3301      	adds	r3, #1
 8008a70:	6013      	str	r3, [r2, #0]
 8008a72:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d100      	bne.n	8008a7a <_dtoa_r+0x71e>
 8008a78:	e4ba      	b.n	80083f0 <_dtoa_r+0x94>
 8008a7a:	9a08      	ldr	r2, [sp, #32]
 8008a7c:	601a      	str	r2, [r3, #0]
 8008a7e:	e4b7      	b.n	80083f0 <_dtoa_r+0x94>
 8008a80:	0800afd8 	.word	0x0800afd8
 8008a84:	0800afb0 	.word	0x0800afb0
 8008a88:	3ff00000 	.word	0x3ff00000
 8008a8c:	40240000 	.word	0x40240000
 8008a90:	401c0000 	.word	0x401c0000
 8008a94:	fcc00000 	.word	0xfcc00000
 8008a98:	40140000 	.word	0x40140000
 8008a9c:	7cc00000 	.word	0x7cc00000
 8008aa0:	3fe00000 	.word	0x3fe00000
 8008aa4:	9b03      	ldr	r3, [sp, #12]
 8008aa6:	930e      	str	r3, [sp, #56]	; 0x38
 8008aa8:	9b08      	ldr	r3, [sp, #32]
 8008aaa:	9308      	str	r3, [sp, #32]
 8008aac:	3b01      	subs	r3, #1
 8008aae:	781a      	ldrb	r2, [r3, #0]
 8008ab0:	2a39      	cmp	r2, #57	; 0x39
 8008ab2:	d108      	bne.n	8008ac6 <_dtoa_r+0x76a>
 8008ab4:	9a06      	ldr	r2, [sp, #24]
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d1f7      	bne.n	8008aaa <_dtoa_r+0x74e>
 8008aba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008abc:	9906      	ldr	r1, [sp, #24]
 8008abe:	3201      	adds	r2, #1
 8008ac0:	920e      	str	r2, [sp, #56]	; 0x38
 8008ac2:	2230      	movs	r2, #48	; 0x30
 8008ac4:	700a      	strb	r2, [r1, #0]
 8008ac6:	781a      	ldrb	r2, [r3, #0]
 8008ac8:	3201      	adds	r2, #1
 8008aca:	701a      	strb	r2, [r3, #0]
 8008acc:	e77c      	b.n	80089c8 <_dtoa_r+0x66c>
 8008ace:	2200      	movs	r2, #0
 8008ad0:	4ba9      	ldr	r3, [pc, #676]	; (8008d78 <_dtoa_r+0xa1c>)
 8008ad2:	f7f8 fd9d 	bl	8001610 <__aeabi_dmul>
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	2300      	movs	r3, #0
 8008ada:	0004      	movs	r4, r0
 8008adc:	000d      	movs	r5, r1
 8008ade:	f7f7 fcb3 	bl	8000448 <__aeabi_dcmpeq>
 8008ae2:	2800      	cmp	r0, #0
 8008ae4:	d100      	bne.n	8008ae8 <_dtoa_r+0x78c>
 8008ae6:	e782      	b.n	80089ee <_dtoa_r+0x692>
 8008ae8:	e7b8      	b.n	8008a5c <_dtoa_r+0x700>
 8008aea:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8008aec:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008aee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008af0:	2f00      	cmp	r7, #0
 8008af2:	d012      	beq.n	8008b1a <_dtoa_r+0x7be>
 8008af4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008af6:	2a01      	cmp	r2, #1
 8008af8:	dc6e      	bgt.n	8008bd8 <_dtoa_r+0x87c>
 8008afa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008afc:	2a00      	cmp	r2, #0
 8008afe:	d065      	beq.n	8008bcc <_dtoa_r+0x870>
 8008b00:	4a9e      	ldr	r2, [pc, #632]	; (8008d7c <_dtoa_r+0xa20>)
 8008b02:	189b      	adds	r3, r3, r2
 8008b04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b06:	2101      	movs	r1, #1
 8008b08:	18d2      	adds	r2, r2, r3
 8008b0a:	920a      	str	r2, [sp, #40]	; 0x28
 8008b0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b0e:	9804      	ldr	r0, [sp, #16]
 8008b10:	18d3      	adds	r3, r2, r3
 8008b12:	930c      	str	r3, [sp, #48]	; 0x30
 8008b14:	f000 ff28 	bl	8009968 <__i2b>
 8008b18:	0007      	movs	r7, r0
 8008b1a:	2c00      	cmp	r4, #0
 8008b1c:	d00e      	beq.n	8008b3c <_dtoa_r+0x7e0>
 8008b1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	dd0b      	ble.n	8008b3c <_dtoa_r+0x7e0>
 8008b24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b26:	0023      	movs	r3, r4
 8008b28:	4294      	cmp	r4, r2
 8008b2a:	dd00      	ble.n	8008b2e <_dtoa_r+0x7d2>
 8008b2c:	0013      	movs	r3, r2
 8008b2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b30:	1ae4      	subs	r4, r4, r3
 8008b32:	1ad2      	subs	r2, r2, r3
 8008b34:	920a      	str	r2, [sp, #40]	; 0x28
 8008b36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b38:	1ad3      	subs	r3, r2, r3
 8008b3a:	930c      	str	r3, [sp, #48]	; 0x30
 8008b3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d01e      	beq.n	8008b80 <_dtoa_r+0x824>
 8008b42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d05c      	beq.n	8008c02 <_dtoa_r+0x8a6>
 8008b48:	2d00      	cmp	r5, #0
 8008b4a:	dd10      	ble.n	8008b6e <_dtoa_r+0x812>
 8008b4c:	0039      	movs	r1, r7
 8008b4e:	002a      	movs	r2, r5
 8008b50:	9804      	ldr	r0, [sp, #16]
 8008b52:	f000 ffd1 	bl	8009af8 <__pow5mult>
 8008b56:	9a05      	ldr	r2, [sp, #20]
 8008b58:	0001      	movs	r1, r0
 8008b5a:	0007      	movs	r7, r0
 8008b5c:	9804      	ldr	r0, [sp, #16]
 8008b5e:	f000 ff1b 	bl	8009998 <__multiply>
 8008b62:	0006      	movs	r6, r0
 8008b64:	9905      	ldr	r1, [sp, #20]
 8008b66:	9804      	ldr	r0, [sp, #16]
 8008b68:	f000 fe02 	bl	8009770 <_Bfree>
 8008b6c:	9605      	str	r6, [sp, #20]
 8008b6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b70:	1b5a      	subs	r2, r3, r5
 8008b72:	42ab      	cmp	r3, r5
 8008b74:	d004      	beq.n	8008b80 <_dtoa_r+0x824>
 8008b76:	9905      	ldr	r1, [sp, #20]
 8008b78:	9804      	ldr	r0, [sp, #16]
 8008b7a:	f000 ffbd 	bl	8009af8 <__pow5mult>
 8008b7e:	9005      	str	r0, [sp, #20]
 8008b80:	2101      	movs	r1, #1
 8008b82:	9804      	ldr	r0, [sp, #16]
 8008b84:	f000 fef0 	bl	8009968 <__i2b>
 8008b88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b8a:	0006      	movs	r6, r0
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	dd3a      	ble.n	8008c06 <_dtoa_r+0x8aa>
 8008b90:	001a      	movs	r2, r3
 8008b92:	0001      	movs	r1, r0
 8008b94:	9804      	ldr	r0, [sp, #16]
 8008b96:	f000 ffaf 	bl	8009af8 <__pow5mult>
 8008b9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b9c:	0006      	movs	r6, r0
 8008b9e:	2500      	movs	r5, #0
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	dc38      	bgt.n	8008c16 <_dtoa_r+0x8ba>
 8008ba4:	2500      	movs	r5, #0
 8008ba6:	9b08      	ldr	r3, [sp, #32]
 8008ba8:	42ab      	cmp	r3, r5
 8008baa:	d130      	bne.n	8008c0e <_dtoa_r+0x8b2>
 8008bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bae:	031b      	lsls	r3, r3, #12
 8008bb0:	42ab      	cmp	r3, r5
 8008bb2:	d12c      	bne.n	8008c0e <_dtoa_r+0x8b2>
 8008bb4:	4b72      	ldr	r3, [pc, #456]	; (8008d80 <_dtoa_r+0xa24>)
 8008bb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bb8:	4213      	tst	r3, r2
 8008bba:	d028      	beq.n	8008c0e <_dtoa_r+0x8b2>
 8008bbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bbe:	3501      	adds	r5, #1
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	930a      	str	r3, [sp, #40]	; 0x28
 8008bc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	930c      	str	r3, [sp, #48]	; 0x30
 8008bca:	e020      	b.n	8008c0e <_dtoa_r+0x8b2>
 8008bcc:	2336      	movs	r3, #54	; 0x36
 8008bce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008bd0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008bd2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008bd4:	1a9b      	subs	r3, r3, r2
 8008bd6:	e795      	b.n	8008b04 <_dtoa_r+0x7a8>
 8008bd8:	9b07      	ldr	r3, [sp, #28]
 8008bda:	1e5d      	subs	r5, r3, #1
 8008bdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bde:	42ab      	cmp	r3, r5
 8008be0:	db07      	blt.n	8008bf2 <_dtoa_r+0x896>
 8008be2:	1b5d      	subs	r5, r3, r5
 8008be4:	9b07      	ldr	r3, [sp, #28]
 8008be6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	da8b      	bge.n	8008b04 <_dtoa_r+0x7a8>
 8008bec:	1ae4      	subs	r4, r4, r3
 8008bee:	2300      	movs	r3, #0
 8008bf0:	e788      	b.n	8008b04 <_dtoa_r+0x7a8>
 8008bf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bf4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008bf6:	1aeb      	subs	r3, r5, r3
 8008bf8:	18d3      	adds	r3, r2, r3
 8008bfa:	950d      	str	r5, [sp, #52]	; 0x34
 8008bfc:	9313      	str	r3, [sp, #76]	; 0x4c
 8008bfe:	2500      	movs	r5, #0
 8008c00:	e7f0      	b.n	8008be4 <_dtoa_r+0x888>
 8008c02:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008c04:	e7b7      	b.n	8008b76 <_dtoa_r+0x81a>
 8008c06:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c08:	2500      	movs	r5, #0
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	ddca      	ble.n	8008ba4 <_dtoa_r+0x848>
 8008c0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008c10:	2001      	movs	r0, #1
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d008      	beq.n	8008c28 <_dtoa_r+0x8cc>
 8008c16:	6933      	ldr	r3, [r6, #16]
 8008c18:	3303      	adds	r3, #3
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	18f3      	adds	r3, r6, r3
 8008c1e:	6858      	ldr	r0, [r3, #4]
 8008c20:	f000 fe5a 	bl	80098d8 <__hi0bits>
 8008c24:	2320      	movs	r3, #32
 8008c26:	1a18      	subs	r0, r3, r0
 8008c28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c2a:	1818      	adds	r0, r3, r0
 8008c2c:	0002      	movs	r2, r0
 8008c2e:	231f      	movs	r3, #31
 8008c30:	401a      	ands	r2, r3
 8008c32:	4218      	tst	r0, r3
 8008c34:	d047      	beq.n	8008cc6 <_dtoa_r+0x96a>
 8008c36:	3301      	adds	r3, #1
 8008c38:	1a9b      	subs	r3, r3, r2
 8008c3a:	2b04      	cmp	r3, #4
 8008c3c:	dd3f      	ble.n	8008cbe <_dtoa_r+0x962>
 8008c3e:	231c      	movs	r3, #28
 8008c40:	1a9b      	subs	r3, r3, r2
 8008c42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c44:	18e4      	adds	r4, r4, r3
 8008c46:	18d2      	adds	r2, r2, r3
 8008c48:	920a      	str	r2, [sp, #40]	; 0x28
 8008c4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c4c:	18d3      	adds	r3, r2, r3
 8008c4e:	930c      	str	r3, [sp, #48]	; 0x30
 8008c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	dd05      	ble.n	8008c62 <_dtoa_r+0x906>
 8008c56:	001a      	movs	r2, r3
 8008c58:	9905      	ldr	r1, [sp, #20]
 8008c5a:	9804      	ldr	r0, [sp, #16]
 8008c5c:	f000 ffa8 	bl	8009bb0 <__lshift>
 8008c60:	9005      	str	r0, [sp, #20]
 8008c62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	dd05      	ble.n	8008c74 <_dtoa_r+0x918>
 8008c68:	0031      	movs	r1, r6
 8008c6a:	001a      	movs	r2, r3
 8008c6c:	9804      	ldr	r0, [sp, #16]
 8008c6e:	f000 ff9f 	bl	8009bb0 <__lshift>
 8008c72:	0006      	movs	r6, r0
 8008c74:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d027      	beq.n	8008cca <_dtoa_r+0x96e>
 8008c7a:	0031      	movs	r1, r6
 8008c7c:	9805      	ldr	r0, [sp, #20]
 8008c7e:	f001 f805 	bl	8009c8c <__mcmp>
 8008c82:	2800      	cmp	r0, #0
 8008c84:	da21      	bge.n	8008cca <_dtoa_r+0x96e>
 8008c86:	9b03      	ldr	r3, [sp, #12]
 8008c88:	220a      	movs	r2, #10
 8008c8a:	3b01      	subs	r3, #1
 8008c8c:	9303      	str	r3, [sp, #12]
 8008c8e:	9905      	ldr	r1, [sp, #20]
 8008c90:	2300      	movs	r3, #0
 8008c92:	9804      	ldr	r0, [sp, #16]
 8008c94:	f000 fd90 	bl	80097b8 <__multadd>
 8008c98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c9a:	9005      	str	r0, [sp, #20]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d100      	bne.n	8008ca2 <_dtoa_r+0x946>
 8008ca0:	e15d      	b.n	8008f5e <_dtoa_r+0xc02>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	0039      	movs	r1, r7
 8008ca6:	220a      	movs	r2, #10
 8008ca8:	9804      	ldr	r0, [sp, #16]
 8008caa:	f000 fd85 	bl	80097b8 <__multadd>
 8008cae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cb0:	0007      	movs	r7, r0
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	dc49      	bgt.n	8008d4a <_dtoa_r+0x9ee>
 8008cb6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cb8:	2b02      	cmp	r3, #2
 8008cba:	dc0e      	bgt.n	8008cda <_dtoa_r+0x97e>
 8008cbc:	e045      	b.n	8008d4a <_dtoa_r+0x9ee>
 8008cbe:	2b04      	cmp	r3, #4
 8008cc0:	d0c6      	beq.n	8008c50 <_dtoa_r+0x8f4>
 8008cc2:	331c      	adds	r3, #28
 8008cc4:	e7bd      	b.n	8008c42 <_dtoa_r+0x8e6>
 8008cc6:	0013      	movs	r3, r2
 8008cc8:	e7fb      	b.n	8008cc2 <_dtoa_r+0x966>
 8008cca:	9b07      	ldr	r3, [sp, #28]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	dc36      	bgt.n	8008d3e <_dtoa_r+0x9e2>
 8008cd0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	dd33      	ble.n	8008d3e <_dtoa_r+0x9e2>
 8008cd6:	9b07      	ldr	r3, [sp, #28]
 8008cd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d10c      	bne.n	8008cfa <_dtoa_r+0x99e>
 8008ce0:	0031      	movs	r1, r6
 8008ce2:	2205      	movs	r2, #5
 8008ce4:	9804      	ldr	r0, [sp, #16]
 8008ce6:	f000 fd67 	bl	80097b8 <__multadd>
 8008cea:	0006      	movs	r6, r0
 8008cec:	0001      	movs	r1, r0
 8008cee:	9805      	ldr	r0, [sp, #20]
 8008cf0:	f000 ffcc 	bl	8009c8c <__mcmp>
 8008cf4:	2800      	cmp	r0, #0
 8008cf6:	dd00      	ble.n	8008cfa <_dtoa_r+0x99e>
 8008cf8:	e59f      	b.n	800883a <_dtoa_r+0x4de>
 8008cfa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008cfc:	43db      	mvns	r3, r3
 8008cfe:	9303      	str	r3, [sp, #12]
 8008d00:	9b06      	ldr	r3, [sp, #24]
 8008d02:	9308      	str	r3, [sp, #32]
 8008d04:	2500      	movs	r5, #0
 8008d06:	0031      	movs	r1, r6
 8008d08:	9804      	ldr	r0, [sp, #16]
 8008d0a:	f000 fd31 	bl	8009770 <_Bfree>
 8008d0e:	2f00      	cmp	r7, #0
 8008d10:	d100      	bne.n	8008d14 <_dtoa_r+0x9b8>
 8008d12:	e6a3      	b.n	8008a5c <_dtoa_r+0x700>
 8008d14:	2d00      	cmp	r5, #0
 8008d16:	d005      	beq.n	8008d24 <_dtoa_r+0x9c8>
 8008d18:	42bd      	cmp	r5, r7
 8008d1a:	d003      	beq.n	8008d24 <_dtoa_r+0x9c8>
 8008d1c:	0029      	movs	r1, r5
 8008d1e:	9804      	ldr	r0, [sp, #16]
 8008d20:	f000 fd26 	bl	8009770 <_Bfree>
 8008d24:	0039      	movs	r1, r7
 8008d26:	9804      	ldr	r0, [sp, #16]
 8008d28:	f000 fd22 	bl	8009770 <_Bfree>
 8008d2c:	e696      	b.n	8008a5c <_dtoa_r+0x700>
 8008d2e:	2600      	movs	r6, #0
 8008d30:	0037      	movs	r7, r6
 8008d32:	e7e2      	b.n	8008cfa <_dtoa_r+0x99e>
 8008d34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d36:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8008d38:	9303      	str	r3, [sp, #12]
 8008d3a:	0037      	movs	r7, r6
 8008d3c:	e57d      	b.n	800883a <_dtoa_r+0x4de>
 8008d3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d100      	bne.n	8008d46 <_dtoa_r+0x9ea>
 8008d44:	e0c3      	b.n	8008ece <_dtoa_r+0xb72>
 8008d46:	9b07      	ldr	r3, [sp, #28]
 8008d48:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d4a:	2c00      	cmp	r4, #0
 8008d4c:	dd05      	ble.n	8008d5a <_dtoa_r+0x9fe>
 8008d4e:	0039      	movs	r1, r7
 8008d50:	0022      	movs	r2, r4
 8008d52:	9804      	ldr	r0, [sp, #16]
 8008d54:	f000 ff2c 	bl	8009bb0 <__lshift>
 8008d58:	0007      	movs	r7, r0
 8008d5a:	0038      	movs	r0, r7
 8008d5c:	2d00      	cmp	r5, #0
 8008d5e:	d024      	beq.n	8008daa <_dtoa_r+0xa4e>
 8008d60:	6879      	ldr	r1, [r7, #4]
 8008d62:	9804      	ldr	r0, [sp, #16]
 8008d64:	f000 fcc0 	bl	80096e8 <_Balloc>
 8008d68:	1e04      	subs	r4, r0, #0
 8008d6a:	d111      	bne.n	8008d90 <_dtoa_r+0xa34>
 8008d6c:	0022      	movs	r2, r4
 8008d6e:	4b05      	ldr	r3, [pc, #20]	; (8008d84 <_dtoa_r+0xa28>)
 8008d70:	4805      	ldr	r0, [pc, #20]	; (8008d88 <_dtoa_r+0xa2c>)
 8008d72:	4906      	ldr	r1, [pc, #24]	; (8008d8c <_dtoa_r+0xa30>)
 8008d74:	f7ff fb07 	bl	8008386 <_dtoa_r+0x2a>
 8008d78:	40240000 	.word	0x40240000
 8008d7c:	00000433 	.word	0x00000433
 8008d80:	7ff00000 	.word	0x7ff00000
 8008d84:	0800aee6 	.word	0x0800aee6
 8008d88:	0800ae8e 	.word	0x0800ae8e
 8008d8c:	000002ef 	.word	0x000002ef
 8008d90:	0039      	movs	r1, r7
 8008d92:	693a      	ldr	r2, [r7, #16]
 8008d94:	310c      	adds	r1, #12
 8008d96:	3202      	adds	r2, #2
 8008d98:	0092      	lsls	r2, r2, #2
 8008d9a:	300c      	adds	r0, #12
 8008d9c:	f7ff fa3a 	bl	8008214 <memcpy>
 8008da0:	2201      	movs	r2, #1
 8008da2:	0021      	movs	r1, r4
 8008da4:	9804      	ldr	r0, [sp, #16]
 8008da6:	f000 ff03 	bl	8009bb0 <__lshift>
 8008daa:	9b06      	ldr	r3, [sp, #24]
 8008dac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008dae:	9307      	str	r3, [sp, #28]
 8008db0:	3b01      	subs	r3, #1
 8008db2:	189b      	adds	r3, r3, r2
 8008db4:	2201      	movs	r2, #1
 8008db6:	003d      	movs	r5, r7
 8008db8:	0007      	movs	r7, r0
 8008dba:	930e      	str	r3, [sp, #56]	; 0x38
 8008dbc:	9b08      	ldr	r3, [sp, #32]
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	930d      	str	r3, [sp, #52]	; 0x34
 8008dc2:	0031      	movs	r1, r6
 8008dc4:	9805      	ldr	r0, [sp, #20]
 8008dc6:	f7ff fa39 	bl	800823c <quorem>
 8008dca:	0029      	movs	r1, r5
 8008dcc:	0004      	movs	r4, r0
 8008dce:	900b      	str	r0, [sp, #44]	; 0x2c
 8008dd0:	9805      	ldr	r0, [sp, #20]
 8008dd2:	f000 ff5b 	bl	8009c8c <__mcmp>
 8008dd6:	003a      	movs	r2, r7
 8008dd8:	900c      	str	r0, [sp, #48]	; 0x30
 8008dda:	0031      	movs	r1, r6
 8008ddc:	9804      	ldr	r0, [sp, #16]
 8008dde:	f000 ff71 	bl	8009cc4 <__mdiff>
 8008de2:	2201      	movs	r2, #1
 8008de4:	68c3      	ldr	r3, [r0, #12]
 8008de6:	3430      	adds	r4, #48	; 0x30
 8008de8:	9008      	str	r0, [sp, #32]
 8008dea:	920a      	str	r2, [sp, #40]	; 0x28
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d104      	bne.n	8008dfa <_dtoa_r+0xa9e>
 8008df0:	0001      	movs	r1, r0
 8008df2:	9805      	ldr	r0, [sp, #20]
 8008df4:	f000 ff4a 	bl	8009c8c <__mcmp>
 8008df8:	900a      	str	r0, [sp, #40]	; 0x28
 8008dfa:	9908      	ldr	r1, [sp, #32]
 8008dfc:	9804      	ldr	r0, [sp, #16]
 8008dfe:	f000 fcb7 	bl	8009770 <_Bfree>
 8008e02:	9b07      	ldr	r3, [sp, #28]
 8008e04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e06:	3301      	adds	r3, #1
 8008e08:	9308      	str	r3, [sp, #32]
 8008e0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e10:	4313      	orrs	r3, r2
 8008e12:	d109      	bne.n	8008e28 <_dtoa_r+0xacc>
 8008e14:	2c39      	cmp	r4, #57	; 0x39
 8008e16:	d022      	beq.n	8008e5e <_dtoa_r+0xb02>
 8008e18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	dd01      	ble.n	8008e22 <_dtoa_r+0xac6>
 8008e1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008e20:	3431      	adds	r4, #49	; 0x31
 8008e22:	9b07      	ldr	r3, [sp, #28]
 8008e24:	701c      	strb	r4, [r3, #0]
 8008e26:	e76e      	b.n	8008d06 <_dtoa_r+0x9aa>
 8008e28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	db04      	blt.n	8008e38 <_dtoa_r+0xadc>
 8008e2e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008e30:	4313      	orrs	r3, r2
 8008e32:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e34:	4313      	orrs	r3, r2
 8008e36:	d11e      	bne.n	8008e76 <_dtoa_r+0xb1a>
 8008e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	ddf1      	ble.n	8008e22 <_dtoa_r+0xac6>
 8008e3e:	9905      	ldr	r1, [sp, #20]
 8008e40:	2201      	movs	r2, #1
 8008e42:	9804      	ldr	r0, [sp, #16]
 8008e44:	f000 feb4 	bl	8009bb0 <__lshift>
 8008e48:	0031      	movs	r1, r6
 8008e4a:	9005      	str	r0, [sp, #20]
 8008e4c:	f000 ff1e 	bl	8009c8c <__mcmp>
 8008e50:	2800      	cmp	r0, #0
 8008e52:	dc02      	bgt.n	8008e5a <_dtoa_r+0xafe>
 8008e54:	d1e5      	bne.n	8008e22 <_dtoa_r+0xac6>
 8008e56:	07e3      	lsls	r3, r4, #31
 8008e58:	d5e3      	bpl.n	8008e22 <_dtoa_r+0xac6>
 8008e5a:	2c39      	cmp	r4, #57	; 0x39
 8008e5c:	d1df      	bne.n	8008e1e <_dtoa_r+0xac2>
 8008e5e:	2339      	movs	r3, #57	; 0x39
 8008e60:	9a07      	ldr	r2, [sp, #28]
 8008e62:	7013      	strb	r3, [r2, #0]
 8008e64:	9b08      	ldr	r3, [sp, #32]
 8008e66:	9308      	str	r3, [sp, #32]
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	781a      	ldrb	r2, [r3, #0]
 8008e6c:	2a39      	cmp	r2, #57	; 0x39
 8008e6e:	d063      	beq.n	8008f38 <_dtoa_r+0xbdc>
 8008e70:	3201      	adds	r2, #1
 8008e72:	701a      	strb	r2, [r3, #0]
 8008e74:	e747      	b.n	8008d06 <_dtoa_r+0x9aa>
 8008e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	dd03      	ble.n	8008e84 <_dtoa_r+0xb28>
 8008e7c:	2c39      	cmp	r4, #57	; 0x39
 8008e7e:	d0ee      	beq.n	8008e5e <_dtoa_r+0xb02>
 8008e80:	3401      	adds	r4, #1
 8008e82:	e7ce      	b.n	8008e22 <_dtoa_r+0xac6>
 8008e84:	9b07      	ldr	r3, [sp, #28]
 8008e86:	9a07      	ldr	r2, [sp, #28]
 8008e88:	701c      	strb	r4, [r3, #0]
 8008e8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d03e      	beq.n	8008f0e <_dtoa_r+0xbb2>
 8008e90:	2300      	movs	r3, #0
 8008e92:	220a      	movs	r2, #10
 8008e94:	9905      	ldr	r1, [sp, #20]
 8008e96:	9804      	ldr	r0, [sp, #16]
 8008e98:	f000 fc8e 	bl	80097b8 <__multadd>
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	9005      	str	r0, [sp, #20]
 8008ea0:	220a      	movs	r2, #10
 8008ea2:	0029      	movs	r1, r5
 8008ea4:	9804      	ldr	r0, [sp, #16]
 8008ea6:	42bd      	cmp	r5, r7
 8008ea8:	d106      	bne.n	8008eb8 <_dtoa_r+0xb5c>
 8008eaa:	f000 fc85 	bl	80097b8 <__multadd>
 8008eae:	0005      	movs	r5, r0
 8008eb0:	0007      	movs	r7, r0
 8008eb2:	9b08      	ldr	r3, [sp, #32]
 8008eb4:	9307      	str	r3, [sp, #28]
 8008eb6:	e784      	b.n	8008dc2 <_dtoa_r+0xa66>
 8008eb8:	f000 fc7e 	bl	80097b8 <__multadd>
 8008ebc:	0039      	movs	r1, r7
 8008ebe:	0005      	movs	r5, r0
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	220a      	movs	r2, #10
 8008ec4:	9804      	ldr	r0, [sp, #16]
 8008ec6:	f000 fc77 	bl	80097b8 <__multadd>
 8008eca:	0007      	movs	r7, r0
 8008ecc:	e7f1      	b.n	8008eb2 <_dtoa_r+0xb56>
 8008ece:	9b07      	ldr	r3, [sp, #28]
 8008ed0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ed2:	2500      	movs	r5, #0
 8008ed4:	0031      	movs	r1, r6
 8008ed6:	9805      	ldr	r0, [sp, #20]
 8008ed8:	f7ff f9b0 	bl	800823c <quorem>
 8008edc:	9b06      	ldr	r3, [sp, #24]
 8008ede:	3030      	adds	r0, #48	; 0x30
 8008ee0:	5558      	strb	r0, [r3, r5]
 8008ee2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ee4:	3501      	adds	r5, #1
 8008ee6:	0004      	movs	r4, r0
 8008ee8:	42ab      	cmp	r3, r5
 8008eea:	dd07      	ble.n	8008efc <_dtoa_r+0xba0>
 8008eec:	2300      	movs	r3, #0
 8008eee:	220a      	movs	r2, #10
 8008ef0:	9905      	ldr	r1, [sp, #20]
 8008ef2:	9804      	ldr	r0, [sp, #16]
 8008ef4:	f000 fc60 	bl	80097b8 <__multadd>
 8008ef8:	9005      	str	r0, [sp, #20]
 8008efa:	e7eb      	b.n	8008ed4 <_dtoa_r+0xb78>
 8008efc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008efe:	2301      	movs	r3, #1
 8008f00:	2a00      	cmp	r2, #0
 8008f02:	dd00      	ble.n	8008f06 <_dtoa_r+0xbaa>
 8008f04:	0013      	movs	r3, r2
 8008f06:	2500      	movs	r5, #0
 8008f08:	9a06      	ldr	r2, [sp, #24]
 8008f0a:	18d3      	adds	r3, r2, r3
 8008f0c:	9308      	str	r3, [sp, #32]
 8008f0e:	9905      	ldr	r1, [sp, #20]
 8008f10:	2201      	movs	r2, #1
 8008f12:	9804      	ldr	r0, [sp, #16]
 8008f14:	f000 fe4c 	bl	8009bb0 <__lshift>
 8008f18:	0031      	movs	r1, r6
 8008f1a:	9005      	str	r0, [sp, #20]
 8008f1c:	f000 feb6 	bl	8009c8c <__mcmp>
 8008f20:	2800      	cmp	r0, #0
 8008f22:	dc9f      	bgt.n	8008e64 <_dtoa_r+0xb08>
 8008f24:	d101      	bne.n	8008f2a <_dtoa_r+0xbce>
 8008f26:	07e4      	lsls	r4, r4, #31
 8008f28:	d49c      	bmi.n	8008e64 <_dtoa_r+0xb08>
 8008f2a:	9b08      	ldr	r3, [sp, #32]
 8008f2c:	9308      	str	r3, [sp, #32]
 8008f2e:	3b01      	subs	r3, #1
 8008f30:	781a      	ldrb	r2, [r3, #0]
 8008f32:	2a30      	cmp	r2, #48	; 0x30
 8008f34:	d0fa      	beq.n	8008f2c <_dtoa_r+0xbd0>
 8008f36:	e6e6      	b.n	8008d06 <_dtoa_r+0x9aa>
 8008f38:	9a06      	ldr	r2, [sp, #24]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d193      	bne.n	8008e66 <_dtoa_r+0xb0a>
 8008f3e:	9b03      	ldr	r3, [sp, #12]
 8008f40:	3301      	adds	r3, #1
 8008f42:	9303      	str	r3, [sp, #12]
 8008f44:	2331      	movs	r3, #49	; 0x31
 8008f46:	7013      	strb	r3, [r2, #0]
 8008f48:	e6dd      	b.n	8008d06 <_dtoa_r+0x9aa>
 8008f4a:	4b09      	ldr	r3, [pc, #36]	; (8008f70 <_dtoa_r+0xc14>)
 8008f4c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008f4e:	9306      	str	r3, [sp, #24]
 8008f50:	4b08      	ldr	r3, [pc, #32]	; (8008f74 <_dtoa_r+0xc18>)
 8008f52:	2a00      	cmp	r2, #0
 8008f54:	d001      	beq.n	8008f5a <_dtoa_r+0xbfe>
 8008f56:	f7ff fa49 	bl	80083ec <_dtoa_r+0x90>
 8008f5a:	f7ff fa49 	bl	80083f0 <_dtoa_r+0x94>
 8008f5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	dcb6      	bgt.n	8008ed2 <_dtoa_r+0xb76>
 8008f64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f66:	2b02      	cmp	r3, #2
 8008f68:	dd00      	ble.n	8008f6c <_dtoa_r+0xc10>
 8008f6a:	e6b6      	b.n	8008cda <_dtoa_r+0x97e>
 8008f6c:	e7b1      	b.n	8008ed2 <_dtoa_r+0xb76>
 8008f6e:	46c0      	nop			; (mov r8, r8)
 8008f70:	0800ae6a 	.word	0x0800ae6a
 8008f74:	0800ae72 	.word	0x0800ae72

08008f78 <_free_r>:
 8008f78:	b570      	push	{r4, r5, r6, lr}
 8008f7a:	0005      	movs	r5, r0
 8008f7c:	2900      	cmp	r1, #0
 8008f7e:	d010      	beq.n	8008fa2 <_free_r+0x2a>
 8008f80:	1f0c      	subs	r4, r1, #4
 8008f82:	6823      	ldr	r3, [r4, #0]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	da00      	bge.n	8008f8a <_free_r+0x12>
 8008f88:	18e4      	adds	r4, r4, r3
 8008f8a:	0028      	movs	r0, r5
 8008f8c:	f7fd f9ce 	bl	800632c <__malloc_lock>
 8008f90:	4a1d      	ldr	r2, [pc, #116]	; (8009008 <_free_r+0x90>)
 8008f92:	6813      	ldr	r3, [r2, #0]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d105      	bne.n	8008fa4 <_free_r+0x2c>
 8008f98:	6063      	str	r3, [r4, #4]
 8008f9a:	6014      	str	r4, [r2, #0]
 8008f9c:	0028      	movs	r0, r5
 8008f9e:	f7fd f9cd 	bl	800633c <__malloc_unlock>
 8008fa2:	bd70      	pop	{r4, r5, r6, pc}
 8008fa4:	42a3      	cmp	r3, r4
 8008fa6:	d908      	bls.n	8008fba <_free_r+0x42>
 8008fa8:	6820      	ldr	r0, [r4, #0]
 8008faa:	1821      	adds	r1, r4, r0
 8008fac:	428b      	cmp	r3, r1
 8008fae:	d1f3      	bne.n	8008f98 <_free_r+0x20>
 8008fb0:	6819      	ldr	r1, [r3, #0]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	1809      	adds	r1, r1, r0
 8008fb6:	6021      	str	r1, [r4, #0]
 8008fb8:	e7ee      	b.n	8008f98 <_free_r+0x20>
 8008fba:	001a      	movs	r2, r3
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d001      	beq.n	8008fc6 <_free_r+0x4e>
 8008fc2:	42a3      	cmp	r3, r4
 8008fc4:	d9f9      	bls.n	8008fba <_free_r+0x42>
 8008fc6:	6811      	ldr	r1, [r2, #0]
 8008fc8:	1850      	adds	r0, r2, r1
 8008fca:	42a0      	cmp	r0, r4
 8008fcc:	d10b      	bne.n	8008fe6 <_free_r+0x6e>
 8008fce:	6820      	ldr	r0, [r4, #0]
 8008fd0:	1809      	adds	r1, r1, r0
 8008fd2:	1850      	adds	r0, r2, r1
 8008fd4:	6011      	str	r1, [r2, #0]
 8008fd6:	4283      	cmp	r3, r0
 8008fd8:	d1e0      	bne.n	8008f9c <_free_r+0x24>
 8008fda:	6818      	ldr	r0, [r3, #0]
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	1841      	adds	r1, r0, r1
 8008fe0:	6011      	str	r1, [r2, #0]
 8008fe2:	6053      	str	r3, [r2, #4]
 8008fe4:	e7da      	b.n	8008f9c <_free_r+0x24>
 8008fe6:	42a0      	cmp	r0, r4
 8008fe8:	d902      	bls.n	8008ff0 <_free_r+0x78>
 8008fea:	230c      	movs	r3, #12
 8008fec:	602b      	str	r3, [r5, #0]
 8008fee:	e7d5      	b.n	8008f9c <_free_r+0x24>
 8008ff0:	6820      	ldr	r0, [r4, #0]
 8008ff2:	1821      	adds	r1, r4, r0
 8008ff4:	428b      	cmp	r3, r1
 8008ff6:	d103      	bne.n	8009000 <_free_r+0x88>
 8008ff8:	6819      	ldr	r1, [r3, #0]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	1809      	adds	r1, r1, r0
 8008ffe:	6021      	str	r1, [r4, #0]
 8009000:	6063      	str	r3, [r4, #4]
 8009002:	6054      	str	r4, [r2, #4]
 8009004:	e7ca      	b.n	8008f9c <_free_r+0x24>
 8009006:	46c0      	nop			; (mov r8, r8)
 8009008:	20000578 	.word	0x20000578

0800900c <rshift>:
 800900c:	0002      	movs	r2, r0
 800900e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009010:	6904      	ldr	r4, [r0, #16]
 8009012:	114b      	asrs	r3, r1, #5
 8009014:	b085      	sub	sp, #20
 8009016:	3214      	adds	r2, #20
 8009018:	9302      	str	r3, [sp, #8]
 800901a:	114d      	asrs	r5, r1, #5
 800901c:	0013      	movs	r3, r2
 800901e:	42ac      	cmp	r4, r5
 8009020:	dd32      	ble.n	8009088 <rshift+0x7c>
 8009022:	261f      	movs	r6, #31
 8009024:	000f      	movs	r7, r1
 8009026:	114b      	asrs	r3, r1, #5
 8009028:	009b      	lsls	r3, r3, #2
 800902a:	00a5      	lsls	r5, r4, #2
 800902c:	18d3      	adds	r3, r2, r3
 800902e:	4037      	ands	r7, r6
 8009030:	1955      	adds	r5, r2, r5
 8009032:	9300      	str	r3, [sp, #0]
 8009034:	9701      	str	r7, [sp, #4]
 8009036:	4231      	tst	r1, r6
 8009038:	d10d      	bne.n	8009056 <rshift+0x4a>
 800903a:	0016      	movs	r6, r2
 800903c:	0019      	movs	r1, r3
 800903e:	428d      	cmp	r5, r1
 8009040:	d836      	bhi.n	80090b0 <rshift+0xa4>
 8009042:	9900      	ldr	r1, [sp, #0]
 8009044:	2300      	movs	r3, #0
 8009046:	3903      	subs	r1, #3
 8009048:	428d      	cmp	r5, r1
 800904a:	d302      	bcc.n	8009052 <rshift+0x46>
 800904c:	9b02      	ldr	r3, [sp, #8]
 800904e:	1ae4      	subs	r4, r4, r3
 8009050:	00a3      	lsls	r3, r4, #2
 8009052:	18d3      	adds	r3, r2, r3
 8009054:	e018      	b.n	8009088 <rshift+0x7c>
 8009056:	2120      	movs	r1, #32
 8009058:	9e01      	ldr	r6, [sp, #4]
 800905a:	9f01      	ldr	r7, [sp, #4]
 800905c:	1b89      	subs	r1, r1, r6
 800905e:	9e00      	ldr	r6, [sp, #0]
 8009060:	9103      	str	r1, [sp, #12]
 8009062:	ce02      	ldmia	r6!, {r1}
 8009064:	4694      	mov	ip, r2
 8009066:	40f9      	lsrs	r1, r7
 8009068:	42b5      	cmp	r5, r6
 800906a:	d816      	bhi.n	800909a <rshift+0x8e>
 800906c:	9e00      	ldr	r6, [sp, #0]
 800906e:	2300      	movs	r3, #0
 8009070:	3601      	adds	r6, #1
 8009072:	42b5      	cmp	r5, r6
 8009074:	d303      	bcc.n	800907e <rshift+0x72>
 8009076:	9b02      	ldr	r3, [sp, #8]
 8009078:	1ae3      	subs	r3, r4, r3
 800907a:	009b      	lsls	r3, r3, #2
 800907c:	3b04      	subs	r3, #4
 800907e:	18d3      	adds	r3, r2, r3
 8009080:	6019      	str	r1, [r3, #0]
 8009082:	2900      	cmp	r1, #0
 8009084:	d000      	beq.n	8009088 <rshift+0x7c>
 8009086:	3304      	adds	r3, #4
 8009088:	1a99      	subs	r1, r3, r2
 800908a:	1089      	asrs	r1, r1, #2
 800908c:	6101      	str	r1, [r0, #16]
 800908e:	4293      	cmp	r3, r2
 8009090:	d101      	bne.n	8009096 <rshift+0x8a>
 8009092:	2300      	movs	r3, #0
 8009094:	6143      	str	r3, [r0, #20]
 8009096:	b005      	add	sp, #20
 8009098:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800909a:	6837      	ldr	r7, [r6, #0]
 800909c:	9b03      	ldr	r3, [sp, #12]
 800909e:	409f      	lsls	r7, r3
 80090a0:	430f      	orrs	r7, r1
 80090a2:	4661      	mov	r1, ip
 80090a4:	c180      	stmia	r1!, {r7}
 80090a6:	468c      	mov	ip, r1
 80090a8:	9b01      	ldr	r3, [sp, #4]
 80090aa:	ce02      	ldmia	r6!, {r1}
 80090ac:	40d9      	lsrs	r1, r3
 80090ae:	e7db      	b.n	8009068 <rshift+0x5c>
 80090b0:	c980      	ldmia	r1!, {r7}
 80090b2:	c680      	stmia	r6!, {r7}
 80090b4:	e7c3      	b.n	800903e <rshift+0x32>

080090b6 <__hexdig_fun>:
 80090b6:	0002      	movs	r2, r0
 80090b8:	3a30      	subs	r2, #48	; 0x30
 80090ba:	0003      	movs	r3, r0
 80090bc:	2a09      	cmp	r2, #9
 80090be:	d802      	bhi.n	80090c6 <__hexdig_fun+0x10>
 80090c0:	3b20      	subs	r3, #32
 80090c2:	b2d8      	uxtb	r0, r3
 80090c4:	4770      	bx	lr
 80090c6:	0002      	movs	r2, r0
 80090c8:	3a61      	subs	r2, #97	; 0x61
 80090ca:	2a05      	cmp	r2, #5
 80090cc:	d801      	bhi.n	80090d2 <__hexdig_fun+0x1c>
 80090ce:	3b47      	subs	r3, #71	; 0x47
 80090d0:	e7f7      	b.n	80090c2 <__hexdig_fun+0xc>
 80090d2:	001a      	movs	r2, r3
 80090d4:	3a41      	subs	r2, #65	; 0x41
 80090d6:	2000      	movs	r0, #0
 80090d8:	2a05      	cmp	r2, #5
 80090da:	d8f3      	bhi.n	80090c4 <__hexdig_fun+0xe>
 80090dc:	3b27      	subs	r3, #39	; 0x27
 80090de:	e7f0      	b.n	80090c2 <__hexdig_fun+0xc>

080090e0 <__gethex>:
 80090e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090e2:	b089      	sub	sp, #36	; 0x24
 80090e4:	9307      	str	r3, [sp, #28]
 80090e6:	2302      	movs	r3, #2
 80090e8:	9201      	str	r2, [sp, #4]
 80090ea:	680a      	ldr	r2, [r1, #0]
 80090ec:	425b      	negs	r3, r3
 80090ee:	9003      	str	r0, [sp, #12]
 80090f0:	9106      	str	r1, [sp, #24]
 80090f2:	1c96      	adds	r6, r2, #2
 80090f4:	1a9b      	subs	r3, r3, r2
 80090f6:	199a      	adds	r2, r3, r6
 80090f8:	9600      	str	r6, [sp, #0]
 80090fa:	9205      	str	r2, [sp, #20]
 80090fc:	9a00      	ldr	r2, [sp, #0]
 80090fe:	3601      	adds	r6, #1
 8009100:	7810      	ldrb	r0, [r2, #0]
 8009102:	2830      	cmp	r0, #48	; 0x30
 8009104:	d0f7      	beq.n	80090f6 <__gethex+0x16>
 8009106:	f7ff ffd6 	bl	80090b6 <__hexdig_fun>
 800910a:	2300      	movs	r3, #0
 800910c:	001d      	movs	r5, r3
 800910e:	9302      	str	r3, [sp, #8]
 8009110:	4298      	cmp	r0, r3
 8009112:	d11d      	bne.n	8009150 <__gethex+0x70>
 8009114:	2201      	movs	r2, #1
 8009116:	49a6      	ldr	r1, [pc, #664]	; (80093b0 <__gethex+0x2d0>)
 8009118:	9800      	ldr	r0, [sp, #0]
 800911a:	f7fe ffa3 	bl	8008064 <strncmp>
 800911e:	0007      	movs	r7, r0
 8009120:	42a8      	cmp	r0, r5
 8009122:	d169      	bne.n	80091f8 <__gethex+0x118>
 8009124:	9b00      	ldr	r3, [sp, #0]
 8009126:	0034      	movs	r4, r6
 8009128:	7858      	ldrb	r0, [r3, #1]
 800912a:	f7ff ffc4 	bl	80090b6 <__hexdig_fun>
 800912e:	2301      	movs	r3, #1
 8009130:	9302      	str	r3, [sp, #8]
 8009132:	42a8      	cmp	r0, r5
 8009134:	d02f      	beq.n	8009196 <__gethex+0xb6>
 8009136:	9600      	str	r6, [sp, #0]
 8009138:	9b00      	ldr	r3, [sp, #0]
 800913a:	7818      	ldrb	r0, [r3, #0]
 800913c:	2830      	cmp	r0, #48	; 0x30
 800913e:	d009      	beq.n	8009154 <__gethex+0x74>
 8009140:	f7ff ffb9 	bl	80090b6 <__hexdig_fun>
 8009144:	4242      	negs	r2, r0
 8009146:	4142      	adcs	r2, r0
 8009148:	2301      	movs	r3, #1
 800914a:	0035      	movs	r5, r6
 800914c:	9202      	str	r2, [sp, #8]
 800914e:	9305      	str	r3, [sp, #20]
 8009150:	9c00      	ldr	r4, [sp, #0]
 8009152:	e004      	b.n	800915e <__gethex+0x7e>
 8009154:	9b00      	ldr	r3, [sp, #0]
 8009156:	3301      	adds	r3, #1
 8009158:	9300      	str	r3, [sp, #0]
 800915a:	e7ed      	b.n	8009138 <__gethex+0x58>
 800915c:	3401      	adds	r4, #1
 800915e:	7820      	ldrb	r0, [r4, #0]
 8009160:	f7ff ffa9 	bl	80090b6 <__hexdig_fun>
 8009164:	1e07      	subs	r7, r0, #0
 8009166:	d1f9      	bne.n	800915c <__gethex+0x7c>
 8009168:	2201      	movs	r2, #1
 800916a:	0020      	movs	r0, r4
 800916c:	4990      	ldr	r1, [pc, #576]	; (80093b0 <__gethex+0x2d0>)
 800916e:	f7fe ff79 	bl	8008064 <strncmp>
 8009172:	2800      	cmp	r0, #0
 8009174:	d10d      	bne.n	8009192 <__gethex+0xb2>
 8009176:	2d00      	cmp	r5, #0
 8009178:	d106      	bne.n	8009188 <__gethex+0xa8>
 800917a:	3401      	adds	r4, #1
 800917c:	0025      	movs	r5, r4
 800917e:	7820      	ldrb	r0, [r4, #0]
 8009180:	f7ff ff99 	bl	80090b6 <__hexdig_fun>
 8009184:	2800      	cmp	r0, #0
 8009186:	d102      	bne.n	800918e <__gethex+0xae>
 8009188:	1b2d      	subs	r5, r5, r4
 800918a:	00af      	lsls	r7, r5, #2
 800918c:	e003      	b.n	8009196 <__gethex+0xb6>
 800918e:	3401      	adds	r4, #1
 8009190:	e7f5      	b.n	800917e <__gethex+0x9e>
 8009192:	2d00      	cmp	r5, #0
 8009194:	d1f8      	bne.n	8009188 <__gethex+0xa8>
 8009196:	2220      	movs	r2, #32
 8009198:	7823      	ldrb	r3, [r4, #0]
 800919a:	0026      	movs	r6, r4
 800919c:	4393      	bics	r3, r2
 800919e:	2b50      	cmp	r3, #80	; 0x50
 80091a0:	d11d      	bne.n	80091de <__gethex+0xfe>
 80091a2:	7863      	ldrb	r3, [r4, #1]
 80091a4:	2b2b      	cmp	r3, #43	; 0x2b
 80091a6:	d02c      	beq.n	8009202 <__gethex+0x122>
 80091a8:	2b2d      	cmp	r3, #45	; 0x2d
 80091aa:	d02e      	beq.n	800920a <__gethex+0x12a>
 80091ac:	2300      	movs	r3, #0
 80091ae:	1c66      	adds	r6, r4, #1
 80091b0:	9304      	str	r3, [sp, #16]
 80091b2:	7830      	ldrb	r0, [r6, #0]
 80091b4:	f7ff ff7f 	bl	80090b6 <__hexdig_fun>
 80091b8:	1e43      	subs	r3, r0, #1
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	2b18      	cmp	r3, #24
 80091be:	d82b      	bhi.n	8009218 <__gethex+0x138>
 80091c0:	3810      	subs	r0, #16
 80091c2:	0005      	movs	r5, r0
 80091c4:	7870      	ldrb	r0, [r6, #1]
 80091c6:	f7ff ff76 	bl	80090b6 <__hexdig_fun>
 80091ca:	1e43      	subs	r3, r0, #1
 80091cc:	b2db      	uxtb	r3, r3
 80091ce:	3601      	adds	r6, #1
 80091d0:	2b18      	cmp	r3, #24
 80091d2:	d91c      	bls.n	800920e <__gethex+0x12e>
 80091d4:	9b04      	ldr	r3, [sp, #16]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d000      	beq.n	80091dc <__gethex+0xfc>
 80091da:	426d      	negs	r5, r5
 80091dc:	197f      	adds	r7, r7, r5
 80091de:	9b06      	ldr	r3, [sp, #24]
 80091e0:	601e      	str	r6, [r3, #0]
 80091e2:	9b02      	ldr	r3, [sp, #8]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d019      	beq.n	800921c <__gethex+0x13c>
 80091e8:	2600      	movs	r6, #0
 80091ea:	9b05      	ldr	r3, [sp, #20]
 80091ec:	42b3      	cmp	r3, r6
 80091ee:	d100      	bne.n	80091f2 <__gethex+0x112>
 80091f0:	3606      	adds	r6, #6
 80091f2:	0030      	movs	r0, r6
 80091f4:	b009      	add	sp, #36	; 0x24
 80091f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091f8:	2301      	movs	r3, #1
 80091fa:	2700      	movs	r7, #0
 80091fc:	9c00      	ldr	r4, [sp, #0]
 80091fe:	9302      	str	r3, [sp, #8]
 8009200:	e7c9      	b.n	8009196 <__gethex+0xb6>
 8009202:	2300      	movs	r3, #0
 8009204:	9304      	str	r3, [sp, #16]
 8009206:	1ca6      	adds	r6, r4, #2
 8009208:	e7d3      	b.n	80091b2 <__gethex+0xd2>
 800920a:	2301      	movs	r3, #1
 800920c:	e7fa      	b.n	8009204 <__gethex+0x124>
 800920e:	230a      	movs	r3, #10
 8009210:	435d      	muls	r5, r3
 8009212:	182d      	adds	r5, r5, r0
 8009214:	3d10      	subs	r5, #16
 8009216:	e7d5      	b.n	80091c4 <__gethex+0xe4>
 8009218:	0026      	movs	r6, r4
 800921a:	e7e0      	b.n	80091de <__gethex+0xfe>
 800921c:	9b00      	ldr	r3, [sp, #0]
 800921e:	9902      	ldr	r1, [sp, #8]
 8009220:	1ae3      	subs	r3, r4, r3
 8009222:	3b01      	subs	r3, #1
 8009224:	2b07      	cmp	r3, #7
 8009226:	dc0a      	bgt.n	800923e <__gethex+0x15e>
 8009228:	9803      	ldr	r0, [sp, #12]
 800922a:	f000 fa5d 	bl	80096e8 <_Balloc>
 800922e:	1e05      	subs	r5, r0, #0
 8009230:	d108      	bne.n	8009244 <__gethex+0x164>
 8009232:	002a      	movs	r2, r5
 8009234:	21e4      	movs	r1, #228	; 0xe4
 8009236:	4b5f      	ldr	r3, [pc, #380]	; (80093b4 <__gethex+0x2d4>)
 8009238:	485f      	ldr	r0, [pc, #380]	; (80093b8 <__gethex+0x2d8>)
 800923a:	f001 f947 	bl	800a4cc <__assert_func>
 800923e:	3101      	adds	r1, #1
 8009240:	105b      	asrs	r3, r3, #1
 8009242:	e7ef      	b.n	8009224 <__gethex+0x144>
 8009244:	0003      	movs	r3, r0
 8009246:	3314      	adds	r3, #20
 8009248:	9302      	str	r3, [sp, #8]
 800924a:	9305      	str	r3, [sp, #20]
 800924c:	2300      	movs	r3, #0
 800924e:	001e      	movs	r6, r3
 8009250:	9304      	str	r3, [sp, #16]
 8009252:	9b00      	ldr	r3, [sp, #0]
 8009254:	42a3      	cmp	r3, r4
 8009256:	d33f      	bcc.n	80092d8 <__gethex+0x1f8>
 8009258:	9c05      	ldr	r4, [sp, #20]
 800925a:	9b02      	ldr	r3, [sp, #8]
 800925c:	c440      	stmia	r4!, {r6}
 800925e:	1ae4      	subs	r4, r4, r3
 8009260:	10a4      	asrs	r4, r4, #2
 8009262:	0030      	movs	r0, r6
 8009264:	612c      	str	r4, [r5, #16]
 8009266:	f000 fb37 	bl	80098d8 <__hi0bits>
 800926a:	9b01      	ldr	r3, [sp, #4]
 800926c:	0164      	lsls	r4, r4, #5
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	1a26      	subs	r6, r4, r0
 8009272:	9300      	str	r3, [sp, #0]
 8009274:	429e      	cmp	r6, r3
 8009276:	dd51      	ble.n	800931c <__gethex+0x23c>
 8009278:	1af6      	subs	r6, r6, r3
 800927a:	0031      	movs	r1, r6
 800927c:	0028      	movs	r0, r5
 800927e:	f000 fecb 	bl	800a018 <__any_on>
 8009282:	1e04      	subs	r4, r0, #0
 8009284:	d016      	beq.n	80092b4 <__gethex+0x1d4>
 8009286:	2401      	movs	r4, #1
 8009288:	231f      	movs	r3, #31
 800928a:	0020      	movs	r0, r4
 800928c:	1e72      	subs	r2, r6, #1
 800928e:	4013      	ands	r3, r2
 8009290:	4098      	lsls	r0, r3
 8009292:	0003      	movs	r3, r0
 8009294:	1151      	asrs	r1, r2, #5
 8009296:	9802      	ldr	r0, [sp, #8]
 8009298:	0089      	lsls	r1, r1, #2
 800929a:	5809      	ldr	r1, [r1, r0]
 800929c:	4219      	tst	r1, r3
 800929e:	d009      	beq.n	80092b4 <__gethex+0x1d4>
 80092a0:	42a2      	cmp	r2, r4
 80092a2:	dd06      	ble.n	80092b2 <__gethex+0x1d2>
 80092a4:	0028      	movs	r0, r5
 80092a6:	1eb1      	subs	r1, r6, #2
 80092a8:	f000 feb6 	bl	800a018 <__any_on>
 80092ac:	3402      	adds	r4, #2
 80092ae:	2800      	cmp	r0, #0
 80092b0:	d100      	bne.n	80092b4 <__gethex+0x1d4>
 80092b2:	2402      	movs	r4, #2
 80092b4:	0031      	movs	r1, r6
 80092b6:	0028      	movs	r0, r5
 80092b8:	f7ff fea8 	bl	800900c <rshift>
 80092bc:	19bf      	adds	r7, r7, r6
 80092be:	9b01      	ldr	r3, [sp, #4]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	42bb      	cmp	r3, r7
 80092c4:	da3a      	bge.n	800933c <__gethex+0x25c>
 80092c6:	0029      	movs	r1, r5
 80092c8:	9803      	ldr	r0, [sp, #12]
 80092ca:	f000 fa51 	bl	8009770 <_Bfree>
 80092ce:	2300      	movs	r3, #0
 80092d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80092d2:	26a3      	movs	r6, #163	; 0xa3
 80092d4:	6013      	str	r3, [r2, #0]
 80092d6:	e78c      	b.n	80091f2 <__gethex+0x112>
 80092d8:	3c01      	subs	r4, #1
 80092da:	7823      	ldrb	r3, [r4, #0]
 80092dc:	2b2e      	cmp	r3, #46	; 0x2e
 80092de:	d012      	beq.n	8009306 <__gethex+0x226>
 80092e0:	9b04      	ldr	r3, [sp, #16]
 80092e2:	2b20      	cmp	r3, #32
 80092e4:	d104      	bne.n	80092f0 <__gethex+0x210>
 80092e6:	9b05      	ldr	r3, [sp, #20]
 80092e8:	c340      	stmia	r3!, {r6}
 80092ea:	2600      	movs	r6, #0
 80092ec:	9305      	str	r3, [sp, #20]
 80092ee:	9604      	str	r6, [sp, #16]
 80092f0:	7820      	ldrb	r0, [r4, #0]
 80092f2:	f7ff fee0 	bl	80090b6 <__hexdig_fun>
 80092f6:	230f      	movs	r3, #15
 80092f8:	4018      	ands	r0, r3
 80092fa:	9b04      	ldr	r3, [sp, #16]
 80092fc:	4098      	lsls	r0, r3
 80092fe:	3304      	adds	r3, #4
 8009300:	4306      	orrs	r6, r0
 8009302:	9304      	str	r3, [sp, #16]
 8009304:	e7a5      	b.n	8009252 <__gethex+0x172>
 8009306:	9b00      	ldr	r3, [sp, #0]
 8009308:	42a3      	cmp	r3, r4
 800930a:	d8e9      	bhi.n	80092e0 <__gethex+0x200>
 800930c:	2201      	movs	r2, #1
 800930e:	0020      	movs	r0, r4
 8009310:	4927      	ldr	r1, [pc, #156]	; (80093b0 <__gethex+0x2d0>)
 8009312:	f7fe fea7 	bl	8008064 <strncmp>
 8009316:	2800      	cmp	r0, #0
 8009318:	d1e2      	bne.n	80092e0 <__gethex+0x200>
 800931a:	e79a      	b.n	8009252 <__gethex+0x172>
 800931c:	9b00      	ldr	r3, [sp, #0]
 800931e:	2400      	movs	r4, #0
 8009320:	429e      	cmp	r6, r3
 8009322:	dacc      	bge.n	80092be <__gethex+0x1de>
 8009324:	1b9e      	subs	r6, r3, r6
 8009326:	0029      	movs	r1, r5
 8009328:	0032      	movs	r2, r6
 800932a:	9803      	ldr	r0, [sp, #12]
 800932c:	f000 fc40 	bl	8009bb0 <__lshift>
 8009330:	0003      	movs	r3, r0
 8009332:	3314      	adds	r3, #20
 8009334:	0005      	movs	r5, r0
 8009336:	1bbf      	subs	r7, r7, r6
 8009338:	9302      	str	r3, [sp, #8]
 800933a:	e7c0      	b.n	80092be <__gethex+0x1de>
 800933c:	9b01      	ldr	r3, [sp, #4]
 800933e:	685e      	ldr	r6, [r3, #4]
 8009340:	42be      	cmp	r6, r7
 8009342:	dd70      	ble.n	8009426 <__gethex+0x346>
 8009344:	9b00      	ldr	r3, [sp, #0]
 8009346:	1bf6      	subs	r6, r6, r7
 8009348:	42b3      	cmp	r3, r6
 800934a:	dc37      	bgt.n	80093bc <__gethex+0x2dc>
 800934c:	9b01      	ldr	r3, [sp, #4]
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	2b02      	cmp	r3, #2
 8009352:	d024      	beq.n	800939e <__gethex+0x2be>
 8009354:	2b03      	cmp	r3, #3
 8009356:	d026      	beq.n	80093a6 <__gethex+0x2c6>
 8009358:	2b01      	cmp	r3, #1
 800935a:	d117      	bne.n	800938c <__gethex+0x2ac>
 800935c:	9b00      	ldr	r3, [sp, #0]
 800935e:	42b3      	cmp	r3, r6
 8009360:	d114      	bne.n	800938c <__gethex+0x2ac>
 8009362:	2b01      	cmp	r3, #1
 8009364:	d10b      	bne.n	800937e <__gethex+0x29e>
 8009366:	9b01      	ldr	r3, [sp, #4]
 8009368:	9a07      	ldr	r2, [sp, #28]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	2662      	movs	r6, #98	; 0x62
 800936e:	6013      	str	r3, [r2, #0]
 8009370:	2301      	movs	r3, #1
 8009372:	9a02      	ldr	r2, [sp, #8]
 8009374:	612b      	str	r3, [r5, #16]
 8009376:	6013      	str	r3, [r2, #0]
 8009378:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800937a:	601d      	str	r5, [r3, #0]
 800937c:	e739      	b.n	80091f2 <__gethex+0x112>
 800937e:	9900      	ldr	r1, [sp, #0]
 8009380:	0028      	movs	r0, r5
 8009382:	3901      	subs	r1, #1
 8009384:	f000 fe48 	bl	800a018 <__any_on>
 8009388:	2800      	cmp	r0, #0
 800938a:	d1ec      	bne.n	8009366 <__gethex+0x286>
 800938c:	0029      	movs	r1, r5
 800938e:	9803      	ldr	r0, [sp, #12]
 8009390:	f000 f9ee 	bl	8009770 <_Bfree>
 8009394:	2300      	movs	r3, #0
 8009396:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009398:	2650      	movs	r6, #80	; 0x50
 800939a:	6013      	str	r3, [r2, #0]
 800939c:	e729      	b.n	80091f2 <__gethex+0x112>
 800939e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d1f3      	bne.n	800938c <__gethex+0x2ac>
 80093a4:	e7df      	b.n	8009366 <__gethex+0x286>
 80093a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d1dc      	bne.n	8009366 <__gethex+0x286>
 80093ac:	e7ee      	b.n	800938c <__gethex+0x2ac>
 80093ae:	46c0      	nop			; (mov r8, r8)
 80093b0:	0800acd4 	.word	0x0800acd4
 80093b4:	0800aee6 	.word	0x0800aee6
 80093b8:	0800aef7 	.word	0x0800aef7
 80093bc:	1e77      	subs	r7, r6, #1
 80093be:	2c00      	cmp	r4, #0
 80093c0:	d12f      	bne.n	8009422 <__gethex+0x342>
 80093c2:	2f00      	cmp	r7, #0
 80093c4:	d004      	beq.n	80093d0 <__gethex+0x2f0>
 80093c6:	0039      	movs	r1, r7
 80093c8:	0028      	movs	r0, r5
 80093ca:	f000 fe25 	bl	800a018 <__any_on>
 80093ce:	0004      	movs	r4, r0
 80093d0:	231f      	movs	r3, #31
 80093d2:	117a      	asrs	r2, r7, #5
 80093d4:	401f      	ands	r7, r3
 80093d6:	3b1e      	subs	r3, #30
 80093d8:	40bb      	lsls	r3, r7
 80093da:	9902      	ldr	r1, [sp, #8]
 80093dc:	0092      	lsls	r2, r2, #2
 80093de:	5852      	ldr	r2, [r2, r1]
 80093e0:	421a      	tst	r2, r3
 80093e2:	d001      	beq.n	80093e8 <__gethex+0x308>
 80093e4:	2302      	movs	r3, #2
 80093e6:	431c      	orrs	r4, r3
 80093e8:	9b00      	ldr	r3, [sp, #0]
 80093ea:	0031      	movs	r1, r6
 80093ec:	1b9b      	subs	r3, r3, r6
 80093ee:	2602      	movs	r6, #2
 80093f0:	0028      	movs	r0, r5
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	f7ff fe0a 	bl	800900c <rshift>
 80093f8:	9b01      	ldr	r3, [sp, #4]
 80093fa:	685f      	ldr	r7, [r3, #4]
 80093fc:	2c00      	cmp	r4, #0
 80093fe:	d041      	beq.n	8009484 <__gethex+0x3a4>
 8009400:	9b01      	ldr	r3, [sp, #4]
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	2b02      	cmp	r3, #2
 8009406:	d010      	beq.n	800942a <__gethex+0x34a>
 8009408:	2b03      	cmp	r3, #3
 800940a:	d012      	beq.n	8009432 <__gethex+0x352>
 800940c:	2b01      	cmp	r3, #1
 800940e:	d106      	bne.n	800941e <__gethex+0x33e>
 8009410:	07a2      	lsls	r2, r4, #30
 8009412:	d504      	bpl.n	800941e <__gethex+0x33e>
 8009414:	9a02      	ldr	r2, [sp, #8]
 8009416:	6812      	ldr	r2, [r2, #0]
 8009418:	4314      	orrs	r4, r2
 800941a:	421c      	tst	r4, r3
 800941c:	d10c      	bne.n	8009438 <__gethex+0x358>
 800941e:	2310      	movs	r3, #16
 8009420:	e02f      	b.n	8009482 <__gethex+0x3a2>
 8009422:	2401      	movs	r4, #1
 8009424:	e7d4      	b.n	80093d0 <__gethex+0x2f0>
 8009426:	2601      	movs	r6, #1
 8009428:	e7e8      	b.n	80093fc <__gethex+0x31c>
 800942a:	2301      	movs	r3, #1
 800942c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800942e:	1a9b      	subs	r3, r3, r2
 8009430:	930f      	str	r3, [sp, #60]	; 0x3c
 8009432:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009434:	2b00      	cmp	r3, #0
 8009436:	d0f2      	beq.n	800941e <__gethex+0x33e>
 8009438:	692b      	ldr	r3, [r5, #16]
 800943a:	2000      	movs	r0, #0
 800943c:	9302      	str	r3, [sp, #8]
 800943e:	009b      	lsls	r3, r3, #2
 8009440:	9304      	str	r3, [sp, #16]
 8009442:	002b      	movs	r3, r5
 8009444:	9a04      	ldr	r2, [sp, #16]
 8009446:	3314      	adds	r3, #20
 8009448:	1899      	adds	r1, r3, r2
 800944a:	681a      	ldr	r2, [r3, #0]
 800944c:	1c54      	adds	r4, r2, #1
 800944e:	d01e      	beq.n	800948e <__gethex+0x3ae>
 8009450:	3201      	adds	r2, #1
 8009452:	601a      	str	r2, [r3, #0]
 8009454:	002b      	movs	r3, r5
 8009456:	3314      	adds	r3, #20
 8009458:	2e02      	cmp	r6, #2
 800945a:	d141      	bne.n	80094e0 <__gethex+0x400>
 800945c:	9a01      	ldr	r2, [sp, #4]
 800945e:	9900      	ldr	r1, [sp, #0]
 8009460:	6812      	ldr	r2, [r2, #0]
 8009462:	3a01      	subs	r2, #1
 8009464:	428a      	cmp	r2, r1
 8009466:	d10b      	bne.n	8009480 <__gethex+0x3a0>
 8009468:	221f      	movs	r2, #31
 800946a:	9800      	ldr	r0, [sp, #0]
 800946c:	1149      	asrs	r1, r1, #5
 800946e:	4002      	ands	r2, r0
 8009470:	2001      	movs	r0, #1
 8009472:	0004      	movs	r4, r0
 8009474:	4094      	lsls	r4, r2
 8009476:	0089      	lsls	r1, r1, #2
 8009478:	58cb      	ldr	r3, [r1, r3]
 800947a:	4223      	tst	r3, r4
 800947c:	d000      	beq.n	8009480 <__gethex+0x3a0>
 800947e:	2601      	movs	r6, #1
 8009480:	2320      	movs	r3, #32
 8009482:	431e      	orrs	r6, r3
 8009484:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009486:	601d      	str	r5, [r3, #0]
 8009488:	9b07      	ldr	r3, [sp, #28]
 800948a:	601f      	str	r7, [r3, #0]
 800948c:	e6b1      	b.n	80091f2 <__gethex+0x112>
 800948e:	c301      	stmia	r3!, {r0}
 8009490:	4299      	cmp	r1, r3
 8009492:	d8da      	bhi.n	800944a <__gethex+0x36a>
 8009494:	68ab      	ldr	r3, [r5, #8]
 8009496:	9a02      	ldr	r2, [sp, #8]
 8009498:	429a      	cmp	r2, r3
 800949a:	db18      	blt.n	80094ce <__gethex+0x3ee>
 800949c:	6869      	ldr	r1, [r5, #4]
 800949e:	9803      	ldr	r0, [sp, #12]
 80094a0:	3101      	adds	r1, #1
 80094a2:	f000 f921 	bl	80096e8 <_Balloc>
 80094a6:	1e04      	subs	r4, r0, #0
 80094a8:	d104      	bne.n	80094b4 <__gethex+0x3d4>
 80094aa:	0022      	movs	r2, r4
 80094ac:	2184      	movs	r1, #132	; 0x84
 80094ae:	4b1c      	ldr	r3, [pc, #112]	; (8009520 <__gethex+0x440>)
 80094b0:	481c      	ldr	r0, [pc, #112]	; (8009524 <__gethex+0x444>)
 80094b2:	e6c2      	b.n	800923a <__gethex+0x15a>
 80094b4:	0029      	movs	r1, r5
 80094b6:	692a      	ldr	r2, [r5, #16]
 80094b8:	310c      	adds	r1, #12
 80094ba:	3202      	adds	r2, #2
 80094bc:	0092      	lsls	r2, r2, #2
 80094be:	300c      	adds	r0, #12
 80094c0:	f7fe fea8 	bl	8008214 <memcpy>
 80094c4:	0029      	movs	r1, r5
 80094c6:	9803      	ldr	r0, [sp, #12]
 80094c8:	f000 f952 	bl	8009770 <_Bfree>
 80094cc:	0025      	movs	r5, r4
 80094ce:	692b      	ldr	r3, [r5, #16]
 80094d0:	1c5a      	adds	r2, r3, #1
 80094d2:	612a      	str	r2, [r5, #16]
 80094d4:	2201      	movs	r2, #1
 80094d6:	3304      	adds	r3, #4
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	18eb      	adds	r3, r5, r3
 80094dc:	605a      	str	r2, [r3, #4]
 80094de:	e7b9      	b.n	8009454 <__gethex+0x374>
 80094e0:	692a      	ldr	r2, [r5, #16]
 80094e2:	9902      	ldr	r1, [sp, #8]
 80094e4:	428a      	cmp	r2, r1
 80094e6:	dd09      	ble.n	80094fc <__gethex+0x41c>
 80094e8:	2101      	movs	r1, #1
 80094ea:	0028      	movs	r0, r5
 80094ec:	f7ff fd8e 	bl	800900c <rshift>
 80094f0:	9b01      	ldr	r3, [sp, #4]
 80094f2:	3701      	adds	r7, #1
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	42bb      	cmp	r3, r7
 80094f8:	dac1      	bge.n	800947e <__gethex+0x39e>
 80094fa:	e6e4      	b.n	80092c6 <__gethex+0x1e6>
 80094fc:	221f      	movs	r2, #31
 80094fe:	9c00      	ldr	r4, [sp, #0]
 8009500:	9900      	ldr	r1, [sp, #0]
 8009502:	2601      	movs	r6, #1
 8009504:	4014      	ands	r4, r2
 8009506:	4211      	tst	r1, r2
 8009508:	d0ba      	beq.n	8009480 <__gethex+0x3a0>
 800950a:	9a04      	ldr	r2, [sp, #16]
 800950c:	189b      	adds	r3, r3, r2
 800950e:	3b04      	subs	r3, #4
 8009510:	6818      	ldr	r0, [r3, #0]
 8009512:	f000 f9e1 	bl	80098d8 <__hi0bits>
 8009516:	2320      	movs	r3, #32
 8009518:	1b1b      	subs	r3, r3, r4
 800951a:	4298      	cmp	r0, r3
 800951c:	dbe4      	blt.n	80094e8 <__gethex+0x408>
 800951e:	e7af      	b.n	8009480 <__gethex+0x3a0>
 8009520:	0800aee6 	.word	0x0800aee6
 8009524:	0800aef7 	.word	0x0800aef7

08009528 <L_shift>:
 8009528:	2308      	movs	r3, #8
 800952a:	b570      	push	{r4, r5, r6, lr}
 800952c:	2520      	movs	r5, #32
 800952e:	1a9a      	subs	r2, r3, r2
 8009530:	0092      	lsls	r2, r2, #2
 8009532:	1aad      	subs	r5, r5, r2
 8009534:	6843      	ldr	r3, [r0, #4]
 8009536:	6804      	ldr	r4, [r0, #0]
 8009538:	001e      	movs	r6, r3
 800953a:	40ae      	lsls	r6, r5
 800953c:	40d3      	lsrs	r3, r2
 800953e:	4334      	orrs	r4, r6
 8009540:	6004      	str	r4, [r0, #0]
 8009542:	6043      	str	r3, [r0, #4]
 8009544:	3004      	adds	r0, #4
 8009546:	4288      	cmp	r0, r1
 8009548:	d3f4      	bcc.n	8009534 <L_shift+0xc>
 800954a:	bd70      	pop	{r4, r5, r6, pc}

0800954c <__match>:
 800954c:	b530      	push	{r4, r5, lr}
 800954e:	6803      	ldr	r3, [r0, #0]
 8009550:	780c      	ldrb	r4, [r1, #0]
 8009552:	3301      	adds	r3, #1
 8009554:	2c00      	cmp	r4, #0
 8009556:	d102      	bne.n	800955e <__match+0x12>
 8009558:	6003      	str	r3, [r0, #0]
 800955a:	2001      	movs	r0, #1
 800955c:	bd30      	pop	{r4, r5, pc}
 800955e:	781a      	ldrb	r2, [r3, #0]
 8009560:	0015      	movs	r5, r2
 8009562:	3d41      	subs	r5, #65	; 0x41
 8009564:	2d19      	cmp	r5, #25
 8009566:	d800      	bhi.n	800956a <__match+0x1e>
 8009568:	3220      	adds	r2, #32
 800956a:	3101      	adds	r1, #1
 800956c:	42a2      	cmp	r2, r4
 800956e:	d0ef      	beq.n	8009550 <__match+0x4>
 8009570:	2000      	movs	r0, #0
 8009572:	e7f3      	b.n	800955c <__match+0x10>

08009574 <__hexnan>:
 8009574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009576:	680b      	ldr	r3, [r1, #0]
 8009578:	b08b      	sub	sp, #44	; 0x2c
 800957a:	9201      	str	r2, [sp, #4]
 800957c:	9901      	ldr	r1, [sp, #4]
 800957e:	115a      	asrs	r2, r3, #5
 8009580:	0092      	lsls	r2, r2, #2
 8009582:	188a      	adds	r2, r1, r2
 8009584:	9202      	str	r2, [sp, #8]
 8009586:	0019      	movs	r1, r3
 8009588:	221f      	movs	r2, #31
 800958a:	4011      	ands	r1, r2
 800958c:	9008      	str	r0, [sp, #32]
 800958e:	9106      	str	r1, [sp, #24]
 8009590:	4213      	tst	r3, r2
 8009592:	d002      	beq.n	800959a <__hexnan+0x26>
 8009594:	9b02      	ldr	r3, [sp, #8]
 8009596:	3304      	adds	r3, #4
 8009598:	9302      	str	r3, [sp, #8]
 800959a:	9b02      	ldr	r3, [sp, #8]
 800959c:	2500      	movs	r5, #0
 800959e:	1f1f      	subs	r7, r3, #4
 80095a0:	003e      	movs	r6, r7
 80095a2:	003c      	movs	r4, r7
 80095a4:	9b08      	ldr	r3, [sp, #32]
 80095a6:	603d      	str	r5, [r7, #0]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	9507      	str	r5, [sp, #28]
 80095ac:	9305      	str	r3, [sp, #20]
 80095ae:	9503      	str	r5, [sp, #12]
 80095b0:	9b05      	ldr	r3, [sp, #20]
 80095b2:	3301      	adds	r3, #1
 80095b4:	9309      	str	r3, [sp, #36]	; 0x24
 80095b6:	9b05      	ldr	r3, [sp, #20]
 80095b8:	785b      	ldrb	r3, [r3, #1]
 80095ba:	9304      	str	r3, [sp, #16]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d028      	beq.n	8009612 <__hexnan+0x9e>
 80095c0:	9804      	ldr	r0, [sp, #16]
 80095c2:	f7ff fd78 	bl	80090b6 <__hexdig_fun>
 80095c6:	2800      	cmp	r0, #0
 80095c8:	d154      	bne.n	8009674 <__hexnan+0x100>
 80095ca:	9b04      	ldr	r3, [sp, #16]
 80095cc:	2b20      	cmp	r3, #32
 80095ce:	d819      	bhi.n	8009604 <__hexnan+0x90>
 80095d0:	9b03      	ldr	r3, [sp, #12]
 80095d2:	9a07      	ldr	r2, [sp, #28]
 80095d4:	4293      	cmp	r3, r2
 80095d6:	dd12      	ble.n	80095fe <__hexnan+0x8a>
 80095d8:	42b4      	cmp	r4, r6
 80095da:	d206      	bcs.n	80095ea <__hexnan+0x76>
 80095dc:	2d07      	cmp	r5, #7
 80095de:	dc04      	bgt.n	80095ea <__hexnan+0x76>
 80095e0:	002a      	movs	r2, r5
 80095e2:	0031      	movs	r1, r6
 80095e4:	0020      	movs	r0, r4
 80095e6:	f7ff ff9f 	bl	8009528 <L_shift>
 80095ea:	9b01      	ldr	r3, [sp, #4]
 80095ec:	2508      	movs	r5, #8
 80095ee:	429c      	cmp	r4, r3
 80095f0:	d905      	bls.n	80095fe <__hexnan+0x8a>
 80095f2:	1f26      	subs	r6, r4, #4
 80095f4:	2500      	movs	r5, #0
 80095f6:	0034      	movs	r4, r6
 80095f8:	9b03      	ldr	r3, [sp, #12]
 80095fa:	6035      	str	r5, [r6, #0]
 80095fc:	9307      	str	r3, [sp, #28]
 80095fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009600:	9305      	str	r3, [sp, #20]
 8009602:	e7d5      	b.n	80095b0 <__hexnan+0x3c>
 8009604:	9b04      	ldr	r3, [sp, #16]
 8009606:	2b29      	cmp	r3, #41	; 0x29
 8009608:	d159      	bne.n	80096be <__hexnan+0x14a>
 800960a:	9b05      	ldr	r3, [sp, #20]
 800960c:	9a08      	ldr	r2, [sp, #32]
 800960e:	3302      	adds	r3, #2
 8009610:	6013      	str	r3, [r2, #0]
 8009612:	9b03      	ldr	r3, [sp, #12]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d052      	beq.n	80096be <__hexnan+0x14a>
 8009618:	42b4      	cmp	r4, r6
 800961a:	d206      	bcs.n	800962a <__hexnan+0xb6>
 800961c:	2d07      	cmp	r5, #7
 800961e:	dc04      	bgt.n	800962a <__hexnan+0xb6>
 8009620:	002a      	movs	r2, r5
 8009622:	0031      	movs	r1, r6
 8009624:	0020      	movs	r0, r4
 8009626:	f7ff ff7f 	bl	8009528 <L_shift>
 800962a:	9b01      	ldr	r3, [sp, #4]
 800962c:	429c      	cmp	r4, r3
 800962e:	d935      	bls.n	800969c <__hexnan+0x128>
 8009630:	001a      	movs	r2, r3
 8009632:	0023      	movs	r3, r4
 8009634:	cb02      	ldmia	r3!, {r1}
 8009636:	c202      	stmia	r2!, {r1}
 8009638:	429f      	cmp	r7, r3
 800963a:	d2fb      	bcs.n	8009634 <__hexnan+0xc0>
 800963c:	9b02      	ldr	r3, [sp, #8]
 800963e:	1c62      	adds	r2, r4, #1
 8009640:	1ed9      	subs	r1, r3, #3
 8009642:	2304      	movs	r3, #4
 8009644:	4291      	cmp	r1, r2
 8009646:	d305      	bcc.n	8009654 <__hexnan+0xe0>
 8009648:	9b02      	ldr	r3, [sp, #8]
 800964a:	3b04      	subs	r3, #4
 800964c:	1b1b      	subs	r3, r3, r4
 800964e:	089b      	lsrs	r3, r3, #2
 8009650:	3301      	adds	r3, #1
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	9a01      	ldr	r2, [sp, #4]
 8009656:	18d3      	adds	r3, r2, r3
 8009658:	2200      	movs	r2, #0
 800965a:	c304      	stmia	r3!, {r2}
 800965c:	429f      	cmp	r7, r3
 800965e:	d2fc      	bcs.n	800965a <__hexnan+0xe6>
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d104      	bne.n	8009670 <__hexnan+0xfc>
 8009666:	9b01      	ldr	r3, [sp, #4]
 8009668:	429f      	cmp	r7, r3
 800966a:	d126      	bne.n	80096ba <__hexnan+0x146>
 800966c:	2301      	movs	r3, #1
 800966e:	603b      	str	r3, [r7, #0]
 8009670:	2005      	movs	r0, #5
 8009672:	e025      	b.n	80096c0 <__hexnan+0x14c>
 8009674:	9b03      	ldr	r3, [sp, #12]
 8009676:	3501      	adds	r5, #1
 8009678:	3301      	adds	r3, #1
 800967a:	9303      	str	r3, [sp, #12]
 800967c:	2d08      	cmp	r5, #8
 800967e:	dd06      	ble.n	800968e <__hexnan+0x11a>
 8009680:	9b01      	ldr	r3, [sp, #4]
 8009682:	429c      	cmp	r4, r3
 8009684:	d9bb      	bls.n	80095fe <__hexnan+0x8a>
 8009686:	2300      	movs	r3, #0
 8009688:	2501      	movs	r5, #1
 800968a:	3c04      	subs	r4, #4
 800968c:	6023      	str	r3, [r4, #0]
 800968e:	220f      	movs	r2, #15
 8009690:	6823      	ldr	r3, [r4, #0]
 8009692:	4010      	ands	r0, r2
 8009694:	011b      	lsls	r3, r3, #4
 8009696:	4303      	orrs	r3, r0
 8009698:	6023      	str	r3, [r4, #0]
 800969a:	e7b0      	b.n	80095fe <__hexnan+0x8a>
 800969c:	9b06      	ldr	r3, [sp, #24]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d0de      	beq.n	8009660 <__hexnan+0xec>
 80096a2:	2320      	movs	r3, #32
 80096a4:	9a06      	ldr	r2, [sp, #24]
 80096a6:	9902      	ldr	r1, [sp, #8]
 80096a8:	1a9b      	subs	r3, r3, r2
 80096aa:	2201      	movs	r2, #1
 80096ac:	4252      	negs	r2, r2
 80096ae:	40da      	lsrs	r2, r3
 80096b0:	3904      	subs	r1, #4
 80096b2:	680b      	ldr	r3, [r1, #0]
 80096b4:	4013      	ands	r3, r2
 80096b6:	600b      	str	r3, [r1, #0]
 80096b8:	e7d2      	b.n	8009660 <__hexnan+0xec>
 80096ba:	3f04      	subs	r7, #4
 80096bc:	e7d0      	b.n	8009660 <__hexnan+0xec>
 80096be:	2004      	movs	r0, #4
 80096c0:	b00b      	add	sp, #44	; 0x2c
 80096c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080096c4 <__ascii_mbtowc>:
 80096c4:	b082      	sub	sp, #8
 80096c6:	2900      	cmp	r1, #0
 80096c8:	d100      	bne.n	80096cc <__ascii_mbtowc+0x8>
 80096ca:	a901      	add	r1, sp, #4
 80096cc:	1e10      	subs	r0, r2, #0
 80096ce:	d006      	beq.n	80096de <__ascii_mbtowc+0x1a>
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d006      	beq.n	80096e2 <__ascii_mbtowc+0x1e>
 80096d4:	7813      	ldrb	r3, [r2, #0]
 80096d6:	600b      	str	r3, [r1, #0]
 80096d8:	7810      	ldrb	r0, [r2, #0]
 80096da:	1e43      	subs	r3, r0, #1
 80096dc:	4198      	sbcs	r0, r3
 80096de:	b002      	add	sp, #8
 80096e0:	4770      	bx	lr
 80096e2:	2002      	movs	r0, #2
 80096e4:	4240      	negs	r0, r0
 80096e6:	e7fa      	b.n	80096de <__ascii_mbtowc+0x1a>

080096e8 <_Balloc>:
 80096e8:	b570      	push	{r4, r5, r6, lr}
 80096ea:	69c5      	ldr	r5, [r0, #28]
 80096ec:	0006      	movs	r6, r0
 80096ee:	000c      	movs	r4, r1
 80096f0:	2d00      	cmp	r5, #0
 80096f2:	d10e      	bne.n	8009712 <_Balloc+0x2a>
 80096f4:	2010      	movs	r0, #16
 80096f6:	f7fc fd61 	bl	80061bc <malloc>
 80096fa:	1e02      	subs	r2, r0, #0
 80096fc:	61f0      	str	r0, [r6, #28]
 80096fe:	d104      	bne.n	800970a <_Balloc+0x22>
 8009700:	216b      	movs	r1, #107	; 0x6b
 8009702:	4b19      	ldr	r3, [pc, #100]	; (8009768 <_Balloc+0x80>)
 8009704:	4819      	ldr	r0, [pc, #100]	; (800976c <_Balloc+0x84>)
 8009706:	f000 fee1 	bl	800a4cc <__assert_func>
 800970a:	6045      	str	r5, [r0, #4]
 800970c:	6085      	str	r5, [r0, #8]
 800970e:	6005      	str	r5, [r0, #0]
 8009710:	60c5      	str	r5, [r0, #12]
 8009712:	69f5      	ldr	r5, [r6, #28]
 8009714:	68eb      	ldr	r3, [r5, #12]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d013      	beq.n	8009742 <_Balloc+0x5a>
 800971a:	69f3      	ldr	r3, [r6, #28]
 800971c:	00a2      	lsls	r2, r4, #2
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	189b      	adds	r3, r3, r2
 8009722:	6818      	ldr	r0, [r3, #0]
 8009724:	2800      	cmp	r0, #0
 8009726:	d118      	bne.n	800975a <_Balloc+0x72>
 8009728:	2101      	movs	r1, #1
 800972a:	000d      	movs	r5, r1
 800972c:	40a5      	lsls	r5, r4
 800972e:	1d6a      	adds	r2, r5, #5
 8009730:	0030      	movs	r0, r6
 8009732:	0092      	lsls	r2, r2, #2
 8009734:	f000 fee8 	bl	800a508 <_calloc_r>
 8009738:	2800      	cmp	r0, #0
 800973a:	d00c      	beq.n	8009756 <_Balloc+0x6e>
 800973c:	6044      	str	r4, [r0, #4]
 800973e:	6085      	str	r5, [r0, #8]
 8009740:	e00d      	b.n	800975e <_Balloc+0x76>
 8009742:	2221      	movs	r2, #33	; 0x21
 8009744:	2104      	movs	r1, #4
 8009746:	0030      	movs	r0, r6
 8009748:	f000 fede 	bl	800a508 <_calloc_r>
 800974c:	69f3      	ldr	r3, [r6, #28]
 800974e:	60e8      	str	r0, [r5, #12]
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d1e1      	bne.n	800971a <_Balloc+0x32>
 8009756:	2000      	movs	r0, #0
 8009758:	bd70      	pop	{r4, r5, r6, pc}
 800975a:	6802      	ldr	r2, [r0, #0]
 800975c:	601a      	str	r2, [r3, #0]
 800975e:	2300      	movs	r3, #0
 8009760:	6103      	str	r3, [r0, #16]
 8009762:	60c3      	str	r3, [r0, #12]
 8009764:	e7f8      	b.n	8009758 <_Balloc+0x70>
 8009766:	46c0      	nop			; (mov r8, r8)
 8009768:	0800ae77 	.word	0x0800ae77
 800976c:	0800af57 	.word	0x0800af57

08009770 <_Bfree>:
 8009770:	b570      	push	{r4, r5, r6, lr}
 8009772:	69c6      	ldr	r6, [r0, #28]
 8009774:	0005      	movs	r5, r0
 8009776:	000c      	movs	r4, r1
 8009778:	2e00      	cmp	r6, #0
 800977a:	d10e      	bne.n	800979a <_Bfree+0x2a>
 800977c:	2010      	movs	r0, #16
 800977e:	f7fc fd1d 	bl	80061bc <malloc>
 8009782:	1e02      	subs	r2, r0, #0
 8009784:	61e8      	str	r0, [r5, #28]
 8009786:	d104      	bne.n	8009792 <_Bfree+0x22>
 8009788:	218f      	movs	r1, #143	; 0x8f
 800978a:	4b09      	ldr	r3, [pc, #36]	; (80097b0 <_Bfree+0x40>)
 800978c:	4809      	ldr	r0, [pc, #36]	; (80097b4 <_Bfree+0x44>)
 800978e:	f000 fe9d 	bl	800a4cc <__assert_func>
 8009792:	6046      	str	r6, [r0, #4]
 8009794:	6086      	str	r6, [r0, #8]
 8009796:	6006      	str	r6, [r0, #0]
 8009798:	60c6      	str	r6, [r0, #12]
 800979a:	2c00      	cmp	r4, #0
 800979c:	d007      	beq.n	80097ae <_Bfree+0x3e>
 800979e:	69eb      	ldr	r3, [r5, #28]
 80097a0:	6862      	ldr	r2, [r4, #4]
 80097a2:	68db      	ldr	r3, [r3, #12]
 80097a4:	0092      	lsls	r2, r2, #2
 80097a6:	189b      	adds	r3, r3, r2
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	6022      	str	r2, [r4, #0]
 80097ac:	601c      	str	r4, [r3, #0]
 80097ae:	bd70      	pop	{r4, r5, r6, pc}
 80097b0:	0800ae77 	.word	0x0800ae77
 80097b4:	0800af57 	.word	0x0800af57

080097b8 <__multadd>:
 80097b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097ba:	000e      	movs	r6, r1
 80097bc:	9001      	str	r0, [sp, #4]
 80097be:	000c      	movs	r4, r1
 80097c0:	001d      	movs	r5, r3
 80097c2:	2000      	movs	r0, #0
 80097c4:	690f      	ldr	r7, [r1, #16]
 80097c6:	3614      	adds	r6, #20
 80097c8:	6833      	ldr	r3, [r6, #0]
 80097ca:	3001      	adds	r0, #1
 80097cc:	b299      	uxth	r1, r3
 80097ce:	4351      	muls	r1, r2
 80097d0:	0c1b      	lsrs	r3, r3, #16
 80097d2:	4353      	muls	r3, r2
 80097d4:	1949      	adds	r1, r1, r5
 80097d6:	0c0d      	lsrs	r5, r1, #16
 80097d8:	195b      	adds	r3, r3, r5
 80097da:	0c1d      	lsrs	r5, r3, #16
 80097dc:	b289      	uxth	r1, r1
 80097de:	041b      	lsls	r3, r3, #16
 80097e0:	185b      	adds	r3, r3, r1
 80097e2:	c608      	stmia	r6!, {r3}
 80097e4:	4287      	cmp	r7, r0
 80097e6:	dcef      	bgt.n	80097c8 <__multadd+0x10>
 80097e8:	2d00      	cmp	r5, #0
 80097ea:	d022      	beq.n	8009832 <__multadd+0x7a>
 80097ec:	68a3      	ldr	r3, [r4, #8]
 80097ee:	42bb      	cmp	r3, r7
 80097f0:	dc19      	bgt.n	8009826 <__multadd+0x6e>
 80097f2:	6861      	ldr	r1, [r4, #4]
 80097f4:	9801      	ldr	r0, [sp, #4]
 80097f6:	3101      	adds	r1, #1
 80097f8:	f7ff ff76 	bl	80096e8 <_Balloc>
 80097fc:	1e06      	subs	r6, r0, #0
 80097fe:	d105      	bne.n	800980c <__multadd+0x54>
 8009800:	0032      	movs	r2, r6
 8009802:	21ba      	movs	r1, #186	; 0xba
 8009804:	4b0c      	ldr	r3, [pc, #48]	; (8009838 <__multadd+0x80>)
 8009806:	480d      	ldr	r0, [pc, #52]	; (800983c <__multadd+0x84>)
 8009808:	f000 fe60 	bl	800a4cc <__assert_func>
 800980c:	0021      	movs	r1, r4
 800980e:	6922      	ldr	r2, [r4, #16]
 8009810:	310c      	adds	r1, #12
 8009812:	3202      	adds	r2, #2
 8009814:	0092      	lsls	r2, r2, #2
 8009816:	300c      	adds	r0, #12
 8009818:	f7fe fcfc 	bl	8008214 <memcpy>
 800981c:	0021      	movs	r1, r4
 800981e:	9801      	ldr	r0, [sp, #4]
 8009820:	f7ff ffa6 	bl	8009770 <_Bfree>
 8009824:	0034      	movs	r4, r6
 8009826:	1d3b      	adds	r3, r7, #4
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	18e3      	adds	r3, r4, r3
 800982c:	605d      	str	r5, [r3, #4]
 800982e:	1c7b      	adds	r3, r7, #1
 8009830:	6123      	str	r3, [r4, #16]
 8009832:	0020      	movs	r0, r4
 8009834:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009836:	46c0      	nop			; (mov r8, r8)
 8009838:	0800aee6 	.word	0x0800aee6
 800983c:	0800af57 	.word	0x0800af57

08009840 <__s2b>:
 8009840:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009842:	0006      	movs	r6, r0
 8009844:	0018      	movs	r0, r3
 8009846:	000c      	movs	r4, r1
 8009848:	3008      	adds	r0, #8
 800984a:	2109      	movs	r1, #9
 800984c:	9301      	str	r3, [sp, #4]
 800984e:	0015      	movs	r5, r2
 8009850:	f7f6 fcfe 	bl	8000250 <__divsi3>
 8009854:	2301      	movs	r3, #1
 8009856:	2100      	movs	r1, #0
 8009858:	4283      	cmp	r3, r0
 800985a:	db0a      	blt.n	8009872 <__s2b+0x32>
 800985c:	0030      	movs	r0, r6
 800985e:	f7ff ff43 	bl	80096e8 <_Balloc>
 8009862:	1e01      	subs	r1, r0, #0
 8009864:	d108      	bne.n	8009878 <__s2b+0x38>
 8009866:	000a      	movs	r2, r1
 8009868:	4b19      	ldr	r3, [pc, #100]	; (80098d0 <__s2b+0x90>)
 800986a:	481a      	ldr	r0, [pc, #104]	; (80098d4 <__s2b+0x94>)
 800986c:	31d3      	adds	r1, #211	; 0xd3
 800986e:	f000 fe2d 	bl	800a4cc <__assert_func>
 8009872:	005b      	lsls	r3, r3, #1
 8009874:	3101      	adds	r1, #1
 8009876:	e7ef      	b.n	8009858 <__s2b+0x18>
 8009878:	9b08      	ldr	r3, [sp, #32]
 800987a:	6143      	str	r3, [r0, #20]
 800987c:	2301      	movs	r3, #1
 800987e:	6103      	str	r3, [r0, #16]
 8009880:	2d09      	cmp	r5, #9
 8009882:	dd18      	ble.n	80098b6 <__s2b+0x76>
 8009884:	0023      	movs	r3, r4
 8009886:	3309      	adds	r3, #9
 8009888:	001f      	movs	r7, r3
 800988a:	9300      	str	r3, [sp, #0]
 800988c:	1964      	adds	r4, r4, r5
 800988e:	783b      	ldrb	r3, [r7, #0]
 8009890:	220a      	movs	r2, #10
 8009892:	0030      	movs	r0, r6
 8009894:	3b30      	subs	r3, #48	; 0x30
 8009896:	f7ff ff8f 	bl	80097b8 <__multadd>
 800989a:	3701      	adds	r7, #1
 800989c:	0001      	movs	r1, r0
 800989e:	42a7      	cmp	r7, r4
 80098a0:	d1f5      	bne.n	800988e <__s2b+0x4e>
 80098a2:	002c      	movs	r4, r5
 80098a4:	9b00      	ldr	r3, [sp, #0]
 80098a6:	3c08      	subs	r4, #8
 80098a8:	191c      	adds	r4, r3, r4
 80098aa:	002f      	movs	r7, r5
 80098ac:	9b01      	ldr	r3, [sp, #4]
 80098ae:	429f      	cmp	r7, r3
 80098b0:	db04      	blt.n	80098bc <__s2b+0x7c>
 80098b2:	0008      	movs	r0, r1
 80098b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80098b6:	2509      	movs	r5, #9
 80098b8:	340a      	adds	r4, #10
 80098ba:	e7f6      	b.n	80098aa <__s2b+0x6a>
 80098bc:	1b63      	subs	r3, r4, r5
 80098be:	5ddb      	ldrb	r3, [r3, r7]
 80098c0:	220a      	movs	r2, #10
 80098c2:	0030      	movs	r0, r6
 80098c4:	3b30      	subs	r3, #48	; 0x30
 80098c6:	f7ff ff77 	bl	80097b8 <__multadd>
 80098ca:	3701      	adds	r7, #1
 80098cc:	0001      	movs	r1, r0
 80098ce:	e7ed      	b.n	80098ac <__s2b+0x6c>
 80098d0:	0800aee6 	.word	0x0800aee6
 80098d4:	0800af57 	.word	0x0800af57

080098d8 <__hi0bits>:
 80098d8:	0003      	movs	r3, r0
 80098da:	0c02      	lsrs	r2, r0, #16
 80098dc:	2000      	movs	r0, #0
 80098de:	4282      	cmp	r2, r0
 80098e0:	d101      	bne.n	80098e6 <__hi0bits+0xe>
 80098e2:	041b      	lsls	r3, r3, #16
 80098e4:	3010      	adds	r0, #16
 80098e6:	0e1a      	lsrs	r2, r3, #24
 80098e8:	d101      	bne.n	80098ee <__hi0bits+0x16>
 80098ea:	3008      	adds	r0, #8
 80098ec:	021b      	lsls	r3, r3, #8
 80098ee:	0f1a      	lsrs	r2, r3, #28
 80098f0:	d101      	bne.n	80098f6 <__hi0bits+0x1e>
 80098f2:	3004      	adds	r0, #4
 80098f4:	011b      	lsls	r3, r3, #4
 80098f6:	0f9a      	lsrs	r2, r3, #30
 80098f8:	d101      	bne.n	80098fe <__hi0bits+0x26>
 80098fa:	3002      	adds	r0, #2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	2b00      	cmp	r3, #0
 8009900:	db03      	blt.n	800990a <__hi0bits+0x32>
 8009902:	3001      	adds	r0, #1
 8009904:	005b      	lsls	r3, r3, #1
 8009906:	d400      	bmi.n	800990a <__hi0bits+0x32>
 8009908:	2020      	movs	r0, #32
 800990a:	4770      	bx	lr

0800990c <__lo0bits>:
 800990c:	6803      	ldr	r3, [r0, #0]
 800990e:	0001      	movs	r1, r0
 8009910:	2207      	movs	r2, #7
 8009912:	0018      	movs	r0, r3
 8009914:	4010      	ands	r0, r2
 8009916:	4213      	tst	r3, r2
 8009918:	d00d      	beq.n	8009936 <__lo0bits+0x2a>
 800991a:	3a06      	subs	r2, #6
 800991c:	2000      	movs	r0, #0
 800991e:	4213      	tst	r3, r2
 8009920:	d105      	bne.n	800992e <__lo0bits+0x22>
 8009922:	3002      	adds	r0, #2
 8009924:	4203      	tst	r3, r0
 8009926:	d003      	beq.n	8009930 <__lo0bits+0x24>
 8009928:	40d3      	lsrs	r3, r2
 800992a:	0010      	movs	r0, r2
 800992c:	600b      	str	r3, [r1, #0]
 800992e:	4770      	bx	lr
 8009930:	089b      	lsrs	r3, r3, #2
 8009932:	600b      	str	r3, [r1, #0]
 8009934:	e7fb      	b.n	800992e <__lo0bits+0x22>
 8009936:	b29a      	uxth	r2, r3
 8009938:	2a00      	cmp	r2, #0
 800993a:	d101      	bne.n	8009940 <__lo0bits+0x34>
 800993c:	2010      	movs	r0, #16
 800993e:	0c1b      	lsrs	r3, r3, #16
 8009940:	b2da      	uxtb	r2, r3
 8009942:	2a00      	cmp	r2, #0
 8009944:	d101      	bne.n	800994a <__lo0bits+0x3e>
 8009946:	3008      	adds	r0, #8
 8009948:	0a1b      	lsrs	r3, r3, #8
 800994a:	071a      	lsls	r2, r3, #28
 800994c:	d101      	bne.n	8009952 <__lo0bits+0x46>
 800994e:	3004      	adds	r0, #4
 8009950:	091b      	lsrs	r3, r3, #4
 8009952:	079a      	lsls	r2, r3, #30
 8009954:	d101      	bne.n	800995a <__lo0bits+0x4e>
 8009956:	3002      	adds	r0, #2
 8009958:	089b      	lsrs	r3, r3, #2
 800995a:	07da      	lsls	r2, r3, #31
 800995c:	d4e9      	bmi.n	8009932 <__lo0bits+0x26>
 800995e:	3001      	adds	r0, #1
 8009960:	085b      	lsrs	r3, r3, #1
 8009962:	d1e6      	bne.n	8009932 <__lo0bits+0x26>
 8009964:	2020      	movs	r0, #32
 8009966:	e7e2      	b.n	800992e <__lo0bits+0x22>

08009968 <__i2b>:
 8009968:	b510      	push	{r4, lr}
 800996a:	000c      	movs	r4, r1
 800996c:	2101      	movs	r1, #1
 800996e:	f7ff febb 	bl	80096e8 <_Balloc>
 8009972:	2800      	cmp	r0, #0
 8009974:	d107      	bne.n	8009986 <__i2b+0x1e>
 8009976:	2146      	movs	r1, #70	; 0x46
 8009978:	4c05      	ldr	r4, [pc, #20]	; (8009990 <__i2b+0x28>)
 800997a:	0002      	movs	r2, r0
 800997c:	4b05      	ldr	r3, [pc, #20]	; (8009994 <__i2b+0x2c>)
 800997e:	0020      	movs	r0, r4
 8009980:	31ff      	adds	r1, #255	; 0xff
 8009982:	f000 fda3 	bl	800a4cc <__assert_func>
 8009986:	2301      	movs	r3, #1
 8009988:	6144      	str	r4, [r0, #20]
 800998a:	6103      	str	r3, [r0, #16]
 800998c:	bd10      	pop	{r4, pc}
 800998e:	46c0      	nop			; (mov r8, r8)
 8009990:	0800af57 	.word	0x0800af57
 8009994:	0800aee6 	.word	0x0800aee6

08009998 <__multiply>:
 8009998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800999a:	0015      	movs	r5, r2
 800999c:	690a      	ldr	r2, [r1, #16]
 800999e:	692b      	ldr	r3, [r5, #16]
 80099a0:	000c      	movs	r4, r1
 80099a2:	b08b      	sub	sp, #44	; 0x2c
 80099a4:	429a      	cmp	r2, r3
 80099a6:	da01      	bge.n	80099ac <__multiply+0x14>
 80099a8:	002c      	movs	r4, r5
 80099aa:	000d      	movs	r5, r1
 80099ac:	6927      	ldr	r7, [r4, #16]
 80099ae:	692e      	ldr	r6, [r5, #16]
 80099b0:	6861      	ldr	r1, [r4, #4]
 80099b2:	19bb      	adds	r3, r7, r6
 80099b4:	9303      	str	r3, [sp, #12]
 80099b6:	68a3      	ldr	r3, [r4, #8]
 80099b8:	19ba      	adds	r2, r7, r6
 80099ba:	4293      	cmp	r3, r2
 80099bc:	da00      	bge.n	80099c0 <__multiply+0x28>
 80099be:	3101      	adds	r1, #1
 80099c0:	f7ff fe92 	bl	80096e8 <_Balloc>
 80099c4:	9002      	str	r0, [sp, #8]
 80099c6:	2800      	cmp	r0, #0
 80099c8:	d106      	bne.n	80099d8 <__multiply+0x40>
 80099ca:	21b1      	movs	r1, #177	; 0xb1
 80099cc:	4b48      	ldr	r3, [pc, #288]	; (8009af0 <__multiply+0x158>)
 80099ce:	4849      	ldr	r0, [pc, #292]	; (8009af4 <__multiply+0x15c>)
 80099d0:	9a02      	ldr	r2, [sp, #8]
 80099d2:	0049      	lsls	r1, r1, #1
 80099d4:	f000 fd7a 	bl	800a4cc <__assert_func>
 80099d8:	9b02      	ldr	r3, [sp, #8]
 80099da:	2200      	movs	r2, #0
 80099dc:	3314      	adds	r3, #20
 80099de:	469c      	mov	ip, r3
 80099e0:	19bb      	adds	r3, r7, r6
 80099e2:	009b      	lsls	r3, r3, #2
 80099e4:	4463      	add	r3, ip
 80099e6:	9304      	str	r3, [sp, #16]
 80099e8:	4663      	mov	r3, ip
 80099ea:	9904      	ldr	r1, [sp, #16]
 80099ec:	428b      	cmp	r3, r1
 80099ee:	d32a      	bcc.n	8009a46 <__multiply+0xae>
 80099f0:	0023      	movs	r3, r4
 80099f2:	00bf      	lsls	r7, r7, #2
 80099f4:	3314      	adds	r3, #20
 80099f6:	3514      	adds	r5, #20
 80099f8:	9308      	str	r3, [sp, #32]
 80099fa:	00b6      	lsls	r6, r6, #2
 80099fc:	19db      	adds	r3, r3, r7
 80099fe:	9305      	str	r3, [sp, #20]
 8009a00:	19ab      	adds	r3, r5, r6
 8009a02:	9309      	str	r3, [sp, #36]	; 0x24
 8009a04:	2304      	movs	r3, #4
 8009a06:	9306      	str	r3, [sp, #24]
 8009a08:	0023      	movs	r3, r4
 8009a0a:	9a05      	ldr	r2, [sp, #20]
 8009a0c:	3315      	adds	r3, #21
 8009a0e:	9501      	str	r5, [sp, #4]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d305      	bcc.n	8009a20 <__multiply+0x88>
 8009a14:	1b13      	subs	r3, r2, r4
 8009a16:	3b15      	subs	r3, #21
 8009a18:	089b      	lsrs	r3, r3, #2
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	009b      	lsls	r3, r3, #2
 8009a1e:	9306      	str	r3, [sp, #24]
 8009a20:	9b01      	ldr	r3, [sp, #4]
 8009a22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d310      	bcc.n	8009a4a <__multiply+0xb2>
 8009a28:	9b03      	ldr	r3, [sp, #12]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	dd05      	ble.n	8009a3a <__multiply+0xa2>
 8009a2e:	9b04      	ldr	r3, [sp, #16]
 8009a30:	3b04      	subs	r3, #4
 8009a32:	9304      	str	r3, [sp, #16]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d056      	beq.n	8009ae8 <__multiply+0x150>
 8009a3a:	9b02      	ldr	r3, [sp, #8]
 8009a3c:	9a03      	ldr	r2, [sp, #12]
 8009a3e:	0018      	movs	r0, r3
 8009a40:	611a      	str	r2, [r3, #16]
 8009a42:	b00b      	add	sp, #44	; 0x2c
 8009a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a46:	c304      	stmia	r3!, {r2}
 8009a48:	e7cf      	b.n	80099ea <__multiply+0x52>
 8009a4a:	9b01      	ldr	r3, [sp, #4]
 8009a4c:	6818      	ldr	r0, [r3, #0]
 8009a4e:	b280      	uxth	r0, r0
 8009a50:	2800      	cmp	r0, #0
 8009a52:	d01e      	beq.n	8009a92 <__multiply+0xfa>
 8009a54:	4667      	mov	r7, ip
 8009a56:	2500      	movs	r5, #0
 8009a58:	9e08      	ldr	r6, [sp, #32]
 8009a5a:	ce02      	ldmia	r6!, {r1}
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	9307      	str	r3, [sp, #28]
 8009a60:	b28b      	uxth	r3, r1
 8009a62:	4343      	muls	r3, r0
 8009a64:	001a      	movs	r2, r3
 8009a66:	466b      	mov	r3, sp
 8009a68:	8b9b      	ldrh	r3, [r3, #28]
 8009a6a:	18d3      	adds	r3, r2, r3
 8009a6c:	195b      	adds	r3, r3, r5
 8009a6e:	0c0d      	lsrs	r5, r1, #16
 8009a70:	4345      	muls	r5, r0
 8009a72:	9a07      	ldr	r2, [sp, #28]
 8009a74:	0c11      	lsrs	r1, r2, #16
 8009a76:	1869      	adds	r1, r5, r1
 8009a78:	0c1a      	lsrs	r2, r3, #16
 8009a7a:	188a      	adds	r2, r1, r2
 8009a7c:	b29b      	uxth	r3, r3
 8009a7e:	0c15      	lsrs	r5, r2, #16
 8009a80:	0412      	lsls	r2, r2, #16
 8009a82:	431a      	orrs	r2, r3
 8009a84:	9b05      	ldr	r3, [sp, #20]
 8009a86:	c704      	stmia	r7!, {r2}
 8009a88:	42b3      	cmp	r3, r6
 8009a8a:	d8e6      	bhi.n	8009a5a <__multiply+0xc2>
 8009a8c:	4663      	mov	r3, ip
 8009a8e:	9a06      	ldr	r2, [sp, #24]
 8009a90:	509d      	str	r5, [r3, r2]
 8009a92:	9b01      	ldr	r3, [sp, #4]
 8009a94:	6818      	ldr	r0, [r3, #0]
 8009a96:	0c00      	lsrs	r0, r0, #16
 8009a98:	d020      	beq.n	8009adc <__multiply+0x144>
 8009a9a:	4663      	mov	r3, ip
 8009a9c:	0025      	movs	r5, r4
 8009a9e:	4661      	mov	r1, ip
 8009aa0:	2700      	movs	r7, #0
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	3514      	adds	r5, #20
 8009aa6:	682a      	ldr	r2, [r5, #0]
 8009aa8:	680e      	ldr	r6, [r1, #0]
 8009aaa:	b292      	uxth	r2, r2
 8009aac:	4342      	muls	r2, r0
 8009aae:	0c36      	lsrs	r6, r6, #16
 8009ab0:	1992      	adds	r2, r2, r6
 8009ab2:	19d2      	adds	r2, r2, r7
 8009ab4:	0416      	lsls	r6, r2, #16
 8009ab6:	b29b      	uxth	r3, r3
 8009ab8:	431e      	orrs	r6, r3
 8009aba:	600e      	str	r6, [r1, #0]
 8009abc:	cd40      	ldmia	r5!, {r6}
 8009abe:	684b      	ldr	r3, [r1, #4]
 8009ac0:	0c36      	lsrs	r6, r6, #16
 8009ac2:	4346      	muls	r6, r0
 8009ac4:	b29b      	uxth	r3, r3
 8009ac6:	0c12      	lsrs	r2, r2, #16
 8009ac8:	18f3      	adds	r3, r6, r3
 8009aca:	189b      	adds	r3, r3, r2
 8009acc:	9a05      	ldr	r2, [sp, #20]
 8009ace:	0c1f      	lsrs	r7, r3, #16
 8009ad0:	3104      	adds	r1, #4
 8009ad2:	42aa      	cmp	r2, r5
 8009ad4:	d8e7      	bhi.n	8009aa6 <__multiply+0x10e>
 8009ad6:	4662      	mov	r2, ip
 8009ad8:	9906      	ldr	r1, [sp, #24]
 8009ada:	5053      	str	r3, [r2, r1]
 8009adc:	9b01      	ldr	r3, [sp, #4]
 8009ade:	3304      	adds	r3, #4
 8009ae0:	9301      	str	r3, [sp, #4]
 8009ae2:	2304      	movs	r3, #4
 8009ae4:	449c      	add	ip, r3
 8009ae6:	e79b      	b.n	8009a20 <__multiply+0x88>
 8009ae8:	9b03      	ldr	r3, [sp, #12]
 8009aea:	3b01      	subs	r3, #1
 8009aec:	9303      	str	r3, [sp, #12]
 8009aee:	e79b      	b.n	8009a28 <__multiply+0x90>
 8009af0:	0800aee6 	.word	0x0800aee6
 8009af4:	0800af57 	.word	0x0800af57

08009af8 <__pow5mult>:
 8009af8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009afa:	2303      	movs	r3, #3
 8009afc:	0015      	movs	r5, r2
 8009afe:	0007      	movs	r7, r0
 8009b00:	000e      	movs	r6, r1
 8009b02:	401a      	ands	r2, r3
 8009b04:	421d      	tst	r5, r3
 8009b06:	d008      	beq.n	8009b1a <__pow5mult+0x22>
 8009b08:	4925      	ldr	r1, [pc, #148]	; (8009ba0 <__pow5mult+0xa8>)
 8009b0a:	3a01      	subs	r2, #1
 8009b0c:	0092      	lsls	r2, r2, #2
 8009b0e:	5852      	ldr	r2, [r2, r1]
 8009b10:	2300      	movs	r3, #0
 8009b12:	0031      	movs	r1, r6
 8009b14:	f7ff fe50 	bl	80097b8 <__multadd>
 8009b18:	0006      	movs	r6, r0
 8009b1a:	10ad      	asrs	r5, r5, #2
 8009b1c:	d03d      	beq.n	8009b9a <__pow5mult+0xa2>
 8009b1e:	69fc      	ldr	r4, [r7, #28]
 8009b20:	2c00      	cmp	r4, #0
 8009b22:	d10f      	bne.n	8009b44 <__pow5mult+0x4c>
 8009b24:	2010      	movs	r0, #16
 8009b26:	f7fc fb49 	bl	80061bc <malloc>
 8009b2a:	1e02      	subs	r2, r0, #0
 8009b2c:	61f8      	str	r0, [r7, #28]
 8009b2e:	d105      	bne.n	8009b3c <__pow5mult+0x44>
 8009b30:	21b4      	movs	r1, #180	; 0xb4
 8009b32:	4b1c      	ldr	r3, [pc, #112]	; (8009ba4 <__pow5mult+0xac>)
 8009b34:	481c      	ldr	r0, [pc, #112]	; (8009ba8 <__pow5mult+0xb0>)
 8009b36:	31ff      	adds	r1, #255	; 0xff
 8009b38:	f000 fcc8 	bl	800a4cc <__assert_func>
 8009b3c:	6044      	str	r4, [r0, #4]
 8009b3e:	6084      	str	r4, [r0, #8]
 8009b40:	6004      	str	r4, [r0, #0]
 8009b42:	60c4      	str	r4, [r0, #12]
 8009b44:	69fb      	ldr	r3, [r7, #28]
 8009b46:	689c      	ldr	r4, [r3, #8]
 8009b48:	9301      	str	r3, [sp, #4]
 8009b4a:	2c00      	cmp	r4, #0
 8009b4c:	d108      	bne.n	8009b60 <__pow5mult+0x68>
 8009b4e:	0038      	movs	r0, r7
 8009b50:	4916      	ldr	r1, [pc, #88]	; (8009bac <__pow5mult+0xb4>)
 8009b52:	f7ff ff09 	bl	8009968 <__i2b>
 8009b56:	9b01      	ldr	r3, [sp, #4]
 8009b58:	0004      	movs	r4, r0
 8009b5a:	6098      	str	r0, [r3, #8]
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	6003      	str	r3, [r0, #0]
 8009b60:	2301      	movs	r3, #1
 8009b62:	421d      	tst	r5, r3
 8009b64:	d00a      	beq.n	8009b7c <__pow5mult+0x84>
 8009b66:	0031      	movs	r1, r6
 8009b68:	0022      	movs	r2, r4
 8009b6a:	0038      	movs	r0, r7
 8009b6c:	f7ff ff14 	bl	8009998 <__multiply>
 8009b70:	0031      	movs	r1, r6
 8009b72:	9001      	str	r0, [sp, #4]
 8009b74:	0038      	movs	r0, r7
 8009b76:	f7ff fdfb 	bl	8009770 <_Bfree>
 8009b7a:	9e01      	ldr	r6, [sp, #4]
 8009b7c:	106d      	asrs	r5, r5, #1
 8009b7e:	d00c      	beq.n	8009b9a <__pow5mult+0xa2>
 8009b80:	6820      	ldr	r0, [r4, #0]
 8009b82:	2800      	cmp	r0, #0
 8009b84:	d107      	bne.n	8009b96 <__pow5mult+0x9e>
 8009b86:	0022      	movs	r2, r4
 8009b88:	0021      	movs	r1, r4
 8009b8a:	0038      	movs	r0, r7
 8009b8c:	f7ff ff04 	bl	8009998 <__multiply>
 8009b90:	2300      	movs	r3, #0
 8009b92:	6020      	str	r0, [r4, #0]
 8009b94:	6003      	str	r3, [r0, #0]
 8009b96:	0004      	movs	r4, r0
 8009b98:	e7e2      	b.n	8009b60 <__pow5mult+0x68>
 8009b9a:	0030      	movs	r0, r6
 8009b9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009b9e:	46c0      	nop			; (mov r8, r8)
 8009ba0:	0800b0a0 	.word	0x0800b0a0
 8009ba4:	0800ae77 	.word	0x0800ae77
 8009ba8:	0800af57 	.word	0x0800af57
 8009bac:	00000271 	.word	0x00000271

08009bb0 <__lshift>:
 8009bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bb2:	000c      	movs	r4, r1
 8009bb4:	0017      	movs	r7, r2
 8009bb6:	6923      	ldr	r3, [r4, #16]
 8009bb8:	1155      	asrs	r5, r2, #5
 8009bba:	b087      	sub	sp, #28
 8009bbc:	18eb      	adds	r3, r5, r3
 8009bbe:	9302      	str	r3, [sp, #8]
 8009bc0:	3301      	adds	r3, #1
 8009bc2:	9301      	str	r3, [sp, #4]
 8009bc4:	6849      	ldr	r1, [r1, #4]
 8009bc6:	68a3      	ldr	r3, [r4, #8]
 8009bc8:	9004      	str	r0, [sp, #16]
 8009bca:	9a01      	ldr	r2, [sp, #4]
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	db10      	blt.n	8009bf2 <__lshift+0x42>
 8009bd0:	9804      	ldr	r0, [sp, #16]
 8009bd2:	f7ff fd89 	bl	80096e8 <_Balloc>
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	0002      	movs	r2, r0
 8009bda:	0006      	movs	r6, r0
 8009bdc:	0019      	movs	r1, r3
 8009bde:	3214      	adds	r2, #20
 8009be0:	4298      	cmp	r0, r3
 8009be2:	d10c      	bne.n	8009bfe <__lshift+0x4e>
 8009be4:	31df      	adds	r1, #223	; 0xdf
 8009be6:	0032      	movs	r2, r6
 8009be8:	4b26      	ldr	r3, [pc, #152]	; (8009c84 <__lshift+0xd4>)
 8009bea:	4827      	ldr	r0, [pc, #156]	; (8009c88 <__lshift+0xd8>)
 8009bec:	31ff      	adds	r1, #255	; 0xff
 8009bee:	f000 fc6d 	bl	800a4cc <__assert_func>
 8009bf2:	3101      	adds	r1, #1
 8009bf4:	005b      	lsls	r3, r3, #1
 8009bf6:	e7e8      	b.n	8009bca <__lshift+0x1a>
 8009bf8:	0098      	lsls	r0, r3, #2
 8009bfa:	5011      	str	r1, [r2, r0]
 8009bfc:	3301      	adds	r3, #1
 8009bfe:	42ab      	cmp	r3, r5
 8009c00:	dbfa      	blt.n	8009bf8 <__lshift+0x48>
 8009c02:	43eb      	mvns	r3, r5
 8009c04:	17db      	asrs	r3, r3, #31
 8009c06:	401d      	ands	r5, r3
 8009c08:	211f      	movs	r1, #31
 8009c0a:	0023      	movs	r3, r4
 8009c0c:	0038      	movs	r0, r7
 8009c0e:	00ad      	lsls	r5, r5, #2
 8009c10:	1955      	adds	r5, r2, r5
 8009c12:	6922      	ldr	r2, [r4, #16]
 8009c14:	3314      	adds	r3, #20
 8009c16:	0092      	lsls	r2, r2, #2
 8009c18:	4008      	ands	r0, r1
 8009c1a:	4684      	mov	ip, r0
 8009c1c:	189a      	adds	r2, r3, r2
 8009c1e:	420f      	tst	r7, r1
 8009c20:	d02a      	beq.n	8009c78 <__lshift+0xc8>
 8009c22:	3101      	adds	r1, #1
 8009c24:	1a09      	subs	r1, r1, r0
 8009c26:	9105      	str	r1, [sp, #20]
 8009c28:	2100      	movs	r1, #0
 8009c2a:	9503      	str	r5, [sp, #12]
 8009c2c:	4667      	mov	r7, ip
 8009c2e:	6818      	ldr	r0, [r3, #0]
 8009c30:	40b8      	lsls	r0, r7
 8009c32:	4308      	orrs	r0, r1
 8009c34:	9903      	ldr	r1, [sp, #12]
 8009c36:	c101      	stmia	r1!, {r0}
 8009c38:	9103      	str	r1, [sp, #12]
 8009c3a:	9805      	ldr	r0, [sp, #20]
 8009c3c:	cb02      	ldmia	r3!, {r1}
 8009c3e:	40c1      	lsrs	r1, r0
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d8f3      	bhi.n	8009c2c <__lshift+0x7c>
 8009c44:	0020      	movs	r0, r4
 8009c46:	3015      	adds	r0, #21
 8009c48:	2304      	movs	r3, #4
 8009c4a:	4282      	cmp	r2, r0
 8009c4c:	d304      	bcc.n	8009c58 <__lshift+0xa8>
 8009c4e:	1b13      	subs	r3, r2, r4
 8009c50:	3b15      	subs	r3, #21
 8009c52:	089b      	lsrs	r3, r3, #2
 8009c54:	3301      	adds	r3, #1
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	50e9      	str	r1, [r5, r3]
 8009c5a:	2900      	cmp	r1, #0
 8009c5c:	d002      	beq.n	8009c64 <__lshift+0xb4>
 8009c5e:	9b02      	ldr	r3, [sp, #8]
 8009c60:	3302      	adds	r3, #2
 8009c62:	9301      	str	r3, [sp, #4]
 8009c64:	9b01      	ldr	r3, [sp, #4]
 8009c66:	9804      	ldr	r0, [sp, #16]
 8009c68:	3b01      	subs	r3, #1
 8009c6a:	0021      	movs	r1, r4
 8009c6c:	6133      	str	r3, [r6, #16]
 8009c6e:	f7ff fd7f 	bl	8009770 <_Bfree>
 8009c72:	0030      	movs	r0, r6
 8009c74:	b007      	add	sp, #28
 8009c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c78:	cb02      	ldmia	r3!, {r1}
 8009c7a:	c502      	stmia	r5!, {r1}
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d8fb      	bhi.n	8009c78 <__lshift+0xc8>
 8009c80:	e7f0      	b.n	8009c64 <__lshift+0xb4>
 8009c82:	46c0      	nop			; (mov r8, r8)
 8009c84:	0800aee6 	.word	0x0800aee6
 8009c88:	0800af57 	.word	0x0800af57

08009c8c <__mcmp>:
 8009c8c:	b530      	push	{r4, r5, lr}
 8009c8e:	690b      	ldr	r3, [r1, #16]
 8009c90:	6904      	ldr	r4, [r0, #16]
 8009c92:	0002      	movs	r2, r0
 8009c94:	1ae0      	subs	r0, r4, r3
 8009c96:	429c      	cmp	r4, r3
 8009c98:	d10e      	bne.n	8009cb8 <__mcmp+0x2c>
 8009c9a:	3214      	adds	r2, #20
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	3114      	adds	r1, #20
 8009ca0:	0014      	movs	r4, r2
 8009ca2:	18c9      	adds	r1, r1, r3
 8009ca4:	18d2      	adds	r2, r2, r3
 8009ca6:	3a04      	subs	r2, #4
 8009ca8:	3904      	subs	r1, #4
 8009caa:	6815      	ldr	r5, [r2, #0]
 8009cac:	680b      	ldr	r3, [r1, #0]
 8009cae:	429d      	cmp	r5, r3
 8009cb0:	d003      	beq.n	8009cba <__mcmp+0x2e>
 8009cb2:	2001      	movs	r0, #1
 8009cb4:	429d      	cmp	r5, r3
 8009cb6:	d303      	bcc.n	8009cc0 <__mcmp+0x34>
 8009cb8:	bd30      	pop	{r4, r5, pc}
 8009cba:	4294      	cmp	r4, r2
 8009cbc:	d3f3      	bcc.n	8009ca6 <__mcmp+0x1a>
 8009cbe:	e7fb      	b.n	8009cb8 <__mcmp+0x2c>
 8009cc0:	4240      	negs	r0, r0
 8009cc2:	e7f9      	b.n	8009cb8 <__mcmp+0x2c>

08009cc4 <__mdiff>:
 8009cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009cc6:	000e      	movs	r6, r1
 8009cc8:	0007      	movs	r7, r0
 8009cca:	0011      	movs	r1, r2
 8009ccc:	0030      	movs	r0, r6
 8009cce:	b087      	sub	sp, #28
 8009cd0:	0014      	movs	r4, r2
 8009cd2:	f7ff ffdb 	bl	8009c8c <__mcmp>
 8009cd6:	1e05      	subs	r5, r0, #0
 8009cd8:	d110      	bne.n	8009cfc <__mdiff+0x38>
 8009cda:	0001      	movs	r1, r0
 8009cdc:	0038      	movs	r0, r7
 8009cde:	f7ff fd03 	bl	80096e8 <_Balloc>
 8009ce2:	1e02      	subs	r2, r0, #0
 8009ce4:	d104      	bne.n	8009cf0 <__mdiff+0x2c>
 8009ce6:	4b3f      	ldr	r3, [pc, #252]	; (8009de4 <__mdiff+0x120>)
 8009ce8:	483f      	ldr	r0, [pc, #252]	; (8009de8 <__mdiff+0x124>)
 8009cea:	4940      	ldr	r1, [pc, #256]	; (8009dec <__mdiff+0x128>)
 8009cec:	f000 fbee 	bl	800a4cc <__assert_func>
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	6145      	str	r5, [r0, #20]
 8009cf4:	6103      	str	r3, [r0, #16]
 8009cf6:	0010      	movs	r0, r2
 8009cf8:	b007      	add	sp, #28
 8009cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	9301      	str	r3, [sp, #4]
 8009d00:	2800      	cmp	r0, #0
 8009d02:	db04      	blt.n	8009d0e <__mdiff+0x4a>
 8009d04:	0023      	movs	r3, r4
 8009d06:	0034      	movs	r4, r6
 8009d08:	001e      	movs	r6, r3
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	9301      	str	r3, [sp, #4]
 8009d0e:	0038      	movs	r0, r7
 8009d10:	6861      	ldr	r1, [r4, #4]
 8009d12:	f7ff fce9 	bl	80096e8 <_Balloc>
 8009d16:	1e02      	subs	r2, r0, #0
 8009d18:	d103      	bne.n	8009d22 <__mdiff+0x5e>
 8009d1a:	4b32      	ldr	r3, [pc, #200]	; (8009de4 <__mdiff+0x120>)
 8009d1c:	4832      	ldr	r0, [pc, #200]	; (8009de8 <__mdiff+0x124>)
 8009d1e:	4934      	ldr	r1, [pc, #208]	; (8009df0 <__mdiff+0x12c>)
 8009d20:	e7e4      	b.n	8009cec <__mdiff+0x28>
 8009d22:	9b01      	ldr	r3, [sp, #4]
 8009d24:	2700      	movs	r7, #0
 8009d26:	60c3      	str	r3, [r0, #12]
 8009d28:	6920      	ldr	r0, [r4, #16]
 8009d2a:	3414      	adds	r4, #20
 8009d2c:	0083      	lsls	r3, r0, #2
 8009d2e:	18e3      	adds	r3, r4, r3
 8009d30:	0021      	movs	r1, r4
 8009d32:	9401      	str	r4, [sp, #4]
 8009d34:	0034      	movs	r4, r6
 8009d36:	9302      	str	r3, [sp, #8]
 8009d38:	6933      	ldr	r3, [r6, #16]
 8009d3a:	3414      	adds	r4, #20
 8009d3c:	009b      	lsls	r3, r3, #2
 8009d3e:	18e3      	adds	r3, r4, r3
 8009d40:	9303      	str	r3, [sp, #12]
 8009d42:	0013      	movs	r3, r2
 8009d44:	3314      	adds	r3, #20
 8009d46:	469c      	mov	ip, r3
 8009d48:	9305      	str	r3, [sp, #20]
 8009d4a:	9104      	str	r1, [sp, #16]
 8009d4c:	9b04      	ldr	r3, [sp, #16]
 8009d4e:	cc02      	ldmia	r4!, {r1}
 8009d50:	cb20      	ldmia	r3!, {r5}
 8009d52:	9304      	str	r3, [sp, #16]
 8009d54:	b2ab      	uxth	r3, r5
 8009d56:	19df      	adds	r7, r3, r7
 8009d58:	b28b      	uxth	r3, r1
 8009d5a:	1afb      	subs	r3, r7, r3
 8009d5c:	0c09      	lsrs	r1, r1, #16
 8009d5e:	0c2d      	lsrs	r5, r5, #16
 8009d60:	1a6d      	subs	r5, r5, r1
 8009d62:	1419      	asrs	r1, r3, #16
 8009d64:	1869      	adds	r1, r5, r1
 8009d66:	b29b      	uxth	r3, r3
 8009d68:	140f      	asrs	r7, r1, #16
 8009d6a:	0409      	lsls	r1, r1, #16
 8009d6c:	4319      	orrs	r1, r3
 8009d6e:	4663      	mov	r3, ip
 8009d70:	c302      	stmia	r3!, {r1}
 8009d72:	469c      	mov	ip, r3
 8009d74:	9b03      	ldr	r3, [sp, #12]
 8009d76:	42a3      	cmp	r3, r4
 8009d78:	d8e8      	bhi.n	8009d4c <__mdiff+0x88>
 8009d7a:	0031      	movs	r1, r6
 8009d7c:	9c03      	ldr	r4, [sp, #12]
 8009d7e:	3115      	adds	r1, #21
 8009d80:	2304      	movs	r3, #4
 8009d82:	428c      	cmp	r4, r1
 8009d84:	d304      	bcc.n	8009d90 <__mdiff+0xcc>
 8009d86:	1ba3      	subs	r3, r4, r6
 8009d88:	3b15      	subs	r3, #21
 8009d8a:	089b      	lsrs	r3, r3, #2
 8009d8c:	3301      	adds	r3, #1
 8009d8e:	009b      	lsls	r3, r3, #2
 8009d90:	9901      	ldr	r1, [sp, #4]
 8009d92:	18cd      	adds	r5, r1, r3
 8009d94:	9905      	ldr	r1, [sp, #20]
 8009d96:	002e      	movs	r6, r5
 8009d98:	18cb      	adds	r3, r1, r3
 8009d9a:	469c      	mov	ip, r3
 8009d9c:	9902      	ldr	r1, [sp, #8]
 8009d9e:	428e      	cmp	r6, r1
 8009da0:	d310      	bcc.n	8009dc4 <__mdiff+0x100>
 8009da2:	9e02      	ldr	r6, [sp, #8]
 8009da4:	1ee9      	subs	r1, r5, #3
 8009da6:	2400      	movs	r4, #0
 8009da8:	428e      	cmp	r6, r1
 8009daa:	d304      	bcc.n	8009db6 <__mdiff+0xf2>
 8009dac:	0031      	movs	r1, r6
 8009dae:	3103      	adds	r1, #3
 8009db0:	1b49      	subs	r1, r1, r5
 8009db2:	0889      	lsrs	r1, r1, #2
 8009db4:	008c      	lsls	r4, r1, #2
 8009db6:	191b      	adds	r3, r3, r4
 8009db8:	3b04      	subs	r3, #4
 8009dba:	6819      	ldr	r1, [r3, #0]
 8009dbc:	2900      	cmp	r1, #0
 8009dbe:	d00f      	beq.n	8009de0 <__mdiff+0x11c>
 8009dc0:	6110      	str	r0, [r2, #16]
 8009dc2:	e798      	b.n	8009cf6 <__mdiff+0x32>
 8009dc4:	ce02      	ldmia	r6!, {r1}
 8009dc6:	b28c      	uxth	r4, r1
 8009dc8:	19e4      	adds	r4, r4, r7
 8009dca:	0c0f      	lsrs	r7, r1, #16
 8009dcc:	1421      	asrs	r1, r4, #16
 8009dce:	1879      	adds	r1, r7, r1
 8009dd0:	b2a4      	uxth	r4, r4
 8009dd2:	140f      	asrs	r7, r1, #16
 8009dd4:	0409      	lsls	r1, r1, #16
 8009dd6:	4321      	orrs	r1, r4
 8009dd8:	4664      	mov	r4, ip
 8009dda:	c402      	stmia	r4!, {r1}
 8009ddc:	46a4      	mov	ip, r4
 8009dde:	e7dd      	b.n	8009d9c <__mdiff+0xd8>
 8009de0:	3801      	subs	r0, #1
 8009de2:	e7e9      	b.n	8009db8 <__mdiff+0xf4>
 8009de4:	0800aee6 	.word	0x0800aee6
 8009de8:	0800af57 	.word	0x0800af57
 8009dec:	00000237 	.word	0x00000237
 8009df0:	00000245 	.word	0x00000245

08009df4 <__ulp>:
 8009df4:	2000      	movs	r0, #0
 8009df6:	4b0b      	ldr	r3, [pc, #44]	; (8009e24 <__ulp+0x30>)
 8009df8:	4019      	ands	r1, r3
 8009dfa:	4b0b      	ldr	r3, [pc, #44]	; (8009e28 <__ulp+0x34>)
 8009dfc:	18c9      	adds	r1, r1, r3
 8009dfe:	4281      	cmp	r1, r0
 8009e00:	dc06      	bgt.n	8009e10 <__ulp+0x1c>
 8009e02:	4249      	negs	r1, r1
 8009e04:	150b      	asrs	r3, r1, #20
 8009e06:	2b13      	cmp	r3, #19
 8009e08:	dc03      	bgt.n	8009e12 <__ulp+0x1e>
 8009e0a:	2180      	movs	r1, #128	; 0x80
 8009e0c:	0309      	lsls	r1, r1, #12
 8009e0e:	4119      	asrs	r1, r3
 8009e10:	4770      	bx	lr
 8009e12:	3b14      	subs	r3, #20
 8009e14:	2001      	movs	r0, #1
 8009e16:	2b1e      	cmp	r3, #30
 8009e18:	dc02      	bgt.n	8009e20 <__ulp+0x2c>
 8009e1a:	2080      	movs	r0, #128	; 0x80
 8009e1c:	0600      	lsls	r0, r0, #24
 8009e1e:	40d8      	lsrs	r0, r3
 8009e20:	2100      	movs	r1, #0
 8009e22:	e7f5      	b.n	8009e10 <__ulp+0x1c>
 8009e24:	7ff00000 	.word	0x7ff00000
 8009e28:	fcc00000 	.word	0xfcc00000

08009e2c <__b2d>:
 8009e2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e2e:	0006      	movs	r6, r0
 8009e30:	6903      	ldr	r3, [r0, #16]
 8009e32:	3614      	adds	r6, #20
 8009e34:	009b      	lsls	r3, r3, #2
 8009e36:	18f3      	adds	r3, r6, r3
 8009e38:	1f1d      	subs	r5, r3, #4
 8009e3a:	682c      	ldr	r4, [r5, #0]
 8009e3c:	000f      	movs	r7, r1
 8009e3e:	0020      	movs	r0, r4
 8009e40:	9301      	str	r3, [sp, #4]
 8009e42:	f7ff fd49 	bl	80098d8 <__hi0bits>
 8009e46:	2220      	movs	r2, #32
 8009e48:	1a12      	subs	r2, r2, r0
 8009e4a:	603a      	str	r2, [r7, #0]
 8009e4c:	0003      	movs	r3, r0
 8009e4e:	4a1c      	ldr	r2, [pc, #112]	; (8009ec0 <__b2d+0x94>)
 8009e50:	280a      	cmp	r0, #10
 8009e52:	dc15      	bgt.n	8009e80 <__b2d+0x54>
 8009e54:	210b      	movs	r1, #11
 8009e56:	0027      	movs	r7, r4
 8009e58:	1a09      	subs	r1, r1, r0
 8009e5a:	40cf      	lsrs	r7, r1
 8009e5c:	433a      	orrs	r2, r7
 8009e5e:	468c      	mov	ip, r1
 8009e60:	0011      	movs	r1, r2
 8009e62:	2200      	movs	r2, #0
 8009e64:	42ae      	cmp	r6, r5
 8009e66:	d202      	bcs.n	8009e6e <__b2d+0x42>
 8009e68:	9a01      	ldr	r2, [sp, #4]
 8009e6a:	3a08      	subs	r2, #8
 8009e6c:	6812      	ldr	r2, [r2, #0]
 8009e6e:	3315      	adds	r3, #21
 8009e70:	409c      	lsls	r4, r3
 8009e72:	4663      	mov	r3, ip
 8009e74:	0027      	movs	r7, r4
 8009e76:	40da      	lsrs	r2, r3
 8009e78:	4317      	orrs	r7, r2
 8009e7a:	0038      	movs	r0, r7
 8009e7c:	b003      	add	sp, #12
 8009e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e80:	2700      	movs	r7, #0
 8009e82:	42ae      	cmp	r6, r5
 8009e84:	d202      	bcs.n	8009e8c <__b2d+0x60>
 8009e86:	9d01      	ldr	r5, [sp, #4]
 8009e88:	3d08      	subs	r5, #8
 8009e8a:	682f      	ldr	r7, [r5, #0]
 8009e8c:	210b      	movs	r1, #11
 8009e8e:	4249      	negs	r1, r1
 8009e90:	468c      	mov	ip, r1
 8009e92:	449c      	add	ip, r3
 8009e94:	2b0b      	cmp	r3, #11
 8009e96:	d010      	beq.n	8009eba <__b2d+0x8e>
 8009e98:	4661      	mov	r1, ip
 8009e9a:	2320      	movs	r3, #32
 8009e9c:	408c      	lsls	r4, r1
 8009e9e:	1a5b      	subs	r3, r3, r1
 8009ea0:	0039      	movs	r1, r7
 8009ea2:	40d9      	lsrs	r1, r3
 8009ea4:	430c      	orrs	r4, r1
 8009ea6:	4322      	orrs	r2, r4
 8009ea8:	0011      	movs	r1, r2
 8009eaa:	2200      	movs	r2, #0
 8009eac:	42b5      	cmp	r5, r6
 8009eae:	d901      	bls.n	8009eb4 <__b2d+0x88>
 8009eb0:	3d04      	subs	r5, #4
 8009eb2:	682a      	ldr	r2, [r5, #0]
 8009eb4:	4664      	mov	r4, ip
 8009eb6:	40a7      	lsls	r7, r4
 8009eb8:	e7dd      	b.n	8009e76 <__b2d+0x4a>
 8009eba:	4322      	orrs	r2, r4
 8009ebc:	0011      	movs	r1, r2
 8009ebe:	e7dc      	b.n	8009e7a <__b2d+0x4e>
 8009ec0:	3ff00000 	.word	0x3ff00000

08009ec4 <__d2b>:
 8009ec4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ec6:	2101      	movs	r1, #1
 8009ec8:	0014      	movs	r4, r2
 8009eca:	001d      	movs	r5, r3
 8009ecc:	9f08      	ldr	r7, [sp, #32]
 8009ece:	f7ff fc0b 	bl	80096e8 <_Balloc>
 8009ed2:	1e06      	subs	r6, r0, #0
 8009ed4:	d105      	bne.n	8009ee2 <__d2b+0x1e>
 8009ed6:	0032      	movs	r2, r6
 8009ed8:	4b24      	ldr	r3, [pc, #144]	; (8009f6c <__d2b+0xa8>)
 8009eda:	4825      	ldr	r0, [pc, #148]	; (8009f70 <__d2b+0xac>)
 8009edc:	4925      	ldr	r1, [pc, #148]	; (8009f74 <__d2b+0xb0>)
 8009ede:	f000 faf5 	bl	800a4cc <__assert_func>
 8009ee2:	032b      	lsls	r3, r5, #12
 8009ee4:	006d      	lsls	r5, r5, #1
 8009ee6:	0b1b      	lsrs	r3, r3, #12
 8009ee8:	0d6d      	lsrs	r5, r5, #21
 8009eea:	d125      	bne.n	8009f38 <__d2b+0x74>
 8009eec:	9301      	str	r3, [sp, #4]
 8009eee:	2c00      	cmp	r4, #0
 8009ef0:	d028      	beq.n	8009f44 <__d2b+0x80>
 8009ef2:	4668      	mov	r0, sp
 8009ef4:	9400      	str	r4, [sp, #0]
 8009ef6:	f7ff fd09 	bl	800990c <__lo0bits>
 8009efa:	9b01      	ldr	r3, [sp, #4]
 8009efc:	9900      	ldr	r1, [sp, #0]
 8009efe:	2800      	cmp	r0, #0
 8009f00:	d01e      	beq.n	8009f40 <__d2b+0x7c>
 8009f02:	2220      	movs	r2, #32
 8009f04:	001c      	movs	r4, r3
 8009f06:	1a12      	subs	r2, r2, r0
 8009f08:	4094      	lsls	r4, r2
 8009f0a:	0022      	movs	r2, r4
 8009f0c:	40c3      	lsrs	r3, r0
 8009f0e:	430a      	orrs	r2, r1
 8009f10:	6172      	str	r2, [r6, #20]
 8009f12:	9301      	str	r3, [sp, #4]
 8009f14:	9c01      	ldr	r4, [sp, #4]
 8009f16:	61b4      	str	r4, [r6, #24]
 8009f18:	1e63      	subs	r3, r4, #1
 8009f1a:	419c      	sbcs	r4, r3
 8009f1c:	3401      	adds	r4, #1
 8009f1e:	6134      	str	r4, [r6, #16]
 8009f20:	2d00      	cmp	r5, #0
 8009f22:	d017      	beq.n	8009f54 <__d2b+0x90>
 8009f24:	2435      	movs	r4, #53	; 0x35
 8009f26:	4b14      	ldr	r3, [pc, #80]	; (8009f78 <__d2b+0xb4>)
 8009f28:	18ed      	adds	r5, r5, r3
 8009f2a:	182d      	adds	r5, r5, r0
 8009f2c:	603d      	str	r5, [r7, #0]
 8009f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f30:	1a24      	subs	r4, r4, r0
 8009f32:	601c      	str	r4, [r3, #0]
 8009f34:	0030      	movs	r0, r6
 8009f36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009f38:	2280      	movs	r2, #128	; 0x80
 8009f3a:	0352      	lsls	r2, r2, #13
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	e7d5      	b.n	8009eec <__d2b+0x28>
 8009f40:	6171      	str	r1, [r6, #20]
 8009f42:	e7e7      	b.n	8009f14 <__d2b+0x50>
 8009f44:	a801      	add	r0, sp, #4
 8009f46:	f7ff fce1 	bl	800990c <__lo0bits>
 8009f4a:	9b01      	ldr	r3, [sp, #4]
 8009f4c:	2401      	movs	r4, #1
 8009f4e:	6173      	str	r3, [r6, #20]
 8009f50:	3020      	adds	r0, #32
 8009f52:	e7e4      	b.n	8009f1e <__d2b+0x5a>
 8009f54:	4b09      	ldr	r3, [pc, #36]	; (8009f7c <__d2b+0xb8>)
 8009f56:	18c0      	adds	r0, r0, r3
 8009f58:	4b09      	ldr	r3, [pc, #36]	; (8009f80 <__d2b+0xbc>)
 8009f5a:	6038      	str	r0, [r7, #0]
 8009f5c:	18e3      	adds	r3, r4, r3
 8009f5e:	009b      	lsls	r3, r3, #2
 8009f60:	18f3      	adds	r3, r6, r3
 8009f62:	6958      	ldr	r0, [r3, #20]
 8009f64:	f7ff fcb8 	bl	80098d8 <__hi0bits>
 8009f68:	0164      	lsls	r4, r4, #5
 8009f6a:	e7e0      	b.n	8009f2e <__d2b+0x6a>
 8009f6c:	0800aee6 	.word	0x0800aee6
 8009f70:	0800af57 	.word	0x0800af57
 8009f74:	0000030f 	.word	0x0000030f
 8009f78:	fffffbcd 	.word	0xfffffbcd
 8009f7c:	fffffbce 	.word	0xfffffbce
 8009f80:	3fffffff 	.word	0x3fffffff

08009f84 <__ratio>:
 8009f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f86:	b087      	sub	sp, #28
 8009f88:	000f      	movs	r7, r1
 8009f8a:	a904      	add	r1, sp, #16
 8009f8c:	0006      	movs	r6, r0
 8009f8e:	f7ff ff4d 	bl	8009e2c <__b2d>
 8009f92:	9000      	str	r0, [sp, #0]
 8009f94:	9101      	str	r1, [sp, #4]
 8009f96:	9c00      	ldr	r4, [sp, #0]
 8009f98:	9d01      	ldr	r5, [sp, #4]
 8009f9a:	0038      	movs	r0, r7
 8009f9c:	a905      	add	r1, sp, #20
 8009f9e:	f7ff ff45 	bl	8009e2c <__b2d>
 8009fa2:	9002      	str	r0, [sp, #8]
 8009fa4:	9103      	str	r1, [sp, #12]
 8009fa6:	9a02      	ldr	r2, [sp, #8]
 8009fa8:	9b03      	ldr	r3, [sp, #12]
 8009faa:	6930      	ldr	r0, [r6, #16]
 8009fac:	6939      	ldr	r1, [r7, #16]
 8009fae:	9e04      	ldr	r6, [sp, #16]
 8009fb0:	1a40      	subs	r0, r0, r1
 8009fb2:	9905      	ldr	r1, [sp, #20]
 8009fb4:	0140      	lsls	r0, r0, #5
 8009fb6:	1a71      	subs	r1, r6, r1
 8009fb8:	1841      	adds	r1, r0, r1
 8009fba:	0508      	lsls	r0, r1, #20
 8009fbc:	2900      	cmp	r1, #0
 8009fbe:	dd07      	ble.n	8009fd0 <__ratio+0x4c>
 8009fc0:	9901      	ldr	r1, [sp, #4]
 8009fc2:	1845      	adds	r5, r0, r1
 8009fc4:	0020      	movs	r0, r4
 8009fc6:	0029      	movs	r1, r5
 8009fc8:	f7f6 ff28 	bl	8000e1c <__aeabi_ddiv>
 8009fcc:	b007      	add	sp, #28
 8009fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fd0:	9903      	ldr	r1, [sp, #12]
 8009fd2:	1a0b      	subs	r3, r1, r0
 8009fd4:	e7f6      	b.n	8009fc4 <__ratio+0x40>

08009fd6 <__copybits>:
 8009fd6:	b570      	push	{r4, r5, r6, lr}
 8009fd8:	0014      	movs	r4, r2
 8009fda:	0005      	movs	r5, r0
 8009fdc:	3901      	subs	r1, #1
 8009fde:	6913      	ldr	r3, [r2, #16]
 8009fe0:	1149      	asrs	r1, r1, #5
 8009fe2:	3101      	adds	r1, #1
 8009fe4:	0089      	lsls	r1, r1, #2
 8009fe6:	3414      	adds	r4, #20
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	1841      	adds	r1, r0, r1
 8009fec:	18e3      	adds	r3, r4, r3
 8009fee:	42a3      	cmp	r3, r4
 8009ff0:	d80d      	bhi.n	800a00e <__copybits+0x38>
 8009ff2:	0014      	movs	r4, r2
 8009ff4:	3411      	adds	r4, #17
 8009ff6:	2500      	movs	r5, #0
 8009ff8:	429c      	cmp	r4, r3
 8009ffa:	d803      	bhi.n	800a004 <__copybits+0x2e>
 8009ffc:	1a9b      	subs	r3, r3, r2
 8009ffe:	3b11      	subs	r3, #17
 800a000:	089b      	lsrs	r3, r3, #2
 800a002:	009d      	lsls	r5, r3, #2
 800a004:	2300      	movs	r3, #0
 800a006:	1940      	adds	r0, r0, r5
 800a008:	4281      	cmp	r1, r0
 800a00a:	d803      	bhi.n	800a014 <__copybits+0x3e>
 800a00c:	bd70      	pop	{r4, r5, r6, pc}
 800a00e:	cc40      	ldmia	r4!, {r6}
 800a010:	c540      	stmia	r5!, {r6}
 800a012:	e7ec      	b.n	8009fee <__copybits+0x18>
 800a014:	c008      	stmia	r0!, {r3}
 800a016:	e7f7      	b.n	800a008 <__copybits+0x32>

0800a018 <__any_on>:
 800a018:	0002      	movs	r2, r0
 800a01a:	6900      	ldr	r0, [r0, #16]
 800a01c:	b510      	push	{r4, lr}
 800a01e:	3214      	adds	r2, #20
 800a020:	114b      	asrs	r3, r1, #5
 800a022:	4298      	cmp	r0, r3
 800a024:	db13      	blt.n	800a04e <__any_on+0x36>
 800a026:	dd0c      	ble.n	800a042 <__any_on+0x2a>
 800a028:	241f      	movs	r4, #31
 800a02a:	0008      	movs	r0, r1
 800a02c:	4020      	ands	r0, r4
 800a02e:	4221      	tst	r1, r4
 800a030:	d007      	beq.n	800a042 <__any_on+0x2a>
 800a032:	0099      	lsls	r1, r3, #2
 800a034:	588c      	ldr	r4, [r1, r2]
 800a036:	0021      	movs	r1, r4
 800a038:	40c1      	lsrs	r1, r0
 800a03a:	4081      	lsls	r1, r0
 800a03c:	2001      	movs	r0, #1
 800a03e:	428c      	cmp	r4, r1
 800a040:	d104      	bne.n	800a04c <__any_on+0x34>
 800a042:	009b      	lsls	r3, r3, #2
 800a044:	18d3      	adds	r3, r2, r3
 800a046:	4293      	cmp	r3, r2
 800a048:	d803      	bhi.n	800a052 <__any_on+0x3a>
 800a04a:	2000      	movs	r0, #0
 800a04c:	bd10      	pop	{r4, pc}
 800a04e:	0003      	movs	r3, r0
 800a050:	e7f7      	b.n	800a042 <__any_on+0x2a>
 800a052:	3b04      	subs	r3, #4
 800a054:	6819      	ldr	r1, [r3, #0]
 800a056:	2900      	cmp	r1, #0
 800a058:	d0f5      	beq.n	800a046 <__any_on+0x2e>
 800a05a:	2001      	movs	r0, #1
 800a05c:	e7f6      	b.n	800a04c <__any_on+0x34>

0800a05e <__ascii_wctomb>:
 800a05e:	0003      	movs	r3, r0
 800a060:	1e08      	subs	r0, r1, #0
 800a062:	d005      	beq.n	800a070 <__ascii_wctomb+0x12>
 800a064:	2aff      	cmp	r2, #255	; 0xff
 800a066:	d904      	bls.n	800a072 <__ascii_wctomb+0x14>
 800a068:	228a      	movs	r2, #138	; 0x8a
 800a06a:	2001      	movs	r0, #1
 800a06c:	601a      	str	r2, [r3, #0]
 800a06e:	4240      	negs	r0, r0
 800a070:	4770      	bx	lr
 800a072:	2001      	movs	r0, #1
 800a074:	700a      	strb	r2, [r1, #0]
 800a076:	e7fb      	b.n	800a070 <__ascii_wctomb+0x12>

0800a078 <__ssputs_r>:
 800a078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a07a:	b085      	sub	sp, #20
 800a07c:	9301      	str	r3, [sp, #4]
 800a07e:	9203      	str	r2, [sp, #12]
 800a080:	688e      	ldr	r6, [r1, #8]
 800a082:	9a01      	ldr	r2, [sp, #4]
 800a084:	0007      	movs	r7, r0
 800a086:	000c      	movs	r4, r1
 800a088:	680b      	ldr	r3, [r1, #0]
 800a08a:	4296      	cmp	r6, r2
 800a08c:	d831      	bhi.n	800a0f2 <__ssputs_r+0x7a>
 800a08e:	898a      	ldrh	r2, [r1, #12]
 800a090:	2190      	movs	r1, #144	; 0x90
 800a092:	00c9      	lsls	r1, r1, #3
 800a094:	420a      	tst	r2, r1
 800a096:	d029      	beq.n	800a0ec <__ssputs_r+0x74>
 800a098:	2003      	movs	r0, #3
 800a09a:	6921      	ldr	r1, [r4, #16]
 800a09c:	1a5b      	subs	r3, r3, r1
 800a09e:	9302      	str	r3, [sp, #8]
 800a0a0:	6963      	ldr	r3, [r4, #20]
 800a0a2:	4343      	muls	r3, r0
 800a0a4:	0fdd      	lsrs	r5, r3, #31
 800a0a6:	18ed      	adds	r5, r5, r3
 800a0a8:	9b01      	ldr	r3, [sp, #4]
 800a0aa:	9802      	ldr	r0, [sp, #8]
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	181b      	adds	r3, r3, r0
 800a0b0:	106d      	asrs	r5, r5, #1
 800a0b2:	42ab      	cmp	r3, r5
 800a0b4:	d900      	bls.n	800a0b8 <__ssputs_r+0x40>
 800a0b6:	001d      	movs	r5, r3
 800a0b8:	0552      	lsls	r2, r2, #21
 800a0ba:	d529      	bpl.n	800a110 <__ssputs_r+0x98>
 800a0bc:	0029      	movs	r1, r5
 800a0be:	0038      	movs	r0, r7
 800a0c0:	f7fc f8b2 	bl	8006228 <_malloc_r>
 800a0c4:	1e06      	subs	r6, r0, #0
 800a0c6:	d02d      	beq.n	800a124 <__ssputs_r+0xac>
 800a0c8:	9a02      	ldr	r2, [sp, #8]
 800a0ca:	6921      	ldr	r1, [r4, #16]
 800a0cc:	f7fe f8a2 	bl	8008214 <memcpy>
 800a0d0:	89a2      	ldrh	r2, [r4, #12]
 800a0d2:	4b19      	ldr	r3, [pc, #100]	; (800a138 <__ssputs_r+0xc0>)
 800a0d4:	401a      	ands	r2, r3
 800a0d6:	2380      	movs	r3, #128	; 0x80
 800a0d8:	4313      	orrs	r3, r2
 800a0da:	81a3      	strh	r3, [r4, #12]
 800a0dc:	9b02      	ldr	r3, [sp, #8]
 800a0de:	6126      	str	r6, [r4, #16]
 800a0e0:	18f6      	adds	r6, r6, r3
 800a0e2:	6026      	str	r6, [r4, #0]
 800a0e4:	6165      	str	r5, [r4, #20]
 800a0e6:	9e01      	ldr	r6, [sp, #4]
 800a0e8:	1aed      	subs	r5, r5, r3
 800a0ea:	60a5      	str	r5, [r4, #8]
 800a0ec:	9b01      	ldr	r3, [sp, #4]
 800a0ee:	429e      	cmp	r6, r3
 800a0f0:	d900      	bls.n	800a0f4 <__ssputs_r+0x7c>
 800a0f2:	9e01      	ldr	r6, [sp, #4]
 800a0f4:	0032      	movs	r2, r6
 800a0f6:	9903      	ldr	r1, [sp, #12]
 800a0f8:	6820      	ldr	r0, [r4, #0]
 800a0fa:	f000 f9d4 	bl	800a4a6 <memmove>
 800a0fe:	2000      	movs	r0, #0
 800a100:	68a3      	ldr	r3, [r4, #8]
 800a102:	1b9b      	subs	r3, r3, r6
 800a104:	60a3      	str	r3, [r4, #8]
 800a106:	6823      	ldr	r3, [r4, #0]
 800a108:	199b      	adds	r3, r3, r6
 800a10a:	6023      	str	r3, [r4, #0]
 800a10c:	b005      	add	sp, #20
 800a10e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a110:	002a      	movs	r2, r5
 800a112:	0038      	movs	r0, r7
 800a114:	f000 fa25 	bl	800a562 <_realloc_r>
 800a118:	1e06      	subs	r6, r0, #0
 800a11a:	d1df      	bne.n	800a0dc <__ssputs_r+0x64>
 800a11c:	0038      	movs	r0, r7
 800a11e:	6921      	ldr	r1, [r4, #16]
 800a120:	f7fe ff2a 	bl	8008f78 <_free_r>
 800a124:	230c      	movs	r3, #12
 800a126:	2001      	movs	r0, #1
 800a128:	603b      	str	r3, [r7, #0]
 800a12a:	89a2      	ldrh	r2, [r4, #12]
 800a12c:	3334      	adds	r3, #52	; 0x34
 800a12e:	4313      	orrs	r3, r2
 800a130:	81a3      	strh	r3, [r4, #12]
 800a132:	4240      	negs	r0, r0
 800a134:	e7ea      	b.n	800a10c <__ssputs_r+0x94>
 800a136:	46c0      	nop			; (mov r8, r8)
 800a138:	fffffb7f 	.word	0xfffffb7f

0800a13c <_svfiprintf_r>:
 800a13c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a13e:	b0a1      	sub	sp, #132	; 0x84
 800a140:	9003      	str	r0, [sp, #12]
 800a142:	001d      	movs	r5, r3
 800a144:	898b      	ldrh	r3, [r1, #12]
 800a146:	000f      	movs	r7, r1
 800a148:	0016      	movs	r6, r2
 800a14a:	061b      	lsls	r3, r3, #24
 800a14c:	d511      	bpl.n	800a172 <_svfiprintf_r+0x36>
 800a14e:	690b      	ldr	r3, [r1, #16]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d10e      	bne.n	800a172 <_svfiprintf_r+0x36>
 800a154:	2140      	movs	r1, #64	; 0x40
 800a156:	f7fc f867 	bl	8006228 <_malloc_r>
 800a15a:	6038      	str	r0, [r7, #0]
 800a15c:	6138      	str	r0, [r7, #16]
 800a15e:	2800      	cmp	r0, #0
 800a160:	d105      	bne.n	800a16e <_svfiprintf_r+0x32>
 800a162:	230c      	movs	r3, #12
 800a164:	9a03      	ldr	r2, [sp, #12]
 800a166:	3801      	subs	r0, #1
 800a168:	6013      	str	r3, [r2, #0]
 800a16a:	b021      	add	sp, #132	; 0x84
 800a16c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a16e:	2340      	movs	r3, #64	; 0x40
 800a170:	617b      	str	r3, [r7, #20]
 800a172:	2300      	movs	r3, #0
 800a174:	ac08      	add	r4, sp, #32
 800a176:	6163      	str	r3, [r4, #20]
 800a178:	3320      	adds	r3, #32
 800a17a:	7663      	strb	r3, [r4, #25]
 800a17c:	3310      	adds	r3, #16
 800a17e:	76a3      	strb	r3, [r4, #26]
 800a180:	9507      	str	r5, [sp, #28]
 800a182:	0035      	movs	r5, r6
 800a184:	782b      	ldrb	r3, [r5, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d001      	beq.n	800a18e <_svfiprintf_r+0x52>
 800a18a:	2b25      	cmp	r3, #37	; 0x25
 800a18c:	d148      	bne.n	800a220 <_svfiprintf_r+0xe4>
 800a18e:	1bab      	subs	r3, r5, r6
 800a190:	9305      	str	r3, [sp, #20]
 800a192:	42b5      	cmp	r5, r6
 800a194:	d00b      	beq.n	800a1ae <_svfiprintf_r+0x72>
 800a196:	0032      	movs	r2, r6
 800a198:	0039      	movs	r1, r7
 800a19a:	9803      	ldr	r0, [sp, #12]
 800a19c:	f7ff ff6c 	bl	800a078 <__ssputs_r>
 800a1a0:	3001      	adds	r0, #1
 800a1a2:	d100      	bne.n	800a1a6 <_svfiprintf_r+0x6a>
 800a1a4:	e0af      	b.n	800a306 <_svfiprintf_r+0x1ca>
 800a1a6:	6963      	ldr	r3, [r4, #20]
 800a1a8:	9a05      	ldr	r2, [sp, #20]
 800a1aa:	189b      	adds	r3, r3, r2
 800a1ac:	6163      	str	r3, [r4, #20]
 800a1ae:	782b      	ldrb	r3, [r5, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d100      	bne.n	800a1b6 <_svfiprintf_r+0x7a>
 800a1b4:	e0a7      	b.n	800a306 <_svfiprintf_r+0x1ca>
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	4252      	negs	r2, r2
 800a1bc:	6062      	str	r2, [r4, #4]
 800a1be:	a904      	add	r1, sp, #16
 800a1c0:	3254      	adds	r2, #84	; 0x54
 800a1c2:	1852      	adds	r2, r2, r1
 800a1c4:	1c6e      	adds	r6, r5, #1
 800a1c6:	6023      	str	r3, [r4, #0]
 800a1c8:	60e3      	str	r3, [r4, #12]
 800a1ca:	60a3      	str	r3, [r4, #8]
 800a1cc:	7013      	strb	r3, [r2, #0]
 800a1ce:	65a3      	str	r3, [r4, #88]	; 0x58
 800a1d0:	4b55      	ldr	r3, [pc, #340]	; (800a328 <_svfiprintf_r+0x1ec>)
 800a1d2:	2205      	movs	r2, #5
 800a1d4:	0018      	movs	r0, r3
 800a1d6:	7831      	ldrb	r1, [r6, #0]
 800a1d8:	9305      	str	r3, [sp, #20]
 800a1da:	f7fe f810 	bl	80081fe <memchr>
 800a1de:	1c75      	adds	r5, r6, #1
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	d11f      	bne.n	800a224 <_svfiprintf_r+0xe8>
 800a1e4:	6822      	ldr	r2, [r4, #0]
 800a1e6:	06d3      	lsls	r3, r2, #27
 800a1e8:	d504      	bpl.n	800a1f4 <_svfiprintf_r+0xb8>
 800a1ea:	2353      	movs	r3, #83	; 0x53
 800a1ec:	a904      	add	r1, sp, #16
 800a1ee:	185b      	adds	r3, r3, r1
 800a1f0:	2120      	movs	r1, #32
 800a1f2:	7019      	strb	r1, [r3, #0]
 800a1f4:	0713      	lsls	r3, r2, #28
 800a1f6:	d504      	bpl.n	800a202 <_svfiprintf_r+0xc6>
 800a1f8:	2353      	movs	r3, #83	; 0x53
 800a1fa:	a904      	add	r1, sp, #16
 800a1fc:	185b      	adds	r3, r3, r1
 800a1fe:	212b      	movs	r1, #43	; 0x2b
 800a200:	7019      	strb	r1, [r3, #0]
 800a202:	7833      	ldrb	r3, [r6, #0]
 800a204:	2b2a      	cmp	r3, #42	; 0x2a
 800a206:	d016      	beq.n	800a236 <_svfiprintf_r+0xfa>
 800a208:	0035      	movs	r5, r6
 800a20a:	2100      	movs	r1, #0
 800a20c:	200a      	movs	r0, #10
 800a20e:	68e3      	ldr	r3, [r4, #12]
 800a210:	782a      	ldrb	r2, [r5, #0]
 800a212:	1c6e      	adds	r6, r5, #1
 800a214:	3a30      	subs	r2, #48	; 0x30
 800a216:	2a09      	cmp	r2, #9
 800a218:	d94e      	bls.n	800a2b8 <_svfiprintf_r+0x17c>
 800a21a:	2900      	cmp	r1, #0
 800a21c:	d111      	bne.n	800a242 <_svfiprintf_r+0x106>
 800a21e:	e017      	b.n	800a250 <_svfiprintf_r+0x114>
 800a220:	3501      	adds	r5, #1
 800a222:	e7af      	b.n	800a184 <_svfiprintf_r+0x48>
 800a224:	9b05      	ldr	r3, [sp, #20]
 800a226:	6822      	ldr	r2, [r4, #0]
 800a228:	1ac0      	subs	r0, r0, r3
 800a22a:	2301      	movs	r3, #1
 800a22c:	4083      	lsls	r3, r0
 800a22e:	4313      	orrs	r3, r2
 800a230:	002e      	movs	r6, r5
 800a232:	6023      	str	r3, [r4, #0]
 800a234:	e7cc      	b.n	800a1d0 <_svfiprintf_r+0x94>
 800a236:	9b07      	ldr	r3, [sp, #28]
 800a238:	1d19      	adds	r1, r3, #4
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	9107      	str	r1, [sp, #28]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	db01      	blt.n	800a246 <_svfiprintf_r+0x10a>
 800a242:	930b      	str	r3, [sp, #44]	; 0x2c
 800a244:	e004      	b.n	800a250 <_svfiprintf_r+0x114>
 800a246:	425b      	negs	r3, r3
 800a248:	60e3      	str	r3, [r4, #12]
 800a24a:	2302      	movs	r3, #2
 800a24c:	4313      	orrs	r3, r2
 800a24e:	6023      	str	r3, [r4, #0]
 800a250:	782b      	ldrb	r3, [r5, #0]
 800a252:	2b2e      	cmp	r3, #46	; 0x2e
 800a254:	d10a      	bne.n	800a26c <_svfiprintf_r+0x130>
 800a256:	786b      	ldrb	r3, [r5, #1]
 800a258:	2b2a      	cmp	r3, #42	; 0x2a
 800a25a:	d135      	bne.n	800a2c8 <_svfiprintf_r+0x18c>
 800a25c:	9b07      	ldr	r3, [sp, #28]
 800a25e:	3502      	adds	r5, #2
 800a260:	1d1a      	adds	r2, r3, #4
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	9207      	str	r2, [sp, #28]
 800a266:	2b00      	cmp	r3, #0
 800a268:	db2b      	blt.n	800a2c2 <_svfiprintf_r+0x186>
 800a26a:	9309      	str	r3, [sp, #36]	; 0x24
 800a26c:	4e2f      	ldr	r6, [pc, #188]	; (800a32c <_svfiprintf_r+0x1f0>)
 800a26e:	2203      	movs	r2, #3
 800a270:	0030      	movs	r0, r6
 800a272:	7829      	ldrb	r1, [r5, #0]
 800a274:	f7fd ffc3 	bl	80081fe <memchr>
 800a278:	2800      	cmp	r0, #0
 800a27a:	d006      	beq.n	800a28a <_svfiprintf_r+0x14e>
 800a27c:	2340      	movs	r3, #64	; 0x40
 800a27e:	1b80      	subs	r0, r0, r6
 800a280:	4083      	lsls	r3, r0
 800a282:	6822      	ldr	r2, [r4, #0]
 800a284:	3501      	adds	r5, #1
 800a286:	4313      	orrs	r3, r2
 800a288:	6023      	str	r3, [r4, #0]
 800a28a:	7829      	ldrb	r1, [r5, #0]
 800a28c:	2206      	movs	r2, #6
 800a28e:	4828      	ldr	r0, [pc, #160]	; (800a330 <_svfiprintf_r+0x1f4>)
 800a290:	1c6e      	adds	r6, r5, #1
 800a292:	7621      	strb	r1, [r4, #24]
 800a294:	f7fd ffb3 	bl	80081fe <memchr>
 800a298:	2800      	cmp	r0, #0
 800a29a:	d03c      	beq.n	800a316 <_svfiprintf_r+0x1da>
 800a29c:	4b25      	ldr	r3, [pc, #148]	; (800a334 <_svfiprintf_r+0x1f8>)
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d125      	bne.n	800a2ee <_svfiprintf_r+0x1b2>
 800a2a2:	2207      	movs	r2, #7
 800a2a4:	9b07      	ldr	r3, [sp, #28]
 800a2a6:	3307      	adds	r3, #7
 800a2a8:	4393      	bics	r3, r2
 800a2aa:	3308      	adds	r3, #8
 800a2ac:	9307      	str	r3, [sp, #28]
 800a2ae:	6963      	ldr	r3, [r4, #20]
 800a2b0:	9a04      	ldr	r2, [sp, #16]
 800a2b2:	189b      	adds	r3, r3, r2
 800a2b4:	6163      	str	r3, [r4, #20]
 800a2b6:	e764      	b.n	800a182 <_svfiprintf_r+0x46>
 800a2b8:	4343      	muls	r3, r0
 800a2ba:	0035      	movs	r5, r6
 800a2bc:	2101      	movs	r1, #1
 800a2be:	189b      	adds	r3, r3, r2
 800a2c0:	e7a6      	b.n	800a210 <_svfiprintf_r+0xd4>
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	425b      	negs	r3, r3
 800a2c6:	e7d0      	b.n	800a26a <_svfiprintf_r+0x12e>
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	200a      	movs	r0, #10
 800a2cc:	001a      	movs	r2, r3
 800a2ce:	3501      	adds	r5, #1
 800a2d0:	6063      	str	r3, [r4, #4]
 800a2d2:	7829      	ldrb	r1, [r5, #0]
 800a2d4:	1c6e      	adds	r6, r5, #1
 800a2d6:	3930      	subs	r1, #48	; 0x30
 800a2d8:	2909      	cmp	r1, #9
 800a2da:	d903      	bls.n	800a2e4 <_svfiprintf_r+0x1a8>
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d0c5      	beq.n	800a26c <_svfiprintf_r+0x130>
 800a2e0:	9209      	str	r2, [sp, #36]	; 0x24
 800a2e2:	e7c3      	b.n	800a26c <_svfiprintf_r+0x130>
 800a2e4:	4342      	muls	r2, r0
 800a2e6:	0035      	movs	r5, r6
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	1852      	adds	r2, r2, r1
 800a2ec:	e7f1      	b.n	800a2d2 <_svfiprintf_r+0x196>
 800a2ee:	aa07      	add	r2, sp, #28
 800a2f0:	9200      	str	r2, [sp, #0]
 800a2f2:	0021      	movs	r1, r4
 800a2f4:	003a      	movs	r2, r7
 800a2f6:	4b10      	ldr	r3, [pc, #64]	; (800a338 <_svfiprintf_r+0x1fc>)
 800a2f8:	9803      	ldr	r0, [sp, #12]
 800a2fa:	f7fc ff9d 	bl	8007238 <_printf_float>
 800a2fe:	9004      	str	r0, [sp, #16]
 800a300:	9b04      	ldr	r3, [sp, #16]
 800a302:	3301      	adds	r3, #1
 800a304:	d1d3      	bne.n	800a2ae <_svfiprintf_r+0x172>
 800a306:	89bb      	ldrh	r3, [r7, #12]
 800a308:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a30a:	065b      	lsls	r3, r3, #25
 800a30c:	d400      	bmi.n	800a310 <_svfiprintf_r+0x1d4>
 800a30e:	e72c      	b.n	800a16a <_svfiprintf_r+0x2e>
 800a310:	2001      	movs	r0, #1
 800a312:	4240      	negs	r0, r0
 800a314:	e729      	b.n	800a16a <_svfiprintf_r+0x2e>
 800a316:	aa07      	add	r2, sp, #28
 800a318:	9200      	str	r2, [sp, #0]
 800a31a:	0021      	movs	r1, r4
 800a31c:	003a      	movs	r2, r7
 800a31e:	4b06      	ldr	r3, [pc, #24]	; (800a338 <_svfiprintf_r+0x1fc>)
 800a320:	9803      	ldr	r0, [sp, #12]
 800a322:	f7fd fa4f 	bl	80077c4 <_printf_i>
 800a326:	e7ea      	b.n	800a2fe <_svfiprintf_r+0x1c2>
 800a328:	0800b0ac 	.word	0x0800b0ac
 800a32c:	0800b0b2 	.word	0x0800b0b2
 800a330:	0800b0b6 	.word	0x0800b0b6
 800a334:	08007239 	.word	0x08007239
 800a338:	0800a079 	.word	0x0800a079

0800a33c <__sflush_r>:
 800a33c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a33e:	898b      	ldrh	r3, [r1, #12]
 800a340:	0005      	movs	r5, r0
 800a342:	000c      	movs	r4, r1
 800a344:	071a      	lsls	r2, r3, #28
 800a346:	d45c      	bmi.n	800a402 <__sflush_r+0xc6>
 800a348:	684a      	ldr	r2, [r1, #4]
 800a34a:	2a00      	cmp	r2, #0
 800a34c:	dc04      	bgt.n	800a358 <__sflush_r+0x1c>
 800a34e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800a350:	2a00      	cmp	r2, #0
 800a352:	dc01      	bgt.n	800a358 <__sflush_r+0x1c>
 800a354:	2000      	movs	r0, #0
 800a356:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a358:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800a35a:	2f00      	cmp	r7, #0
 800a35c:	d0fa      	beq.n	800a354 <__sflush_r+0x18>
 800a35e:	2200      	movs	r2, #0
 800a360:	2080      	movs	r0, #128	; 0x80
 800a362:	682e      	ldr	r6, [r5, #0]
 800a364:	602a      	str	r2, [r5, #0]
 800a366:	001a      	movs	r2, r3
 800a368:	0140      	lsls	r0, r0, #5
 800a36a:	6a21      	ldr	r1, [r4, #32]
 800a36c:	4002      	ands	r2, r0
 800a36e:	4203      	tst	r3, r0
 800a370:	d034      	beq.n	800a3dc <__sflush_r+0xa0>
 800a372:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a374:	89a3      	ldrh	r3, [r4, #12]
 800a376:	075b      	lsls	r3, r3, #29
 800a378:	d506      	bpl.n	800a388 <__sflush_r+0x4c>
 800a37a:	6863      	ldr	r3, [r4, #4]
 800a37c:	1ac0      	subs	r0, r0, r3
 800a37e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a380:	2b00      	cmp	r3, #0
 800a382:	d001      	beq.n	800a388 <__sflush_r+0x4c>
 800a384:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a386:	1ac0      	subs	r0, r0, r3
 800a388:	0002      	movs	r2, r0
 800a38a:	2300      	movs	r3, #0
 800a38c:	0028      	movs	r0, r5
 800a38e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800a390:	6a21      	ldr	r1, [r4, #32]
 800a392:	47b8      	blx	r7
 800a394:	89a2      	ldrh	r2, [r4, #12]
 800a396:	1c43      	adds	r3, r0, #1
 800a398:	d106      	bne.n	800a3a8 <__sflush_r+0x6c>
 800a39a:	6829      	ldr	r1, [r5, #0]
 800a39c:	291d      	cmp	r1, #29
 800a39e:	d82c      	bhi.n	800a3fa <__sflush_r+0xbe>
 800a3a0:	4b2a      	ldr	r3, [pc, #168]	; (800a44c <__sflush_r+0x110>)
 800a3a2:	410b      	asrs	r3, r1
 800a3a4:	07db      	lsls	r3, r3, #31
 800a3a6:	d428      	bmi.n	800a3fa <__sflush_r+0xbe>
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	6063      	str	r3, [r4, #4]
 800a3ac:	6923      	ldr	r3, [r4, #16]
 800a3ae:	6023      	str	r3, [r4, #0]
 800a3b0:	04d2      	lsls	r2, r2, #19
 800a3b2:	d505      	bpl.n	800a3c0 <__sflush_r+0x84>
 800a3b4:	1c43      	adds	r3, r0, #1
 800a3b6:	d102      	bne.n	800a3be <__sflush_r+0x82>
 800a3b8:	682b      	ldr	r3, [r5, #0]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d100      	bne.n	800a3c0 <__sflush_r+0x84>
 800a3be:	6560      	str	r0, [r4, #84]	; 0x54
 800a3c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3c2:	602e      	str	r6, [r5, #0]
 800a3c4:	2900      	cmp	r1, #0
 800a3c6:	d0c5      	beq.n	800a354 <__sflush_r+0x18>
 800a3c8:	0023      	movs	r3, r4
 800a3ca:	3344      	adds	r3, #68	; 0x44
 800a3cc:	4299      	cmp	r1, r3
 800a3ce:	d002      	beq.n	800a3d6 <__sflush_r+0x9a>
 800a3d0:	0028      	movs	r0, r5
 800a3d2:	f7fe fdd1 	bl	8008f78 <_free_r>
 800a3d6:	2000      	movs	r0, #0
 800a3d8:	6360      	str	r0, [r4, #52]	; 0x34
 800a3da:	e7bc      	b.n	800a356 <__sflush_r+0x1a>
 800a3dc:	2301      	movs	r3, #1
 800a3de:	0028      	movs	r0, r5
 800a3e0:	47b8      	blx	r7
 800a3e2:	1c43      	adds	r3, r0, #1
 800a3e4:	d1c6      	bne.n	800a374 <__sflush_r+0x38>
 800a3e6:	682b      	ldr	r3, [r5, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d0c3      	beq.n	800a374 <__sflush_r+0x38>
 800a3ec:	2b1d      	cmp	r3, #29
 800a3ee:	d001      	beq.n	800a3f4 <__sflush_r+0xb8>
 800a3f0:	2b16      	cmp	r3, #22
 800a3f2:	d101      	bne.n	800a3f8 <__sflush_r+0xbc>
 800a3f4:	602e      	str	r6, [r5, #0]
 800a3f6:	e7ad      	b.n	800a354 <__sflush_r+0x18>
 800a3f8:	89a2      	ldrh	r2, [r4, #12]
 800a3fa:	2340      	movs	r3, #64	; 0x40
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	81a3      	strh	r3, [r4, #12]
 800a400:	e7a9      	b.n	800a356 <__sflush_r+0x1a>
 800a402:	690e      	ldr	r6, [r1, #16]
 800a404:	2e00      	cmp	r6, #0
 800a406:	d0a5      	beq.n	800a354 <__sflush_r+0x18>
 800a408:	680f      	ldr	r7, [r1, #0]
 800a40a:	600e      	str	r6, [r1, #0]
 800a40c:	1bba      	subs	r2, r7, r6
 800a40e:	9201      	str	r2, [sp, #4]
 800a410:	2200      	movs	r2, #0
 800a412:	079b      	lsls	r3, r3, #30
 800a414:	d100      	bne.n	800a418 <__sflush_r+0xdc>
 800a416:	694a      	ldr	r2, [r1, #20]
 800a418:	60a2      	str	r2, [r4, #8]
 800a41a:	9b01      	ldr	r3, [sp, #4]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	dd99      	ble.n	800a354 <__sflush_r+0x18>
 800a420:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a422:	0032      	movs	r2, r6
 800a424:	001f      	movs	r7, r3
 800a426:	0028      	movs	r0, r5
 800a428:	9b01      	ldr	r3, [sp, #4]
 800a42a:	6a21      	ldr	r1, [r4, #32]
 800a42c:	47b8      	blx	r7
 800a42e:	2800      	cmp	r0, #0
 800a430:	dc06      	bgt.n	800a440 <__sflush_r+0x104>
 800a432:	2340      	movs	r3, #64	; 0x40
 800a434:	2001      	movs	r0, #1
 800a436:	89a2      	ldrh	r2, [r4, #12]
 800a438:	4240      	negs	r0, r0
 800a43a:	4313      	orrs	r3, r2
 800a43c:	81a3      	strh	r3, [r4, #12]
 800a43e:	e78a      	b.n	800a356 <__sflush_r+0x1a>
 800a440:	9b01      	ldr	r3, [sp, #4]
 800a442:	1836      	adds	r6, r6, r0
 800a444:	1a1b      	subs	r3, r3, r0
 800a446:	9301      	str	r3, [sp, #4]
 800a448:	e7e7      	b.n	800a41a <__sflush_r+0xde>
 800a44a:	46c0      	nop			; (mov r8, r8)
 800a44c:	dfbffffe 	.word	0xdfbffffe

0800a450 <_fflush_r>:
 800a450:	690b      	ldr	r3, [r1, #16]
 800a452:	b570      	push	{r4, r5, r6, lr}
 800a454:	0005      	movs	r5, r0
 800a456:	000c      	movs	r4, r1
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d102      	bne.n	800a462 <_fflush_r+0x12>
 800a45c:	2500      	movs	r5, #0
 800a45e:	0028      	movs	r0, r5
 800a460:	bd70      	pop	{r4, r5, r6, pc}
 800a462:	2800      	cmp	r0, #0
 800a464:	d004      	beq.n	800a470 <_fflush_r+0x20>
 800a466:	6a03      	ldr	r3, [r0, #32]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d101      	bne.n	800a470 <_fflush_r+0x20>
 800a46c:	f7fd fd52 	bl	8007f14 <__sinit>
 800a470:	220c      	movs	r2, #12
 800a472:	5ea3      	ldrsh	r3, [r4, r2]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d0f1      	beq.n	800a45c <_fflush_r+0xc>
 800a478:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a47a:	07d2      	lsls	r2, r2, #31
 800a47c:	d404      	bmi.n	800a488 <_fflush_r+0x38>
 800a47e:	059b      	lsls	r3, r3, #22
 800a480:	d402      	bmi.n	800a488 <_fflush_r+0x38>
 800a482:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a484:	f7fd feb9 	bl	80081fa <__retarget_lock_acquire_recursive>
 800a488:	0028      	movs	r0, r5
 800a48a:	0021      	movs	r1, r4
 800a48c:	f7ff ff56 	bl	800a33c <__sflush_r>
 800a490:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a492:	0005      	movs	r5, r0
 800a494:	07db      	lsls	r3, r3, #31
 800a496:	d4e2      	bmi.n	800a45e <_fflush_r+0xe>
 800a498:	89a3      	ldrh	r3, [r4, #12]
 800a49a:	059b      	lsls	r3, r3, #22
 800a49c:	d4df      	bmi.n	800a45e <_fflush_r+0xe>
 800a49e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4a0:	f7fd feac 	bl	80081fc <__retarget_lock_release_recursive>
 800a4a4:	e7db      	b.n	800a45e <_fflush_r+0xe>

0800a4a6 <memmove>:
 800a4a6:	b510      	push	{r4, lr}
 800a4a8:	4288      	cmp	r0, r1
 800a4aa:	d902      	bls.n	800a4b2 <memmove+0xc>
 800a4ac:	188b      	adds	r3, r1, r2
 800a4ae:	4298      	cmp	r0, r3
 800a4b0:	d303      	bcc.n	800a4ba <memmove+0x14>
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	e007      	b.n	800a4c6 <memmove+0x20>
 800a4b6:	5c8b      	ldrb	r3, [r1, r2]
 800a4b8:	5483      	strb	r3, [r0, r2]
 800a4ba:	3a01      	subs	r2, #1
 800a4bc:	d2fb      	bcs.n	800a4b6 <memmove+0x10>
 800a4be:	bd10      	pop	{r4, pc}
 800a4c0:	5ccc      	ldrb	r4, [r1, r3]
 800a4c2:	54c4      	strb	r4, [r0, r3]
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	429a      	cmp	r2, r3
 800a4c8:	d1fa      	bne.n	800a4c0 <memmove+0x1a>
 800a4ca:	e7f8      	b.n	800a4be <memmove+0x18>

0800a4cc <__assert_func>:
 800a4cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800a4ce:	0014      	movs	r4, r2
 800a4d0:	001a      	movs	r2, r3
 800a4d2:	4b09      	ldr	r3, [pc, #36]	; (800a4f8 <__assert_func+0x2c>)
 800a4d4:	0005      	movs	r5, r0
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	000e      	movs	r6, r1
 800a4da:	68d8      	ldr	r0, [r3, #12]
 800a4dc:	4b07      	ldr	r3, [pc, #28]	; (800a4fc <__assert_func+0x30>)
 800a4de:	2c00      	cmp	r4, #0
 800a4e0:	d101      	bne.n	800a4e6 <__assert_func+0x1a>
 800a4e2:	4b07      	ldr	r3, [pc, #28]	; (800a500 <__assert_func+0x34>)
 800a4e4:	001c      	movs	r4, r3
 800a4e6:	4907      	ldr	r1, [pc, #28]	; (800a504 <__assert_func+0x38>)
 800a4e8:	9301      	str	r3, [sp, #4]
 800a4ea:	9402      	str	r4, [sp, #8]
 800a4ec:	002b      	movs	r3, r5
 800a4ee:	9600      	str	r6, [sp, #0]
 800a4f0:	f000 f866 	bl	800a5c0 <fiprintf>
 800a4f4:	f000 f874 	bl	800a5e0 <abort>
 800a4f8:	200001dc 	.word	0x200001dc
 800a4fc:	0800b0bd 	.word	0x0800b0bd
 800a500:	0800b0f8 	.word	0x0800b0f8
 800a504:	0800b0ca 	.word	0x0800b0ca

0800a508 <_calloc_r>:
 800a508:	b570      	push	{r4, r5, r6, lr}
 800a50a:	0c0b      	lsrs	r3, r1, #16
 800a50c:	0c15      	lsrs	r5, r2, #16
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d11e      	bne.n	800a550 <_calloc_r+0x48>
 800a512:	2d00      	cmp	r5, #0
 800a514:	d10c      	bne.n	800a530 <_calloc_r+0x28>
 800a516:	b289      	uxth	r1, r1
 800a518:	b294      	uxth	r4, r2
 800a51a:	434c      	muls	r4, r1
 800a51c:	0021      	movs	r1, r4
 800a51e:	f7fb fe83 	bl	8006228 <_malloc_r>
 800a522:	1e05      	subs	r5, r0, #0
 800a524:	d01b      	beq.n	800a55e <_calloc_r+0x56>
 800a526:	0022      	movs	r2, r4
 800a528:	2100      	movs	r1, #0
 800a52a:	f7fd fd93 	bl	8008054 <memset>
 800a52e:	e016      	b.n	800a55e <_calloc_r+0x56>
 800a530:	1c2b      	adds	r3, r5, #0
 800a532:	1c0c      	adds	r4, r1, #0
 800a534:	b289      	uxth	r1, r1
 800a536:	b292      	uxth	r2, r2
 800a538:	434a      	muls	r2, r1
 800a53a:	b2a1      	uxth	r1, r4
 800a53c:	b29c      	uxth	r4, r3
 800a53e:	434c      	muls	r4, r1
 800a540:	0c13      	lsrs	r3, r2, #16
 800a542:	18e4      	adds	r4, r4, r3
 800a544:	0c23      	lsrs	r3, r4, #16
 800a546:	d107      	bne.n	800a558 <_calloc_r+0x50>
 800a548:	0424      	lsls	r4, r4, #16
 800a54a:	b292      	uxth	r2, r2
 800a54c:	4314      	orrs	r4, r2
 800a54e:	e7e5      	b.n	800a51c <_calloc_r+0x14>
 800a550:	2d00      	cmp	r5, #0
 800a552:	d101      	bne.n	800a558 <_calloc_r+0x50>
 800a554:	1c14      	adds	r4, r2, #0
 800a556:	e7ed      	b.n	800a534 <_calloc_r+0x2c>
 800a558:	230c      	movs	r3, #12
 800a55a:	2500      	movs	r5, #0
 800a55c:	6003      	str	r3, [r0, #0]
 800a55e:	0028      	movs	r0, r5
 800a560:	bd70      	pop	{r4, r5, r6, pc}

0800a562 <_realloc_r>:
 800a562:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a564:	0007      	movs	r7, r0
 800a566:	000e      	movs	r6, r1
 800a568:	0014      	movs	r4, r2
 800a56a:	2900      	cmp	r1, #0
 800a56c:	d105      	bne.n	800a57a <_realloc_r+0x18>
 800a56e:	0011      	movs	r1, r2
 800a570:	f7fb fe5a 	bl	8006228 <_malloc_r>
 800a574:	0005      	movs	r5, r0
 800a576:	0028      	movs	r0, r5
 800a578:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a57a:	2a00      	cmp	r2, #0
 800a57c:	d103      	bne.n	800a586 <_realloc_r+0x24>
 800a57e:	f7fe fcfb 	bl	8008f78 <_free_r>
 800a582:	0025      	movs	r5, r4
 800a584:	e7f7      	b.n	800a576 <_realloc_r+0x14>
 800a586:	f000 f832 	bl	800a5ee <_malloc_usable_size_r>
 800a58a:	9001      	str	r0, [sp, #4]
 800a58c:	4284      	cmp	r4, r0
 800a58e:	d803      	bhi.n	800a598 <_realloc_r+0x36>
 800a590:	0035      	movs	r5, r6
 800a592:	0843      	lsrs	r3, r0, #1
 800a594:	42a3      	cmp	r3, r4
 800a596:	d3ee      	bcc.n	800a576 <_realloc_r+0x14>
 800a598:	0021      	movs	r1, r4
 800a59a:	0038      	movs	r0, r7
 800a59c:	f7fb fe44 	bl	8006228 <_malloc_r>
 800a5a0:	1e05      	subs	r5, r0, #0
 800a5a2:	d0e8      	beq.n	800a576 <_realloc_r+0x14>
 800a5a4:	9b01      	ldr	r3, [sp, #4]
 800a5a6:	0022      	movs	r2, r4
 800a5a8:	429c      	cmp	r4, r3
 800a5aa:	d900      	bls.n	800a5ae <_realloc_r+0x4c>
 800a5ac:	001a      	movs	r2, r3
 800a5ae:	0031      	movs	r1, r6
 800a5b0:	0028      	movs	r0, r5
 800a5b2:	f7fd fe2f 	bl	8008214 <memcpy>
 800a5b6:	0031      	movs	r1, r6
 800a5b8:	0038      	movs	r0, r7
 800a5ba:	f7fe fcdd 	bl	8008f78 <_free_r>
 800a5be:	e7da      	b.n	800a576 <_realloc_r+0x14>

0800a5c0 <fiprintf>:
 800a5c0:	b40e      	push	{r1, r2, r3}
 800a5c2:	b517      	push	{r0, r1, r2, r4, lr}
 800a5c4:	4c05      	ldr	r4, [pc, #20]	; (800a5dc <fiprintf+0x1c>)
 800a5c6:	ab05      	add	r3, sp, #20
 800a5c8:	cb04      	ldmia	r3!, {r2}
 800a5ca:	0001      	movs	r1, r0
 800a5cc:	6820      	ldr	r0, [r4, #0]
 800a5ce:	9301      	str	r3, [sp, #4]
 800a5d0:	f000 f83c 	bl	800a64c <_vfiprintf_r>
 800a5d4:	bc1e      	pop	{r1, r2, r3, r4}
 800a5d6:	bc08      	pop	{r3}
 800a5d8:	b003      	add	sp, #12
 800a5da:	4718      	bx	r3
 800a5dc:	200001dc 	.word	0x200001dc

0800a5e0 <abort>:
 800a5e0:	2006      	movs	r0, #6
 800a5e2:	b510      	push	{r4, lr}
 800a5e4:	f000 fa1e 	bl	800aa24 <raise>
 800a5e8:	2001      	movs	r0, #1
 800a5ea:	f7f8 fd11 	bl	8003010 <_exit>

0800a5ee <_malloc_usable_size_r>:
 800a5ee:	1f0b      	subs	r3, r1, #4
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	1f18      	subs	r0, r3, #4
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	da01      	bge.n	800a5fc <_malloc_usable_size_r+0xe>
 800a5f8:	580b      	ldr	r3, [r1, r0]
 800a5fa:	18c0      	adds	r0, r0, r3
 800a5fc:	4770      	bx	lr

0800a5fe <__sfputc_r>:
 800a5fe:	6893      	ldr	r3, [r2, #8]
 800a600:	b510      	push	{r4, lr}
 800a602:	3b01      	subs	r3, #1
 800a604:	6093      	str	r3, [r2, #8]
 800a606:	2b00      	cmp	r3, #0
 800a608:	da04      	bge.n	800a614 <__sfputc_r+0x16>
 800a60a:	6994      	ldr	r4, [r2, #24]
 800a60c:	42a3      	cmp	r3, r4
 800a60e:	db07      	blt.n	800a620 <__sfputc_r+0x22>
 800a610:	290a      	cmp	r1, #10
 800a612:	d005      	beq.n	800a620 <__sfputc_r+0x22>
 800a614:	6813      	ldr	r3, [r2, #0]
 800a616:	1c58      	adds	r0, r3, #1
 800a618:	6010      	str	r0, [r2, #0]
 800a61a:	7019      	strb	r1, [r3, #0]
 800a61c:	0008      	movs	r0, r1
 800a61e:	bd10      	pop	{r4, pc}
 800a620:	f000 f930 	bl	800a884 <__swbuf_r>
 800a624:	0001      	movs	r1, r0
 800a626:	e7f9      	b.n	800a61c <__sfputc_r+0x1e>

0800a628 <__sfputs_r>:
 800a628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a62a:	0006      	movs	r6, r0
 800a62c:	000f      	movs	r7, r1
 800a62e:	0014      	movs	r4, r2
 800a630:	18d5      	adds	r5, r2, r3
 800a632:	42ac      	cmp	r4, r5
 800a634:	d101      	bne.n	800a63a <__sfputs_r+0x12>
 800a636:	2000      	movs	r0, #0
 800a638:	e007      	b.n	800a64a <__sfputs_r+0x22>
 800a63a:	7821      	ldrb	r1, [r4, #0]
 800a63c:	003a      	movs	r2, r7
 800a63e:	0030      	movs	r0, r6
 800a640:	f7ff ffdd 	bl	800a5fe <__sfputc_r>
 800a644:	3401      	adds	r4, #1
 800a646:	1c43      	adds	r3, r0, #1
 800a648:	d1f3      	bne.n	800a632 <__sfputs_r+0xa>
 800a64a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a64c <_vfiprintf_r>:
 800a64c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a64e:	b0a1      	sub	sp, #132	; 0x84
 800a650:	000f      	movs	r7, r1
 800a652:	0015      	movs	r5, r2
 800a654:	001e      	movs	r6, r3
 800a656:	9003      	str	r0, [sp, #12]
 800a658:	2800      	cmp	r0, #0
 800a65a:	d004      	beq.n	800a666 <_vfiprintf_r+0x1a>
 800a65c:	6a03      	ldr	r3, [r0, #32]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d101      	bne.n	800a666 <_vfiprintf_r+0x1a>
 800a662:	f7fd fc57 	bl	8007f14 <__sinit>
 800a666:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a668:	07db      	lsls	r3, r3, #31
 800a66a:	d405      	bmi.n	800a678 <_vfiprintf_r+0x2c>
 800a66c:	89bb      	ldrh	r3, [r7, #12]
 800a66e:	059b      	lsls	r3, r3, #22
 800a670:	d402      	bmi.n	800a678 <_vfiprintf_r+0x2c>
 800a672:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a674:	f7fd fdc1 	bl	80081fa <__retarget_lock_acquire_recursive>
 800a678:	89bb      	ldrh	r3, [r7, #12]
 800a67a:	071b      	lsls	r3, r3, #28
 800a67c:	d502      	bpl.n	800a684 <_vfiprintf_r+0x38>
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d113      	bne.n	800a6ac <_vfiprintf_r+0x60>
 800a684:	0039      	movs	r1, r7
 800a686:	9803      	ldr	r0, [sp, #12]
 800a688:	f000 f93e 	bl	800a908 <__swsetup_r>
 800a68c:	2800      	cmp	r0, #0
 800a68e:	d00d      	beq.n	800a6ac <_vfiprintf_r+0x60>
 800a690:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a692:	07db      	lsls	r3, r3, #31
 800a694:	d503      	bpl.n	800a69e <_vfiprintf_r+0x52>
 800a696:	2001      	movs	r0, #1
 800a698:	4240      	negs	r0, r0
 800a69a:	b021      	add	sp, #132	; 0x84
 800a69c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a69e:	89bb      	ldrh	r3, [r7, #12]
 800a6a0:	059b      	lsls	r3, r3, #22
 800a6a2:	d4f8      	bmi.n	800a696 <_vfiprintf_r+0x4a>
 800a6a4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a6a6:	f7fd fda9 	bl	80081fc <__retarget_lock_release_recursive>
 800a6aa:	e7f4      	b.n	800a696 <_vfiprintf_r+0x4a>
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	ac08      	add	r4, sp, #32
 800a6b0:	6163      	str	r3, [r4, #20]
 800a6b2:	3320      	adds	r3, #32
 800a6b4:	7663      	strb	r3, [r4, #25]
 800a6b6:	3310      	adds	r3, #16
 800a6b8:	76a3      	strb	r3, [r4, #26]
 800a6ba:	9607      	str	r6, [sp, #28]
 800a6bc:	002e      	movs	r6, r5
 800a6be:	7833      	ldrb	r3, [r6, #0]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d001      	beq.n	800a6c8 <_vfiprintf_r+0x7c>
 800a6c4:	2b25      	cmp	r3, #37	; 0x25
 800a6c6:	d148      	bne.n	800a75a <_vfiprintf_r+0x10e>
 800a6c8:	1b73      	subs	r3, r6, r5
 800a6ca:	9305      	str	r3, [sp, #20]
 800a6cc:	42ae      	cmp	r6, r5
 800a6ce:	d00b      	beq.n	800a6e8 <_vfiprintf_r+0x9c>
 800a6d0:	002a      	movs	r2, r5
 800a6d2:	0039      	movs	r1, r7
 800a6d4:	9803      	ldr	r0, [sp, #12]
 800a6d6:	f7ff ffa7 	bl	800a628 <__sfputs_r>
 800a6da:	3001      	adds	r0, #1
 800a6dc:	d100      	bne.n	800a6e0 <_vfiprintf_r+0x94>
 800a6de:	e0af      	b.n	800a840 <_vfiprintf_r+0x1f4>
 800a6e0:	6963      	ldr	r3, [r4, #20]
 800a6e2:	9a05      	ldr	r2, [sp, #20]
 800a6e4:	189b      	adds	r3, r3, r2
 800a6e6:	6163      	str	r3, [r4, #20]
 800a6e8:	7833      	ldrb	r3, [r6, #0]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d100      	bne.n	800a6f0 <_vfiprintf_r+0xa4>
 800a6ee:	e0a7      	b.n	800a840 <_vfiprintf_r+0x1f4>
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	4252      	negs	r2, r2
 800a6f6:	6062      	str	r2, [r4, #4]
 800a6f8:	a904      	add	r1, sp, #16
 800a6fa:	3254      	adds	r2, #84	; 0x54
 800a6fc:	1852      	adds	r2, r2, r1
 800a6fe:	1c75      	adds	r5, r6, #1
 800a700:	6023      	str	r3, [r4, #0]
 800a702:	60e3      	str	r3, [r4, #12]
 800a704:	60a3      	str	r3, [r4, #8]
 800a706:	7013      	strb	r3, [r2, #0]
 800a708:	65a3      	str	r3, [r4, #88]	; 0x58
 800a70a:	4b59      	ldr	r3, [pc, #356]	; (800a870 <_vfiprintf_r+0x224>)
 800a70c:	2205      	movs	r2, #5
 800a70e:	0018      	movs	r0, r3
 800a710:	7829      	ldrb	r1, [r5, #0]
 800a712:	9305      	str	r3, [sp, #20]
 800a714:	f7fd fd73 	bl	80081fe <memchr>
 800a718:	1c6e      	adds	r6, r5, #1
 800a71a:	2800      	cmp	r0, #0
 800a71c:	d11f      	bne.n	800a75e <_vfiprintf_r+0x112>
 800a71e:	6822      	ldr	r2, [r4, #0]
 800a720:	06d3      	lsls	r3, r2, #27
 800a722:	d504      	bpl.n	800a72e <_vfiprintf_r+0xe2>
 800a724:	2353      	movs	r3, #83	; 0x53
 800a726:	a904      	add	r1, sp, #16
 800a728:	185b      	adds	r3, r3, r1
 800a72a:	2120      	movs	r1, #32
 800a72c:	7019      	strb	r1, [r3, #0]
 800a72e:	0713      	lsls	r3, r2, #28
 800a730:	d504      	bpl.n	800a73c <_vfiprintf_r+0xf0>
 800a732:	2353      	movs	r3, #83	; 0x53
 800a734:	a904      	add	r1, sp, #16
 800a736:	185b      	adds	r3, r3, r1
 800a738:	212b      	movs	r1, #43	; 0x2b
 800a73a:	7019      	strb	r1, [r3, #0]
 800a73c:	782b      	ldrb	r3, [r5, #0]
 800a73e:	2b2a      	cmp	r3, #42	; 0x2a
 800a740:	d016      	beq.n	800a770 <_vfiprintf_r+0x124>
 800a742:	002e      	movs	r6, r5
 800a744:	2100      	movs	r1, #0
 800a746:	200a      	movs	r0, #10
 800a748:	68e3      	ldr	r3, [r4, #12]
 800a74a:	7832      	ldrb	r2, [r6, #0]
 800a74c:	1c75      	adds	r5, r6, #1
 800a74e:	3a30      	subs	r2, #48	; 0x30
 800a750:	2a09      	cmp	r2, #9
 800a752:	d94e      	bls.n	800a7f2 <_vfiprintf_r+0x1a6>
 800a754:	2900      	cmp	r1, #0
 800a756:	d111      	bne.n	800a77c <_vfiprintf_r+0x130>
 800a758:	e017      	b.n	800a78a <_vfiprintf_r+0x13e>
 800a75a:	3601      	adds	r6, #1
 800a75c:	e7af      	b.n	800a6be <_vfiprintf_r+0x72>
 800a75e:	9b05      	ldr	r3, [sp, #20]
 800a760:	6822      	ldr	r2, [r4, #0]
 800a762:	1ac0      	subs	r0, r0, r3
 800a764:	2301      	movs	r3, #1
 800a766:	4083      	lsls	r3, r0
 800a768:	4313      	orrs	r3, r2
 800a76a:	0035      	movs	r5, r6
 800a76c:	6023      	str	r3, [r4, #0]
 800a76e:	e7cc      	b.n	800a70a <_vfiprintf_r+0xbe>
 800a770:	9b07      	ldr	r3, [sp, #28]
 800a772:	1d19      	adds	r1, r3, #4
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	9107      	str	r1, [sp, #28]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	db01      	blt.n	800a780 <_vfiprintf_r+0x134>
 800a77c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a77e:	e004      	b.n	800a78a <_vfiprintf_r+0x13e>
 800a780:	425b      	negs	r3, r3
 800a782:	60e3      	str	r3, [r4, #12]
 800a784:	2302      	movs	r3, #2
 800a786:	4313      	orrs	r3, r2
 800a788:	6023      	str	r3, [r4, #0]
 800a78a:	7833      	ldrb	r3, [r6, #0]
 800a78c:	2b2e      	cmp	r3, #46	; 0x2e
 800a78e:	d10a      	bne.n	800a7a6 <_vfiprintf_r+0x15a>
 800a790:	7873      	ldrb	r3, [r6, #1]
 800a792:	2b2a      	cmp	r3, #42	; 0x2a
 800a794:	d135      	bne.n	800a802 <_vfiprintf_r+0x1b6>
 800a796:	9b07      	ldr	r3, [sp, #28]
 800a798:	3602      	adds	r6, #2
 800a79a:	1d1a      	adds	r2, r3, #4
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	9207      	str	r2, [sp, #28]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	db2b      	blt.n	800a7fc <_vfiprintf_r+0x1b0>
 800a7a4:	9309      	str	r3, [sp, #36]	; 0x24
 800a7a6:	4d33      	ldr	r5, [pc, #204]	; (800a874 <_vfiprintf_r+0x228>)
 800a7a8:	2203      	movs	r2, #3
 800a7aa:	0028      	movs	r0, r5
 800a7ac:	7831      	ldrb	r1, [r6, #0]
 800a7ae:	f7fd fd26 	bl	80081fe <memchr>
 800a7b2:	2800      	cmp	r0, #0
 800a7b4:	d006      	beq.n	800a7c4 <_vfiprintf_r+0x178>
 800a7b6:	2340      	movs	r3, #64	; 0x40
 800a7b8:	1b40      	subs	r0, r0, r5
 800a7ba:	4083      	lsls	r3, r0
 800a7bc:	6822      	ldr	r2, [r4, #0]
 800a7be:	3601      	adds	r6, #1
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	6023      	str	r3, [r4, #0]
 800a7c4:	7831      	ldrb	r1, [r6, #0]
 800a7c6:	2206      	movs	r2, #6
 800a7c8:	482b      	ldr	r0, [pc, #172]	; (800a878 <_vfiprintf_r+0x22c>)
 800a7ca:	1c75      	adds	r5, r6, #1
 800a7cc:	7621      	strb	r1, [r4, #24]
 800a7ce:	f7fd fd16 	bl	80081fe <memchr>
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	d043      	beq.n	800a85e <_vfiprintf_r+0x212>
 800a7d6:	4b29      	ldr	r3, [pc, #164]	; (800a87c <_vfiprintf_r+0x230>)
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d125      	bne.n	800a828 <_vfiprintf_r+0x1dc>
 800a7dc:	2207      	movs	r2, #7
 800a7de:	9b07      	ldr	r3, [sp, #28]
 800a7e0:	3307      	adds	r3, #7
 800a7e2:	4393      	bics	r3, r2
 800a7e4:	3308      	adds	r3, #8
 800a7e6:	9307      	str	r3, [sp, #28]
 800a7e8:	6963      	ldr	r3, [r4, #20]
 800a7ea:	9a04      	ldr	r2, [sp, #16]
 800a7ec:	189b      	adds	r3, r3, r2
 800a7ee:	6163      	str	r3, [r4, #20]
 800a7f0:	e764      	b.n	800a6bc <_vfiprintf_r+0x70>
 800a7f2:	4343      	muls	r3, r0
 800a7f4:	002e      	movs	r6, r5
 800a7f6:	2101      	movs	r1, #1
 800a7f8:	189b      	adds	r3, r3, r2
 800a7fa:	e7a6      	b.n	800a74a <_vfiprintf_r+0xfe>
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	425b      	negs	r3, r3
 800a800:	e7d0      	b.n	800a7a4 <_vfiprintf_r+0x158>
 800a802:	2300      	movs	r3, #0
 800a804:	200a      	movs	r0, #10
 800a806:	001a      	movs	r2, r3
 800a808:	3601      	adds	r6, #1
 800a80a:	6063      	str	r3, [r4, #4]
 800a80c:	7831      	ldrb	r1, [r6, #0]
 800a80e:	1c75      	adds	r5, r6, #1
 800a810:	3930      	subs	r1, #48	; 0x30
 800a812:	2909      	cmp	r1, #9
 800a814:	d903      	bls.n	800a81e <_vfiprintf_r+0x1d2>
 800a816:	2b00      	cmp	r3, #0
 800a818:	d0c5      	beq.n	800a7a6 <_vfiprintf_r+0x15a>
 800a81a:	9209      	str	r2, [sp, #36]	; 0x24
 800a81c:	e7c3      	b.n	800a7a6 <_vfiprintf_r+0x15a>
 800a81e:	4342      	muls	r2, r0
 800a820:	002e      	movs	r6, r5
 800a822:	2301      	movs	r3, #1
 800a824:	1852      	adds	r2, r2, r1
 800a826:	e7f1      	b.n	800a80c <_vfiprintf_r+0x1c0>
 800a828:	aa07      	add	r2, sp, #28
 800a82a:	9200      	str	r2, [sp, #0]
 800a82c:	0021      	movs	r1, r4
 800a82e:	003a      	movs	r2, r7
 800a830:	4b13      	ldr	r3, [pc, #76]	; (800a880 <_vfiprintf_r+0x234>)
 800a832:	9803      	ldr	r0, [sp, #12]
 800a834:	f7fc fd00 	bl	8007238 <_printf_float>
 800a838:	9004      	str	r0, [sp, #16]
 800a83a:	9b04      	ldr	r3, [sp, #16]
 800a83c:	3301      	adds	r3, #1
 800a83e:	d1d3      	bne.n	800a7e8 <_vfiprintf_r+0x19c>
 800a840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a842:	07db      	lsls	r3, r3, #31
 800a844:	d405      	bmi.n	800a852 <_vfiprintf_r+0x206>
 800a846:	89bb      	ldrh	r3, [r7, #12]
 800a848:	059b      	lsls	r3, r3, #22
 800a84a:	d402      	bmi.n	800a852 <_vfiprintf_r+0x206>
 800a84c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a84e:	f7fd fcd5 	bl	80081fc <__retarget_lock_release_recursive>
 800a852:	89bb      	ldrh	r3, [r7, #12]
 800a854:	065b      	lsls	r3, r3, #25
 800a856:	d500      	bpl.n	800a85a <_vfiprintf_r+0x20e>
 800a858:	e71d      	b.n	800a696 <_vfiprintf_r+0x4a>
 800a85a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a85c:	e71d      	b.n	800a69a <_vfiprintf_r+0x4e>
 800a85e:	aa07      	add	r2, sp, #28
 800a860:	9200      	str	r2, [sp, #0]
 800a862:	0021      	movs	r1, r4
 800a864:	003a      	movs	r2, r7
 800a866:	4b06      	ldr	r3, [pc, #24]	; (800a880 <_vfiprintf_r+0x234>)
 800a868:	9803      	ldr	r0, [sp, #12]
 800a86a:	f7fc ffab 	bl	80077c4 <_printf_i>
 800a86e:	e7e3      	b.n	800a838 <_vfiprintf_r+0x1ec>
 800a870:	0800b0ac 	.word	0x0800b0ac
 800a874:	0800b0b2 	.word	0x0800b0b2
 800a878:	0800b0b6 	.word	0x0800b0b6
 800a87c:	08007239 	.word	0x08007239
 800a880:	0800a629 	.word	0x0800a629

0800a884 <__swbuf_r>:
 800a884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a886:	0006      	movs	r6, r0
 800a888:	000d      	movs	r5, r1
 800a88a:	0014      	movs	r4, r2
 800a88c:	2800      	cmp	r0, #0
 800a88e:	d004      	beq.n	800a89a <__swbuf_r+0x16>
 800a890:	6a03      	ldr	r3, [r0, #32]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d101      	bne.n	800a89a <__swbuf_r+0x16>
 800a896:	f7fd fb3d 	bl	8007f14 <__sinit>
 800a89a:	69a3      	ldr	r3, [r4, #24]
 800a89c:	60a3      	str	r3, [r4, #8]
 800a89e:	89a3      	ldrh	r3, [r4, #12]
 800a8a0:	071b      	lsls	r3, r3, #28
 800a8a2:	d528      	bpl.n	800a8f6 <__swbuf_r+0x72>
 800a8a4:	6923      	ldr	r3, [r4, #16]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d025      	beq.n	800a8f6 <__swbuf_r+0x72>
 800a8aa:	6923      	ldr	r3, [r4, #16]
 800a8ac:	6820      	ldr	r0, [r4, #0]
 800a8ae:	b2ef      	uxtb	r7, r5
 800a8b0:	1ac0      	subs	r0, r0, r3
 800a8b2:	6963      	ldr	r3, [r4, #20]
 800a8b4:	b2ed      	uxtb	r5, r5
 800a8b6:	4283      	cmp	r3, r0
 800a8b8:	dc05      	bgt.n	800a8c6 <__swbuf_r+0x42>
 800a8ba:	0021      	movs	r1, r4
 800a8bc:	0030      	movs	r0, r6
 800a8be:	f7ff fdc7 	bl	800a450 <_fflush_r>
 800a8c2:	2800      	cmp	r0, #0
 800a8c4:	d11d      	bne.n	800a902 <__swbuf_r+0x7e>
 800a8c6:	68a3      	ldr	r3, [r4, #8]
 800a8c8:	3001      	adds	r0, #1
 800a8ca:	3b01      	subs	r3, #1
 800a8cc:	60a3      	str	r3, [r4, #8]
 800a8ce:	6823      	ldr	r3, [r4, #0]
 800a8d0:	1c5a      	adds	r2, r3, #1
 800a8d2:	6022      	str	r2, [r4, #0]
 800a8d4:	701f      	strb	r7, [r3, #0]
 800a8d6:	6963      	ldr	r3, [r4, #20]
 800a8d8:	4283      	cmp	r3, r0
 800a8da:	d004      	beq.n	800a8e6 <__swbuf_r+0x62>
 800a8dc:	89a3      	ldrh	r3, [r4, #12]
 800a8de:	07db      	lsls	r3, r3, #31
 800a8e0:	d507      	bpl.n	800a8f2 <__swbuf_r+0x6e>
 800a8e2:	2d0a      	cmp	r5, #10
 800a8e4:	d105      	bne.n	800a8f2 <__swbuf_r+0x6e>
 800a8e6:	0021      	movs	r1, r4
 800a8e8:	0030      	movs	r0, r6
 800a8ea:	f7ff fdb1 	bl	800a450 <_fflush_r>
 800a8ee:	2800      	cmp	r0, #0
 800a8f0:	d107      	bne.n	800a902 <__swbuf_r+0x7e>
 800a8f2:	0028      	movs	r0, r5
 800a8f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8f6:	0021      	movs	r1, r4
 800a8f8:	0030      	movs	r0, r6
 800a8fa:	f000 f805 	bl	800a908 <__swsetup_r>
 800a8fe:	2800      	cmp	r0, #0
 800a900:	d0d3      	beq.n	800a8aa <__swbuf_r+0x26>
 800a902:	2501      	movs	r5, #1
 800a904:	426d      	negs	r5, r5
 800a906:	e7f4      	b.n	800a8f2 <__swbuf_r+0x6e>

0800a908 <__swsetup_r>:
 800a908:	4b30      	ldr	r3, [pc, #192]	; (800a9cc <__swsetup_r+0xc4>)
 800a90a:	b570      	push	{r4, r5, r6, lr}
 800a90c:	0005      	movs	r5, r0
 800a90e:	6818      	ldr	r0, [r3, #0]
 800a910:	000c      	movs	r4, r1
 800a912:	2800      	cmp	r0, #0
 800a914:	d004      	beq.n	800a920 <__swsetup_r+0x18>
 800a916:	6a03      	ldr	r3, [r0, #32]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d101      	bne.n	800a920 <__swsetup_r+0x18>
 800a91c:	f7fd fafa 	bl	8007f14 <__sinit>
 800a920:	230c      	movs	r3, #12
 800a922:	5ee2      	ldrsh	r2, [r4, r3]
 800a924:	b293      	uxth	r3, r2
 800a926:	0711      	lsls	r1, r2, #28
 800a928:	d423      	bmi.n	800a972 <__swsetup_r+0x6a>
 800a92a:	06d9      	lsls	r1, r3, #27
 800a92c:	d407      	bmi.n	800a93e <__swsetup_r+0x36>
 800a92e:	2309      	movs	r3, #9
 800a930:	2001      	movs	r0, #1
 800a932:	602b      	str	r3, [r5, #0]
 800a934:	3337      	adds	r3, #55	; 0x37
 800a936:	4313      	orrs	r3, r2
 800a938:	81a3      	strh	r3, [r4, #12]
 800a93a:	4240      	negs	r0, r0
 800a93c:	bd70      	pop	{r4, r5, r6, pc}
 800a93e:	075b      	lsls	r3, r3, #29
 800a940:	d513      	bpl.n	800a96a <__swsetup_r+0x62>
 800a942:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a944:	2900      	cmp	r1, #0
 800a946:	d008      	beq.n	800a95a <__swsetup_r+0x52>
 800a948:	0023      	movs	r3, r4
 800a94a:	3344      	adds	r3, #68	; 0x44
 800a94c:	4299      	cmp	r1, r3
 800a94e:	d002      	beq.n	800a956 <__swsetup_r+0x4e>
 800a950:	0028      	movs	r0, r5
 800a952:	f7fe fb11 	bl	8008f78 <_free_r>
 800a956:	2300      	movs	r3, #0
 800a958:	6363      	str	r3, [r4, #52]	; 0x34
 800a95a:	2224      	movs	r2, #36	; 0x24
 800a95c:	89a3      	ldrh	r3, [r4, #12]
 800a95e:	4393      	bics	r3, r2
 800a960:	81a3      	strh	r3, [r4, #12]
 800a962:	2300      	movs	r3, #0
 800a964:	6063      	str	r3, [r4, #4]
 800a966:	6923      	ldr	r3, [r4, #16]
 800a968:	6023      	str	r3, [r4, #0]
 800a96a:	2308      	movs	r3, #8
 800a96c:	89a2      	ldrh	r2, [r4, #12]
 800a96e:	4313      	orrs	r3, r2
 800a970:	81a3      	strh	r3, [r4, #12]
 800a972:	6923      	ldr	r3, [r4, #16]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d10b      	bne.n	800a990 <__swsetup_r+0x88>
 800a978:	21a0      	movs	r1, #160	; 0xa0
 800a97a:	2280      	movs	r2, #128	; 0x80
 800a97c:	89a3      	ldrh	r3, [r4, #12]
 800a97e:	0089      	lsls	r1, r1, #2
 800a980:	0092      	lsls	r2, r2, #2
 800a982:	400b      	ands	r3, r1
 800a984:	4293      	cmp	r3, r2
 800a986:	d003      	beq.n	800a990 <__swsetup_r+0x88>
 800a988:	0021      	movs	r1, r4
 800a98a:	0028      	movs	r0, r5
 800a98c:	f000 f892 	bl	800aab4 <__smakebuf_r>
 800a990:	220c      	movs	r2, #12
 800a992:	5ea3      	ldrsh	r3, [r4, r2]
 800a994:	2001      	movs	r0, #1
 800a996:	001a      	movs	r2, r3
 800a998:	b299      	uxth	r1, r3
 800a99a:	4002      	ands	r2, r0
 800a99c:	4203      	tst	r3, r0
 800a99e:	d00f      	beq.n	800a9c0 <__swsetup_r+0xb8>
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	60a2      	str	r2, [r4, #8]
 800a9a4:	6962      	ldr	r2, [r4, #20]
 800a9a6:	4252      	negs	r2, r2
 800a9a8:	61a2      	str	r2, [r4, #24]
 800a9aa:	2000      	movs	r0, #0
 800a9ac:	6922      	ldr	r2, [r4, #16]
 800a9ae:	4282      	cmp	r2, r0
 800a9b0:	d1c4      	bne.n	800a93c <__swsetup_r+0x34>
 800a9b2:	0609      	lsls	r1, r1, #24
 800a9b4:	d5c2      	bpl.n	800a93c <__swsetup_r+0x34>
 800a9b6:	2240      	movs	r2, #64	; 0x40
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	81a3      	strh	r3, [r4, #12]
 800a9bc:	3801      	subs	r0, #1
 800a9be:	e7bd      	b.n	800a93c <__swsetup_r+0x34>
 800a9c0:	0788      	lsls	r0, r1, #30
 800a9c2:	d400      	bmi.n	800a9c6 <__swsetup_r+0xbe>
 800a9c4:	6962      	ldr	r2, [r4, #20]
 800a9c6:	60a2      	str	r2, [r4, #8]
 800a9c8:	e7ef      	b.n	800a9aa <__swsetup_r+0xa2>
 800a9ca:	46c0      	nop			; (mov r8, r8)
 800a9cc:	200001dc 	.word	0x200001dc

0800a9d0 <_raise_r>:
 800a9d0:	b570      	push	{r4, r5, r6, lr}
 800a9d2:	0004      	movs	r4, r0
 800a9d4:	000d      	movs	r5, r1
 800a9d6:	291f      	cmp	r1, #31
 800a9d8:	d904      	bls.n	800a9e4 <_raise_r+0x14>
 800a9da:	2316      	movs	r3, #22
 800a9dc:	6003      	str	r3, [r0, #0]
 800a9de:	2001      	movs	r0, #1
 800a9e0:	4240      	negs	r0, r0
 800a9e2:	bd70      	pop	{r4, r5, r6, pc}
 800a9e4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d004      	beq.n	800a9f4 <_raise_r+0x24>
 800a9ea:	008a      	lsls	r2, r1, #2
 800a9ec:	189b      	adds	r3, r3, r2
 800a9ee:	681a      	ldr	r2, [r3, #0]
 800a9f0:	2a00      	cmp	r2, #0
 800a9f2:	d108      	bne.n	800aa06 <_raise_r+0x36>
 800a9f4:	0020      	movs	r0, r4
 800a9f6:	f000 f831 	bl	800aa5c <_getpid_r>
 800a9fa:	002a      	movs	r2, r5
 800a9fc:	0001      	movs	r1, r0
 800a9fe:	0020      	movs	r0, r4
 800aa00:	f000 f81a 	bl	800aa38 <_kill_r>
 800aa04:	e7ed      	b.n	800a9e2 <_raise_r+0x12>
 800aa06:	2000      	movs	r0, #0
 800aa08:	2a01      	cmp	r2, #1
 800aa0a:	d0ea      	beq.n	800a9e2 <_raise_r+0x12>
 800aa0c:	1c51      	adds	r1, r2, #1
 800aa0e:	d103      	bne.n	800aa18 <_raise_r+0x48>
 800aa10:	2316      	movs	r3, #22
 800aa12:	3001      	adds	r0, #1
 800aa14:	6023      	str	r3, [r4, #0]
 800aa16:	e7e4      	b.n	800a9e2 <_raise_r+0x12>
 800aa18:	2400      	movs	r4, #0
 800aa1a:	0028      	movs	r0, r5
 800aa1c:	601c      	str	r4, [r3, #0]
 800aa1e:	4790      	blx	r2
 800aa20:	0020      	movs	r0, r4
 800aa22:	e7de      	b.n	800a9e2 <_raise_r+0x12>

0800aa24 <raise>:
 800aa24:	b510      	push	{r4, lr}
 800aa26:	4b03      	ldr	r3, [pc, #12]	; (800aa34 <raise+0x10>)
 800aa28:	0001      	movs	r1, r0
 800aa2a:	6818      	ldr	r0, [r3, #0]
 800aa2c:	f7ff ffd0 	bl	800a9d0 <_raise_r>
 800aa30:	bd10      	pop	{r4, pc}
 800aa32:	46c0      	nop			; (mov r8, r8)
 800aa34:	200001dc 	.word	0x200001dc

0800aa38 <_kill_r>:
 800aa38:	2300      	movs	r3, #0
 800aa3a:	b570      	push	{r4, r5, r6, lr}
 800aa3c:	4d06      	ldr	r5, [pc, #24]	; (800aa58 <_kill_r+0x20>)
 800aa3e:	0004      	movs	r4, r0
 800aa40:	0008      	movs	r0, r1
 800aa42:	0011      	movs	r1, r2
 800aa44:	602b      	str	r3, [r5, #0]
 800aa46:	f7f8 fad3 	bl	8002ff0 <_kill>
 800aa4a:	1c43      	adds	r3, r0, #1
 800aa4c:	d103      	bne.n	800aa56 <_kill_r+0x1e>
 800aa4e:	682b      	ldr	r3, [r5, #0]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d000      	beq.n	800aa56 <_kill_r+0x1e>
 800aa54:	6023      	str	r3, [r4, #0]
 800aa56:	bd70      	pop	{r4, r5, r6, pc}
 800aa58:	200006bc 	.word	0x200006bc

0800aa5c <_getpid_r>:
 800aa5c:	b510      	push	{r4, lr}
 800aa5e:	f7f8 fac1 	bl	8002fe4 <_getpid>
 800aa62:	bd10      	pop	{r4, pc}

0800aa64 <__swhatbuf_r>:
 800aa64:	b570      	push	{r4, r5, r6, lr}
 800aa66:	000e      	movs	r6, r1
 800aa68:	001d      	movs	r5, r3
 800aa6a:	230e      	movs	r3, #14
 800aa6c:	5ec9      	ldrsh	r1, [r1, r3]
 800aa6e:	0014      	movs	r4, r2
 800aa70:	b096      	sub	sp, #88	; 0x58
 800aa72:	2900      	cmp	r1, #0
 800aa74:	da0c      	bge.n	800aa90 <__swhatbuf_r+0x2c>
 800aa76:	89b2      	ldrh	r2, [r6, #12]
 800aa78:	2380      	movs	r3, #128	; 0x80
 800aa7a:	0011      	movs	r1, r2
 800aa7c:	4019      	ands	r1, r3
 800aa7e:	421a      	tst	r2, r3
 800aa80:	d013      	beq.n	800aaaa <__swhatbuf_r+0x46>
 800aa82:	2100      	movs	r1, #0
 800aa84:	3b40      	subs	r3, #64	; 0x40
 800aa86:	2000      	movs	r0, #0
 800aa88:	6029      	str	r1, [r5, #0]
 800aa8a:	6023      	str	r3, [r4, #0]
 800aa8c:	b016      	add	sp, #88	; 0x58
 800aa8e:	bd70      	pop	{r4, r5, r6, pc}
 800aa90:	466a      	mov	r2, sp
 800aa92:	f000 f84d 	bl	800ab30 <_fstat_r>
 800aa96:	2800      	cmp	r0, #0
 800aa98:	dbed      	blt.n	800aa76 <__swhatbuf_r+0x12>
 800aa9a:	23f0      	movs	r3, #240	; 0xf0
 800aa9c:	9901      	ldr	r1, [sp, #4]
 800aa9e:	021b      	lsls	r3, r3, #8
 800aaa0:	4019      	ands	r1, r3
 800aaa2:	4b03      	ldr	r3, [pc, #12]	; (800aab0 <__swhatbuf_r+0x4c>)
 800aaa4:	18c9      	adds	r1, r1, r3
 800aaa6:	424b      	negs	r3, r1
 800aaa8:	4159      	adcs	r1, r3
 800aaaa:	2380      	movs	r3, #128	; 0x80
 800aaac:	00db      	lsls	r3, r3, #3
 800aaae:	e7ea      	b.n	800aa86 <__swhatbuf_r+0x22>
 800aab0:	ffffe000 	.word	0xffffe000

0800aab4 <__smakebuf_r>:
 800aab4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aab6:	2602      	movs	r6, #2
 800aab8:	898b      	ldrh	r3, [r1, #12]
 800aaba:	0005      	movs	r5, r0
 800aabc:	000c      	movs	r4, r1
 800aabe:	4233      	tst	r3, r6
 800aac0:	d006      	beq.n	800aad0 <__smakebuf_r+0x1c>
 800aac2:	0023      	movs	r3, r4
 800aac4:	3347      	adds	r3, #71	; 0x47
 800aac6:	6023      	str	r3, [r4, #0]
 800aac8:	6123      	str	r3, [r4, #16]
 800aaca:	2301      	movs	r3, #1
 800aacc:	6163      	str	r3, [r4, #20]
 800aace:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800aad0:	466a      	mov	r2, sp
 800aad2:	ab01      	add	r3, sp, #4
 800aad4:	f7ff ffc6 	bl	800aa64 <__swhatbuf_r>
 800aad8:	9900      	ldr	r1, [sp, #0]
 800aada:	0007      	movs	r7, r0
 800aadc:	0028      	movs	r0, r5
 800aade:	f7fb fba3 	bl	8006228 <_malloc_r>
 800aae2:	2800      	cmp	r0, #0
 800aae4:	d108      	bne.n	800aaf8 <__smakebuf_r+0x44>
 800aae6:	220c      	movs	r2, #12
 800aae8:	5ea3      	ldrsh	r3, [r4, r2]
 800aaea:	059a      	lsls	r2, r3, #22
 800aaec:	d4ef      	bmi.n	800aace <__smakebuf_r+0x1a>
 800aaee:	2203      	movs	r2, #3
 800aaf0:	4393      	bics	r3, r2
 800aaf2:	431e      	orrs	r6, r3
 800aaf4:	81a6      	strh	r6, [r4, #12]
 800aaf6:	e7e4      	b.n	800aac2 <__smakebuf_r+0xe>
 800aaf8:	2380      	movs	r3, #128	; 0x80
 800aafa:	89a2      	ldrh	r2, [r4, #12]
 800aafc:	6020      	str	r0, [r4, #0]
 800aafe:	4313      	orrs	r3, r2
 800ab00:	81a3      	strh	r3, [r4, #12]
 800ab02:	9b00      	ldr	r3, [sp, #0]
 800ab04:	6120      	str	r0, [r4, #16]
 800ab06:	6163      	str	r3, [r4, #20]
 800ab08:	9b01      	ldr	r3, [sp, #4]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d00c      	beq.n	800ab28 <__smakebuf_r+0x74>
 800ab0e:	0028      	movs	r0, r5
 800ab10:	230e      	movs	r3, #14
 800ab12:	5ee1      	ldrsh	r1, [r4, r3]
 800ab14:	f000 f81e 	bl	800ab54 <_isatty_r>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	d005      	beq.n	800ab28 <__smakebuf_r+0x74>
 800ab1c:	2303      	movs	r3, #3
 800ab1e:	89a2      	ldrh	r2, [r4, #12]
 800ab20:	439a      	bics	r2, r3
 800ab22:	3b02      	subs	r3, #2
 800ab24:	4313      	orrs	r3, r2
 800ab26:	81a3      	strh	r3, [r4, #12]
 800ab28:	89a3      	ldrh	r3, [r4, #12]
 800ab2a:	433b      	orrs	r3, r7
 800ab2c:	81a3      	strh	r3, [r4, #12]
 800ab2e:	e7ce      	b.n	800aace <__smakebuf_r+0x1a>

0800ab30 <_fstat_r>:
 800ab30:	2300      	movs	r3, #0
 800ab32:	b570      	push	{r4, r5, r6, lr}
 800ab34:	4d06      	ldr	r5, [pc, #24]	; (800ab50 <_fstat_r+0x20>)
 800ab36:	0004      	movs	r4, r0
 800ab38:	0008      	movs	r0, r1
 800ab3a:	0011      	movs	r1, r2
 800ab3c:	602b      	str	r3, [r5, #0]
 800ab3e:	f7f8 fab6 	bl	80030ae <_fstat>
 800ab42:	1c43      	adds	r3, r0, #1
 800ab44:	d103      	bne.n	800ab4e <_fstat_r+0x1e>
 800ab46:	682b      	ldr	r3, [r5, #0]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d000      	beq.n	800ab4e <_fstat_r+0x1e>
 800ab4c:	6023      	str	r3, [r4, #0]
 800ab4e:	bd70      	pop	{r4, r5, r6, pc}
 800ab50:	200006bc 	.word	0x200006bc

0800ab54 <_isatty_r>:
 800ab54:	2300      	movs	r3, #0
 800ab56:	b570      	push	{r4, r5, r6, lr}
 800ab58:	4d06      	ldr	r5, [pc, #24]	; (800ab74 <_isatty_r+0x20>)
 800ab5a:	0004      	movs	r4, r0
 800ab5c:	0008      	movs	r0, r1
 800ab5e:	602b      	str	r3, [r5, #0]
 800ab60:	f7f8 fab3 	bl	80030ca <_isatty>
 800ab64:	1c43      	adds	r3, r0, #1
 800ab66:	d103      	bne.n	800ab70 <_isatty_r+0x1c>
 800ab68:	682b      	ldr	r3, [r5, #0]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d000      	beq.n	800ab70 <_isatty_r+0x1c>
 800ab6e:	6023      	str	r3, [r4, #0]
 800ab70:	bd70      	pop	{r4, r5, r6, pc}
 800ab72:	46c0      	nop			; (mov r8, r8)
 800ab74:	200006bc 	.word	0x200006bc

0800ab78 <_init>:
 800ab78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab7a:	46c0      	nop			; (mov r8, r8)
 800ab7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab7e:	bc08      	pop	{r3}
 800ab80:	469e      	mov	lr, r3
 800ab82:	4770      	bx	lr

0800ab84 <_fini>:
 800ab84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab86:	46c0      	nop			; (mov r8, r8)
 800ab88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab8a:	bc08      	pop	{r3}
 800ab8c:	469e      	mov	lr, r3
 800ab8e:	4770      	bx	lr
