xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../../xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
MEM.v,verilog,xil_defaultlib,../../../../lab6.srcs/sources_1/ip/MEM/sim/MEM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
