{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741438837904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741438837908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 08 21:00:37 2025 " "Processing started: Sat Mar 08 21:00:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741438837908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1741438837908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta controller -c controller " "Command: quartus_sta controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1741438837908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1741438837979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1741438838089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1741438838089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838128 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1741438838377 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "controller.sdc " "Synopsys Design Constraints File file not found: 'controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1741438838384 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838384 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741438838384 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divider50MHz:u1\|CLK_1HzOut Divider50MHz:u1\|CLK_1HzOut " "create_clock -period 1.000 -name Divider50MHz:u1\|CLK_1HzOut Divider50MHz:u1\|CLK_1HzOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741438838384 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TimerL\[1\] TimerL\[1\] " "create_clock -period 1.000 -name TimerL\[1\] TimerL\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741438838384 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TimerH\[1\] TimerH\[1\] " "create_clock -period 1.000 -name TimerH\[1\] TimerH\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741438838384 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741438838384 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1741438838385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741438838385 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1741438838387 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1741438838391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1741438838399 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741438838399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.947 " "Worst-case setup slack is -4.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.947             -56.085 Divider50MHz:u1\|CLK_1HzOut  " "   -4.947             -56.085 Divider50MHz:u1\|CLK_1HzOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.854             -76.844 CLK  " "   -3.854             -76.844 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.269             -15.193 TimerH\[1\]  " "   -2.269             -15.193 TimerH\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.146             -14.109 TimerL\[1\]  " "   -2.146             -14.109 TimerL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Divider50MHz:u1\|CLK_1HzOut  " "    0.402               0.000 Divider50MHz:u1\|CLK_1HzOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 CLK  " "    0.441               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 TimerH\[1\]  " "    0.548               0.000 TimerH\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 TimerL\[1\]  " "    0.801               0.000 TimerL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741438838403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741438838405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 CLK  " "   -3.000             -36.410 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 Divider50MHz:u1\|CLK_1HzOut  " "   -1.285             -15.420 Divider50MHz:u1\|CLK_1HzOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 TimerH\[1\]  " "    0.323               0.000 TimerH\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 TimerL\[1\]  " "    0.402               0.000 TimerL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838405 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741438838433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741438838444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741438838589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741438838607 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1741438838611 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741438838611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.446 " "Worst-case setup slack is -4.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.446             -50.402 Divider50MHz:u1\|CLK_1HzOut  " "   -4.446             -50.402 Divider50MHz:u1\|CLK_1HzOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.486             -68.541 CLK  " "   -3.486             -68.541 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.049             -13.767 TimerH\[1\]  " "   -2.049             -13.767 TimerH\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.924             -12.627 TimerL\[1\]  " "   -1.924             -12.627 TimerL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Divider50MHz:u1\|CLK_1HzOut  " "    0.353               0.000 Divider50MHz:u1\|CLK_1HzOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 CLK  " "    0.400               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 TimerH\[1\]  " "    0.639               0.000 TimerH\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 TimerL\[1\]  " "    0.839               0.000 TimerL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741438838618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741438838620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 CLK  " "   -3.000             -36.410 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 Divider50MHz:u1\|CLK_1HzOut  " "   -1.285             -15.420 Divider50MHz:u1\|CLK_1HzOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 TimerH\[1\]  " "    0.306               0.000 TimerH\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 TimerL\[1\]  " "    0.389               0.000 TimerL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838621 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741438838658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741438838694 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1741438838696 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741438838696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.071 " "Worst-case setup slack is -2.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071             -23.090 Divider50MHz:u1\|CLK_1HzOut  " "   -2.071             -23.090 Divider50MHz:u1\|CLK_1HzOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.419             -22.738 CLK  " "   -1.419             -22.738 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917              -5.677 TimerL\[1\]  " "   -0.917              -5.677 TimerL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.676              -4.170 TimerH\[1\]  " "   -0.676              -4.170 TimerH\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 TimerH\[1\]  " "    0.158               0.000 TimerH\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 TimerL\[1\]  " "    0.164               0.000 TimerL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Divider50MHz:u1\|CLK_1HzOut  " "    0.181               0.000 Divider50MHz:u1\|CLK_1HzOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 CLK  " "    0.200               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741438838705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741438838708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.646 CLK  " "   -3.000             -30.646 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 Divider50MHz:u1\|CLK_1HzOut  " "   -1.000             -12.000 Divider50MHz:u1\|CLK_1HzOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 TimerH\[1\]  " "    0.439               0.000 TimerH\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 TimerL\[1\]  " "    0.440               0.000 TimerL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741438838711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741438838711 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741438838958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741438838958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741438838992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 21:00:38 2025 " "Processing ended: Sat Mar 08 21:00:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741438838992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741438838992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741438838992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1741438838992 ""}
