#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Oct 08 03:42:10 2020
# Process ID: 7092
# Log file: D:/Computer Engineering/Year2/Digital Fundumental/Lab05/planAhead_run_1/planAhead.log
# Journal file: D:/Computer Engineering/Year2/Digital Fundumental/Lab05/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Computer Engineering/Year2/Digital Fundumental/Lab05/pa.fromHdl.tcl}
# create_project -name Lab05 -dir "D:/Computer Engineering/Year2/Digital Fundumental/Lab05/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Dec_Decoder_7segments.ucf" [current_fileset -constrset]
Adding file 'D:/Computer Engineering/Year2/Digital Fundumental/Lab05/Dec_Decoder_7segments.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Dec_Decoder_7segments.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Dec_Decoder_7segments $srcset
# add_files [list {Dec_Decoder_7segments.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Computer Engineering/Year2/Digital Fundumental/Lab05/Dec_Decoder_7segments.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Computer Engineering/Year2/Digital Fundumental/Lab05/Dec_Decoder_7segments.ucf]
Finished Parsing UCF File [D:/Computer Engineering/Year2/Digital Fundumental/Lab05/Dec_Decoder_7segments.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2705000a
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 640.168 ; gain = 157.141
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  a]]
set_property package_pin "" [get_ports [list  a]]
startgroup
set_property package_pin P41 [get_ports a]
endgroup
startgroup
set_property package_pin P40 [get_ports b]
endgroup
startgroup
set_property package_pin P35 [get_ports c]
endgroup
startgroup
set_property package_pin P34 [get_ports d]
endgroup
startgroup
set_property package_pin P32 [get_ports e]
endgroup
startgroup
set_property package_pin P29 [get_ports f]
endgroup
startgroup
set_property package_pin P27 [get_ports O_g]
endgroup
startgroup
set_property package_pin P59 [get_ports In1_A]
endgroup
startgroup
set_property package_pin P61 [get_ports In2_B]
endgroup
startgroup
set_property package_pin P62 [get_ports In3_C]
endgroup
startgroup
set_property package_pin P66 [get_ports In4_D]
endgroup
set_property is_loc_fixed false [get_ports [list  In4_D]]
set_property is_loc_fixed true [get_ports [list  In4_D]]
set_property is_loc_fixed false [get_ports [list  In4_D]]
set_property is_loc_fixed true [get_ports [list  In4_D]]
