Analysis & Synthesis report for Project
Sat Nov 25 18:16:33 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |IITB_RISC|controlpath:controlpath_risc|Q
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: datapath:datapath_risc|instruction_register:Inst_reg|mux_2to1_nbits:mux_low
 17. Parameter Settings for User Entity Instance: datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high
 18. Parameter Settings for User Entity Instance: datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low
 19. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_a1_01
 20. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_a3_00
 21. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_a1
 22. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_a3
 23. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_d3
 24. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_A
 25. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_b_00
 26. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_b_10
 27. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_B
 28. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_op2
 29. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_mem_a_1
 30. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_mem_a
 31. Parameter Settings for User Entity Instance: datapath:datapath_risc|left7_shifter:shifter
 32. Parameter Settings for User Entity Instance: datapath:datapath_risc|sign_extend:se6
 33. Parameter Settings for User Entity Instance: datapath:datapath_risc|sign_extend:se9
 34. Parameter Settings for User Entity Instance: datapath:datapath_risc|dregister:regA
 35. Parameter Settings for User Entity Instance: datapath:datapath_risc|dregister:regB
 36. Parameter Settings for User Entity Instance: datapath:datapath_risc|nor_box:nanding
 37. Parameter Settings for User Entity Instance: datapath:datapath_risc|unsigned_comparator:compare
 38. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_a1_new
 39. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_op_new
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. Port Connectivity Checks: "datapath:datapath_risc|register_file:RF"
 42. Port Connectivity Checks: "datapath:datapath_risc|unsigned_comparator:compare"
 43. Port Connectivity Checks: "datapath:datapath_risc|mux_2to1_nbits:mux_op2"
 44. Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_B"
 45. Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_d3"
 46. Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_a3"
 47. Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_a1"
 48. SignalTap II Logic Analyzer Settings
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Connections to In-System Debugging Instance "auto_signaltap_0"
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 25 18:16:32 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Project                                     ;
; Top-level Entity Name              ; IITB_RISC                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 11,026                                      ;
;     Total combinational functions  ; 4,711                                       ;
;     Dedicated logic registers      ; 7,199                                       ;
; Total registers                    ; 7199                                        ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 27,136                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; IITB_RISC          ; Project            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; unsigned_comparator.vhdl                                           ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/unsigned_comparator.vhdl                                           ;             ;
; sign_extend.vhd                                                    ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/sign_extend.vhd                                                    ;             ;
; register_file.vhd                                                  ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/register_file.vhd                                                  ;             ;
; PriorityEncoder.vhd                                                ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/PriorityEncoder.vhd                                                ;             ;
; PE_decoder.vhd                                                     ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/PE_decoder.vhd                                                     ;             ;
; nor_box.vhd                                                        ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/nor_box.vhd                                                        ;             ;
; mux_4to1_nbits.vhd                                                 ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_4to1_nbits.vhd                                                 ;             ;
; mux_2to1_nbits.vhd                                                 ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_2to1_nbits.vhd                                                 ;             ;
; mux_2to1.vhd                                                       ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_2to1.vhd                                                       ;             ;
; memory.vhd                                                         ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/memory.vhd                                                         ;             ;
; left7_shifter.vhd                                                  ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/left7_shifter.vhd                                                  ;             ;
; instruction_register.vhd                                           ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/instruction_register.vhd                                           ;             ;
; IITB_RISC.vhd                                                      ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd                                                      ;             ;
; dregister.vhdl                                                     ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/dregister.vhdl                                                     ;             ;
; dflipflop.vhd                                                      ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/dflipflop.vhd                                                      ;             ;
; datapath.vhd                                                       ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd                                                       ;             ;
; controlpath.vhd                                                    ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd                                                    ;             ;
; components.vhd                                                     ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/components.vhd                                                     ;             ;
; alu.vhd                                                            ; yes             ; User VHDL File                               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/alu.vhd                                                            ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                          ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_0824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/altsyncram_0824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                        ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                             ;             ;
; db/cntr_1ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_1ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/slde1ef6cd0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 11,026    ;
;                                             ;           ;
; Total combinational functions               ; 4711      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3713      ;
;     -- 3 input functions                    ; 720       ;
;     -- <=2 input functions                  ; 278       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4619      ;
;     -- arithmetic mode                      ; 92        ;
;                                             ;           ;
; Total registers                             ; 7199      ;
;     -- Dedicated logic registers            ; 7199      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
; Total memory bits                           ; 27136     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4291      ;
; Total fan-out                               ; 42424     ;
; Average fan-out                             ; 3.50      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |IITB_RISC                                                                                                                              ; 4711 (0)            ; 7199 (0)                  ; 27136       ; 0            ; 0       ; 0         ; 3    ; 0            ; |IITB_RISC                                                                                                                                                                                                                                                                                                                                            ; IITB_RISC                         ; work         ;
;    |controlpath:controlpath_risc|                                                                                                       ; 78 (78)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|controlpath:controlpath_risc                                                                                                                                                                                                                                                                                                               ; controlpath                       ; work         ;
;    |datapath:datapath_risc|                                                                                                             ; 3505 (0)            ; 4274 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc                                                                                                                                                                                                                                                                                                                     ; datapath                          ; work         ;
;       |PriorityEncoder:pe|                                                                                                              ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe                                                                                                                                                                                                                                                                                                  ; PriorityEncoder                   ; work         ;
;       |alu:alu_unit|                                                                                                                    ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|alu:alu_unit                                                                                                                                                                                                                                                                                                        ; alu                               ; work         ;
;       |dflipflop:carryFF|                                                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|dflipflop:carryFF                                                                                                                                                                                                                                                                                                   ; dflipflop                         ; work         ;
;       |dflipflop:zeroFF|                                                                                                                ; 14 (14)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|dflipflop:zeroFF                                                                                                                                                                                                                                                                                                    ; dflipflop                         ; work         ;
;       |dregister:regA|                                                                                                                  ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|dregister:regA                                                                                                                                                                                                                                                                                                      ; dregister                         ; work         ;
;       |dregister:regB|                                                                                                                  ; 7 (7)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|dregister:regB                                                                                                                                                                                                                                                                                                      ; dregister                         ; work         ;
;       |instruction_register:Inst_reg|                                                                                                   ; 14 (1)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|instruction_register:Inst_reg                                                                                                                                                                                                                                                                                       ; instruction_register              ; work         ;
;          |dregister:reg_high|                                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high                                                                                                                                                                                                                                                                    ; dregister                         ; work         ;
;          |dregister:reg_low|                                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low                                                                                                                                                                                                                                                                     ; dregister                         ; work         ;
;          |mux_2to1_nbits:mux_low|                                                                                                       ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|instruction_register:Inst_reg|mux_2to1_nbits:mux_low                                                                                                                                                                                                                                                                ; mux_2to1_nbits                    ; work         ;
;       |memory:RAM|                                                                                                                      ; 3113 (3113)         ; 4096 (4096)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|memory:RAM                                                                                                                                                                                                                                                                                                          ; memory                            ; work         ;
;       |mux_2to1_nbits:mux_a1_new|                                                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|mux_2to1_nbits:mux_a1_new                                                                                                                                                                                                                                                                                           ; mux_2to1_nbits                    ; work         ;
;       |mux_2to1_nbits:mux_mem_a|                                                                                                        ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|mux_2to1_nbits:mux_mem_a                                                                                                                                                                                                                                                                                            ; mux_2to1_nbits                    ; work         ;
;       |mux_2to1_nbits:mux_op2|                                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|mux_2to1_nbits:mux_op2                                                                                                                                                                                                                                                                                              ; mux_2to1_nbits                    ; work         ;
;       |mux_2to1_nbits:mux_op_new|                                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|mux_2to1_nbits:mux_op_new                                                                                                                                                                                                                                                                                           ; mux_2to1_nbits                    ; work         ;
;       |mux_4to1_nbits:mux_B|                                                                                                            ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|mux_4to1_nbits:mux_B                                                                                                                                                                                                                                                                                                ; mux_4to1_nbits                    ; work         ;
;       |mux_4to1_nbits:mux_a3|                                                                                                           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|mux_4to1_nbits:mux_a3                                                                                                                                                                                                                                                                                               ; mux_4to1_nbits                    ; work         ;
;       |mux_4to1_nbits:mux_d3|                                                                                                           ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|mux_4to1_nbits:mux_d3                                                                                                                                                                                                                                                                                               ; mux_4to1_nbits                    ; work         ;
;       |register_file:RF|                                                                                                                ; 151 (151)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|register_file:RF                                                                                                                                                                                                                                                                                                    ; register_file                     ; work         ;
;       |unsigned_comparator:compare|                                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|datapath:datapath_risc|unsigned_comparator:compare                                                                                                                                                                                                                                                                                         ; unsigned_comparator               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1002 (2)            ; 2819 (424)                ; 27136       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1000 (0)            ; 2395 (0)                  ; 27136       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1000 (88)           ; 2395 (922)                ; 27136       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 27136       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 27136       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0824:auto_generated                                                                                                                                                 ; altsyncram_0824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 498 (1)             ; 1076 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 424 (0)             ; 1060 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 636 (636)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 424 (0)             ; 424 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 73 (73)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 277 (9)             ; 262 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                             ; cntr_1ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 212 (212)           ; 212 (212)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IITB_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 212          ; 128          ; 212          ; 27136 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IITB_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IITB_RISC|controlpath:controlpath_risc|Q                                                                      ;
+---------+------+------+------+------+------+-------+-------+-------+-------+-------+-------+--------+--------+---------+-------+
; Name    ; Q.SM ; Q.LM ; Q.SW ; Q.LW ; Q.LS ; Q.LHI ; Q.JL2 ; Q.JL1 ; Q.BEQ ; Q.AR2 ; Q.AR1 ; Q.HKT2 ; Q.HKT1 ; Q.CHECK ; Q.RST ;
+---------+------+------+------+------+------+-------+-------+-------+-------+-------+-------+--------+--------+---------+-------+
; Q.RST   ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0      ; 0      ; 0       ; 0     ;
; Q.CHECK ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0      ; 0      ; 1       ; 1     ;
; Q.HKT1  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0      ; 1      ; 0       ; 1     ;
; Q.HKT2  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1      ; 0      ; 0       ; 1     ;
; Q.AR1   ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0      ; 0      ; 0       ; 1     ;
; Q.AR2   ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0      ; 0      ; 0       ; 1     ;
; Q.BEQ   ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0      ; 0      ; 0       ; 1     ;
; Q.JL1   ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0      ; 0      ; 0       ; 1     ;
; Q.JL2   ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0      ; 0      ; 0       ; 1     ;
; Q.LHI   ; 0    ; 0    ; 0    ; 0    ; 0    ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0      ; 0      ; 0       ; 1     ;
; Q.LS    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0      ; 0      ; 0       ; 1     ;
; Q.LW    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0      ; 0      ; 0       ; 1     ;
; Q.SW    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0      ; 0      ; 0       ; 1     ;
; Q.LM    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0      ; 0      ; 0       ; 1     ;
; Q.SM    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0      ; 0      ; 0       ; 1     ;
+---------+------+------+------+------+------+-------+-------+-------+-------+-------+-------+--------+--------+---------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                    ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; controlpath:controlpath_risc|en_ir                  ; reset                                  ; yes                    ;
; controlpath:controlpath_risc|m_a1_1                 ; controlpath:controlpath_risc|m_a1_1    ; yes                    ;
; controlpath:controlpath_risc|m_a1_0                 ; controlpath:controlpath_risc|m_a1_1    ; yes                    ;
; controlpath:controlpath_risc|m_a1                   ; reset                                  ; yes                    ;
; controlpath:controlpath_risc|m_op1                  ; reset                                  ; yes                    ;
; controlpath:controlpath_risc|m_op2                  ; controlpath:controlpath_risc|m_op2     ; yes                    ;
; controlpath:controlpath_risc|op_sel                 ; controlpath:controlpath_risc|m_op2     ; yes                    ;
; controlpath:controlpath_risc|m_mem_a_1              ; controlpath:controlpath_risc|m_mem_a_1 ; yes                    ;
; controlpath:controlpath_risc|m_mem_a                ; controlpath:controlpath_risc|m_mem_a   ; yes                    ;
; controlpath:controlpath_risc|rd_mem                 ; reset                                  ; yes                    ;
; controlpath:controlpath_risc|en_c                   ; reset                                  ; yes                    ;
; controlpath:controlpath_risc|m_z                    ; controlpath:controlpath_risc|m_z       ; yes                    ;
; controlpath:controlpath_risc|en_z                   ; reset                                  ; yes                    ;
; controlpath:controlpath_risc|en_ir_low              ; controlpath:controlpath_risc|en_ir_low ; yes                    ;
; controlpath:controlpath_risc|m_d3_1                 ; controlpath:controlpath_risc|m_d3_1    ; yes                    ;
; controlpath:controlpath_risc|m_d3_0                 ; controlpath:controlpath_risc|m_d3_1    ; yes                    ;
; controlpath:controlpath_risc|m_a3_1                 ; controlpath:controlpath_risc|m_d3_1    ; yes                    ;
; controlpath:controlpath_risc|m_a3_0                 ; controlpath:controlpath_risc|m_d3_1    ; yes                    ;
; controlpath:controlpath_risc|wr_rf                  ; reset                                  ; yes                    ;
; controlpath:controlpath_risc|m_A                    ; controlpath:controlpath_risc|m_A       ; yes                    ;
; controlpath:controlpath_risc|en_a                   ; reset                                  ; yes                    ;
; controlpath:controlpath_risc|m_b_1                  ; controlpath:controlpath_risc|m_b_1     ; yes                    ;
; controlpath:controlpath_risc|m_b_0                  ; controlpath:controlpath_risc|m_b_1     ; yes                    ;
; controlpath:controlpath_risc|en_b                   ; reset                                  ; yes                    ;
; controlpath:controlpath_risc|wr_mem                 ; reset                                  ; yes                    ;
; controlpath:controlpath_risc|nQ.HKT1_837            ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.AR1_807             ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.BEQ_777             ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.LS_717              ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.SM_655              ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.JL1_762             ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.JL2_747             ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.AR2_792             ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.CHECK_852           ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.LHI_732             ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.LM_670              ; VCC                                    ; yes                    ;
; controlpath:controlpath_risc|nQ.HKT2_822            ; VCC                                    ; yes                    ;
; Number of user-specified and inferred latches = 37  ;                                        ;                        ;
+-----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7199  ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 89    ;
; Number of registers using Asynchronous Clear ; 1155  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5177  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |IITB_RISC|datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[10] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |IITB_RISC|controlpath:controlpath_risc|nQ.LW                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |IITB_RISC|datapath:datapath_risc|register_file:RF|Mux20              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |IITB_RISC|datapath:datapath_risc|register_file:RF|Mux14              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|instruction_register:Inst_reg|mux_2to1_nbits:mux_low ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; nbits          ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbits          ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; nbits          ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_a1_01 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; nbits          ; 3     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_a3_00 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; nbits          ; 3     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_a1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; nbits          ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_a3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; nbits          ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_d3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_A ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_b_00 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_b_10 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_B ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_op2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_mem_a_1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_mem_a ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|left7_shifter:shifter ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; input_width    ; 9     ; Signed Integer                                                   ;
; output_width   ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|sign_extend:se6 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; input_width    ; 6     ; Signed Integer                                             ;
; output_width   ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|sign_extend:se9 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; input_width    ; 9     ; Signed Integer                                             ;
; output_width   ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|dregister:regA ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|dregister:regB ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|nor_box:nanding ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; input_width    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|unsigned_comparator:compare ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_a1_new ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; nbits          ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_op_new ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 212                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 212                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 657                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 212                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|register_file:RF" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; read_en ; Input ; Info     ; Stuck at VCC                           ;
+---------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|unsigned_comparator:compare"                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; a_lt_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_gt_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|mux_2to1_nbits:mux_op2" ;
+---------------+-------+----------+----------------------------------------+
; Port          ; Type  ; Severity ; Details                                ;
+---------------+-------+----------+----------------------------------------+
; input1[15..1] ; Input ; Info     ; Stuck at GND                           ;
; input1[0]     ; Input ; Info     ; Stuck at VCC                           ;
+---------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_B" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; input3 ; Input ; Info     ; Stuck at GND                                ;
+--------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_d3" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; input1 ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_a3" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; input3 ; Input ; Info     ; Stuck at VCC                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_a1" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; input3 ; Input ; Info     ; Stuck at VCC                                 ;
+--------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 212                 ; 212              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 213                         ;
; cycloneiii_ff         ; 4289                        ;
;     CLR               ; 1                           ;
;     ENA               ; 4096                        ;
;     ENA CLR           ; 153                         ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 23                          ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 3583                        ;
;     arith             ; 15                          ;
;         3 data inputs ; 15                          ;
;     normal            ; 3568                        ;
;         1 data inputs ; 90                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 373                         ;
;         4 data inputs ; 3055                        ;
;                       ;                             ;
; Max LUT depth         ; 22.40                       ;
; Average LUT depth     ; 13.24                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                             ;
+---------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+
; Name                                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                               ; Details ;
+---------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+
; clk                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                             ; N/A     ;
; clk                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                             ; N/A     ;
; clock_50                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock_50                                                                        ; N/A     ;
; controlpath:controlpath_risc|C                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dflipflop:carryFF|dout                                   ; N/A     ;
; controlpath:controlpath_risc|C                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dflipflop:carryFF|dout                                   ; N/A     ;
; controlpath:controlpath_risc|Z                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dflipflop:zeroFF|dout                                    ; N/A     ;
; controlpath:controlpath_risc|Z                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dflipflop:zeroFF|dout                                    ; N/A     ;
; controlpath:controlpath_risc|en_ir                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controlpath:controlpath_risc|en_ir                                              ; N/A     ;
; controlpath:controlpath_risc|en_ir                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controlpath:controlpath_risc|en_ir                                              ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[0]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[0]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[2] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[2] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[3] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[3] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[4] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[4] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[5] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[5] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[6] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[6] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[7] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[7] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[1]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[1]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[2]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[2]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[3]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[3]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[4]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[4]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[5]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[5]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[6]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[6]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[7]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_low|dout[7]  ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[0] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[0] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[1] ; N/A     ;
; datapath:datapath_risc|instruction_register:Inst_reg|dout[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high|dout[1] ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[0]~1                     ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[0]~1                     ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[10]~3                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[10]~3                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[11]~5                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[11]~5                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[12]~7                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[12]~7                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[13]~9                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[13]~9                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[14]~11                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[14]~11                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[15]~13                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[15]~13                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[1]~15                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[1]~15                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[2]~17                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[2]~17                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[3]~19                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[3]~19                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[4]~22                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[4]~22                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[5]~25                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[5]~25                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[6]~28                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[6]~28                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[7]~31                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[7]~31                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[8]~33                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[8]~33                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[9]~35                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_a[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|mux_2to1_nbits:mux_mem_a|output[9]~35                    ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[0]~0                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[0]~0                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[10]~1                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[10]~1                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[11]~2                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[11]~2                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[12]~3                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[12]~3                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[13]~4                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[13]~4                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[14]~5                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[14]~5                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[15]~6                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[15]~6                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[1]~7                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[1]~7                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[2]~8                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[2]~8                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[3]~9                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[3]~9                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[4]~10                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[4]~10                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[5]~11                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[5]~11                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[6]~12                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[6]~12                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[7]~13                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[7]~13                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[8]~14                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[8]~14                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[9]~15                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_d[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|dregister:regA|dout[9]~15                                ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[0]~0                                  ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[0]~0                                  ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[10]~1                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[10]~1                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[11]~2                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[11]~2                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[12]~3                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[12]~3                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[13]~4                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[13]~4                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[14]~5                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[14]~5                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[15]~6                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[15]~6                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[1]~7                                  ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[1]~7                                  ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[2]~8                                  ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[2]~8                                  ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[3]~9                                  ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[3]~9                                  ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[4]~10                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[4]~10                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[5]~11                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[5]~11                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[6]~12                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[6]~12                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[7]~13                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[7]~13                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[8]~14                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[8]~14                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[9]~15                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|mem_out[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|mem_out[9]~15                                 ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT1             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5480                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT1             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5480                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT10            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~4460                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT10            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~4460                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT11            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~4630                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT11            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~4630                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT12            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~4800                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT12            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~4800                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT13            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~4970                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT13            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~4970                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT14            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5140                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT14            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5140                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT15            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5310                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT15            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5310                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT2             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5650                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT2             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5650                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT3             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5820                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT3             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5820                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT4             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5990                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT4             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~5990                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT5             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~6160                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT5             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~6160                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT6             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~6330                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT6             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~6330                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT7             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~6500                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT7             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~6500                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT8             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~6670                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT8             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~6670                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT9             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~6840                                   ; N/A     ;
; datapath:datapath_risc|memory:RAM|memory~DATAOUT9             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|memory:RAM|memory~6840                                   ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[0][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[0][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[1][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[1][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[2][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[2][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[3][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[3][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[4][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[4][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[5][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[5][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[6][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[6][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][0]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][10]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][11]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][12]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][13]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][14]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][15]                        ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][1]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][2]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][3]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][4]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][5]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][6]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][7]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][8]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][9]                         ; N/A     ;
; datapath:datapath_risc|register_file:RF|registers[7][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:datapath_risc|register_file:RF|registers[7][9]                         ; N/A     ;
; reset                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                           ; N/A     ;
; reset                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
+---------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat Nov 25 18:15:47 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file unsigned_comparator.vhdl
    Info (12022): Found design unit 1: unsigned_comparator-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/unsigned_comparator.vhdl Line: 18
    Info (12023): Found entity 1: unsigned_comparator File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/unsigned_comparator.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-extend File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/sign_extend.vhd Line: 13
    Info (12023): Found entity 1: sign_extend File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/sign_extend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/register_file.vhd Line: 16
    Info (12023): Found entity 1: register_file File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file priorityencoder.vhd
    Info (12022): Found design unit 1: PriorityEncoder-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/PriorityEncoder.vhd Line: 14
    Info (12023): Found entity 1: PriorityEncoder File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/PriorityEncoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pe_decoder.vhd
    Info (12022): Found design unit 1: PE_decoder-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/PE_decoder.vhd Line: 12
    Info (12023): Found entity 1: PE_decoder File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/PE_decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nor_box.vhd
    Info (12022): Found design unit 1: nor_box-norer File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/nor_box.vhd Line: 12
    Info (12023): Found entity 1: nor_box File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/nor_box.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_8to1_nbits.vhd
    Info (12022): Found design unit 1: mux8-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_8to1_nbits.vhd Line: 13
    Info (12023): Found entity 1: mux8 File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_8to1_nbits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_4to1_nbits.vhd
    Info (12022): Found design unit 1: mux_4to1_nbits-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_4to1_nbits.vhd Line: 13
    Info (12023): Found entity 1: mux_4to1_nbits File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_4to1_nbits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_4to1.vhd
    Info (12022): Found design unit 1: mux_4to1-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_4to1.vhd Line: 11
    Info (12023): Found entity 1: mux_4to1 File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_4to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1_nbits.vhd
    Info (12022): Found design unit 1: mux_2to1_nbits-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_2to1_nbits.vhd Line: 13
    Info (12023): Found entity 1: mux_2to1_nbits File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_2to1_nbits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_2to1.vhd Line: 11
    Info (12023): Found entity 1: mux_2to1 File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/mux_2to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/memory.vhd Line: 11
    Info (12023): Found entity 1: memory File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file left7_shifter.vhd
    Info (12022): Found design unit 1: left7_shifter-shift File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/left7_shifter.vhd Line: 13
    Info (12023): Found entity 1: left7_shifter File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/left7_shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-behavior File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/instruction_register.vhd Line: 18
    Info (12023): Found entity 1: instruction_register File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/instruction_register.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file iitb_risc.vhd
    Info (12022): Found design unit 1: IITB_RISC-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd Line: 14
    Info (12023): Found entity 1: IITB_RISC File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file dregister.vhdl
    Info (12022): Found design unit 1: dregister-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/dregister.vhdl Line: 16
    Info (12023): Found entity 1: dregister File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/dregister.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dflipflop.vhd
    Info (12022): Found design unit 1: dflipflop-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/dflipflop.vhd Line: 14
    Info (12023): Found entity 1: dflipflop File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/dflipflop.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 48
    Info (12023): Found entity 1: datapath File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file controlpath.vhd
    Info (12022): Found design unit 1: controlpath-behave File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 44
    Info (12023): Found entity 1: controlpath File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file components.vhd
    Info (12022): Found design unit 1: basic File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/components.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behavioral File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/alu.vhd Line: 16
    Info (12023): Found entity 1: alu File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/alu.vhd Line: 5
Info (12127): Elaborating entity "IITB_RISC" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapath_risc" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(63): object "less" assigned a value but never read File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 63
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(63): object "greater" assigned a value but never read File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 63
Info (12128): Elaborating entity "memory" for hierarchy "datapath:datapath_risc|memory:RAM" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 73
Info (12128): Elaborating entity "instruction_register" for hierarchy "datapath:datapath_risc|instruction_register:Inst_reg" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 76
Info (12128): Elaborating entity "mux_2to1_nbits" for hierarchy "datapath:datapath_risc|instruction_register:Inst_reg|mux_2to1_nbits:mux_low" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/instruction_register.vhd Line: 23
Info (12128): Elaborating entity "dregister" for hierarchy "datapath:datapath_risc|instruction_register:Inst_reg|dregister:reg_high" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/instruction_register.vhd Line: 26
Info (12128): Elaborating entity "mux_2to1_nbits" for hierarchy "datapath:datapath_risc|mux_2to1_nbits:mux_a1_01" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 81
Info (12128): Elaborating entity "mux_4to1_nbits" for hierarchy "datapath:datapath_risc|mux_4to1_nbits:mux_a1" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 89
Info (12128): Elaborating entity "mux_4to1_nbits" for hierarchy "datapath:datapath_risc|mux_4to1_nbits:mux_d3" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 99
Info (12128): Elaborating entity "mux_2to1_nbits" for hierarchy "datapath:datapath_risc|mux_2to1_nbits:mux_A" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 104
Info (12128): Elaborating entity "left7_shifter" for hierarchy "datapath:datapath_risc|left7_shifter:shifter" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 133
Info (12128): Elaborating entity "sign_extend" for hierarchy "datapath:datapath_risc|sign_extend:se6" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 137
Info (12128): Elaborating entity "sign_extend" for hierarchy "datapath:datapath_risc|sign_extend:se9" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 141
Info (12128): Elaborating entity "dregister" for hierarchy "datapath:datapath_risc|dregister:regA" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 145
Info (12128): Elaborating entity "nor_box" for hierarchy "datapath:datapath_risc|nor_box:nanding" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 153
Info (12128): Elaborating entity "unsigned_comparator" for hierarchy "datapath:datapath_risc|unsigned_comparator:compare" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 157
Info (12128): Elaborating entity "dflipflop" for hierarchy "datapath:datapath_risc|dflipflop:carryFF" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 161
Info (12128): Elaborating entity "mux_2to1" for hierarchy "datapath:datapath_risc|mux_2to1:mux_z" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 164
Info (12128): Elaborating entity "alu" for hierarchy "datapath:datapath_risc|alu:alu_unit" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 170
Info (12128): Elaborating entity "register_file" for hierarchy "datapath:datapath_risc|register_file:RF" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 173
Info (12128): Elaborating entity "PriorityEncoder" for hierarchy "datapath:datapath_risc|PriorityEncoder:pe" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 177
Info (12128): Elaborating entity "PE_decoder" for hierarchy "datapath:datapath_risc|PE_decoder:pedecoder" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/datapath.vhd Line: 180
Info (12128): Elaborating entity "controlpath" for hierarchy "controlpath:controlpath_risc" File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/IITB_RISC.vhd Line: 84
Warning (10492): VHDL Process Statement warning at controlpath.vhd(110): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 110
Warning (10492): VHDL Process Statement warning at controlpath.vhd(111): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 111
Warning (10492): VHDL Process Statement warning at controlpath.vhd(112): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 112
Warning (10492): VHDL Process Statement warning at controlpath.vhd(113): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 113
Warning (10492): VHDL Process Statement warning at controlpath.vhd(114): signal "condition_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 114
Warning (10492): VHDL Process Statement warning at controlpath.vhd(114): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 114
Warning (10492): VHDL Process Statement warning at controlpath.vhd(114): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 114
Warning (10492): VHDL Process Statement warning at controlpath.vhd(166): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 166
Warning (10492): VHDL Process Statement warning at controlpath.vhd(229): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 229
Warning (10492): VHDL Process Statement warning at controlpath.vhd(250): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 250
Warning (10492): VHDL Process Statement warning at controlpath.vhd(251): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 251
Warning (10492): VHDL Process Statement warning at controlpath.vhd(298): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 298
Warning (10492): VHDL Process Statement warning at controlpath.vhd(299): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 299
Warning (10492): VHDL Process Statement warning at controlpath.vhd(301): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 301
Warning (10492): VHDL Process Statement warning at controlpath.vhd(302): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 302
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "nQ", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "en_z", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "en_c", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "en_a", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "en_b", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "wr_rf", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "en_ir", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "wr_mem", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "rd_mem", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_a1", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_op1", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_A", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_a1_0", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_a1_1", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_mem_a", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "en_ir_low", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "op_sel", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_op2", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_d3_0", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_d3_1", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_a3_0", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_a3_1", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_b_0", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_b_1", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_z", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable "m_mem_a_1", which holds its previous value in one or more paths through the process File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_mem_a_1" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_z" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_b_1" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_b_0" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_a3_1" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_a3_0" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_d3_1" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_d3_0" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_op2" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "op_sel" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "en_ir_low" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_mem_a" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_a1_1" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_a1_0" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_A" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_op1" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "m_a1" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "rd_mem" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "wr_mem" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "en_ir" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "wr_rf" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "en_b" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "en_a" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "en_c" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "en_z" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.SM" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.LM" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.SW" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.LW" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.LS" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.LHI" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.JL2" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.JL1" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.BEQ" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.AR2" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.AR1" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.HKT2" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.HKT1" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.CHECK" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (10041): Inferred latch for "nQ.RST" at controlpath.vhd(60) File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0824.tdf
    Info (12023): Found entity 1: altsyncram_0824 File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/altsyncram_0824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf
    Info (12023): Found entity 1: cntr_1ii File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_1ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.11.25.18:16:11 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "datapath:datapath_risc|memory:RAM|memory" is uninferred due to asynchronous read logic File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/memory.vhd Line: 14
Warning (13012): Latch controlpath:controlpath_risc|m_a1_1 has unsafe behavior File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.AR1 File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 46
Warning (13012): Latch controlpath:controlpath_risc|m_a1_0 has unsafe behavior File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.AR1 File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 46
Warning (13012): Latch controlpath:controlpath_risc|m_mem_a_1 has unsafe behavior File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.LM File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 46
Warning (13012): Latch controlpath:controlpath_risc|m_mem_a has unsafe behavior File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.LW File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 46
Warning (13012): Latch controlpath:controlpath_risc|m_z has unsafe behavior File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.LW File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 46
Warning (13012): Latch controlpath:controlpath_risc|m_A has unsafe behavior File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.LM File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 46
Warning (13012): Latch controlpath:controlpath_risc|m_b_1 has unsafe behavior File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.JL1 File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 46
Warning (13012): Latch controlpath:controlpath_risc|m_b_0 has unsafe behavior File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.BEQ File: C:/Github/Microprocessor-EE337/Project-1/Project - VHDL/controlpath.vhd Line: 46
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 457 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11339 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 11119 logic cells
    Info (21064): Implemented 212 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 769 megabytes
    Info: Processing ended: Sat Nov 25 18:16:33 2017
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:20


