#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Nov  3 17:59:35 2021
# Process ID: 18808
# Current directory: D:/DigtalLogic/G_ALU32/G_ALU32.runs/synth_1
# Command line: vivado.exe -log ALU_DISPLAY.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_DISPLAY.tcl
# Log file: D:/DigtalLogic/G_ALU32/G_ALU32.runs/synth_1/ALU_DISPLAY.vds
# Journal file: D:/DigtalLogic/G_ALU32/G_ALU32.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU_DISPLAY.tcl -notrace
Command: synth_design -top ALU_DISPLAY -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1135.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU_DISPLAY' [D:/DigtalLogic/Module/ALU32_GATE/Display/ALU_DISPLAY.v:8]
INFO: [Synth 8-6157] synthesizing module 'G_ALU32_v2' [D:/DigtalLogic/Module/ALU32_GATE/G_ALU32_v2.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_Decoder32' [D:/DigtalLogic/Module/ALU32_GATE/G_Decoder32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_Decoder32' (1#1) [D:/DigtalLogic/Module/ALU32_GATE/G_Decoder32.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_And32' [D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_And32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_And32' (2#1) [D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_And32.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_Or32' [D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_Or32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_Or32' (3#1) [D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_Or32.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_Xor32' [D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_Xor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_Xor32' (4#1) [D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_Xor32.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_Not32' [D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_Not32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_Not32' (5#1) [D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_Not32.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_FullAdder32_48' [D:/DigtalLogic/Module/ALU32_GATE/FullAdderModule/G_FullAdder32_48.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_FullAdder8' [D:/DigtalLogic/Module/ALU32_GATE/FullAdderModule/G_FullAdder8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_FullAdder8' (6#1) [D:/DigtalLogic/Module/ALU32_GATE/FullAdderModule/G_FullAdder8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_FullAdder32_48' (7#1) [D:/DigtalLogic/Module/ALU32_GATE/FullAdderModule/G_FullAdder32_48.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_LShifter32' [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_LShifter32.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_Reverse' [D:/DigtalLogic/Module/ALU32_GATE/G_Reverse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_Reverse' (8#1) [D:/DigtalLogic/Module/ALU32_GATE/G_Reverse.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_Shi1' [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'G_Shi1' (9#1) [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi1.v:22]
INFO: [Synth 8-6157] synthesizing module 'G_Shi2' [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'G_Shi2' (10#1) [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi2.v:22]
INFO: [Synth 8-6157] synthesizing module 'G_Shi4' [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'G_Shi4' (11#1) [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi4.v:22]
INFO: [Synth 8-6157] synthesizing module 'G_Shi8' [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'G_Shi8' (12#1) [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi8.v:22]
INFO: [Synth 8-6157] synthesizing module 'G_Shi16' [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi16.v:22]
INFO: [Synth 8-6155] done synthesizing module 'G_Shi16' (13#1) [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi16.v:22]
INFO: [Synth 8-6155] done synthesizing module 'G_LShifter32' (14#1) [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_LShifter32.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_RShifter32' [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_RShifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_RShifter32' (15#1) [D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_RShifter32.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_Truncated' [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_Truncated.v:23]
INFO: [Synth 8-6157] synthesizing module 'movenum' [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/movenum.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_FullAdder5' [D:/DigtalLogic/Module/ALU32_GATE/FullAdderModule/G_FullAdder5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_FullAdder5' (16#1) [D:/DigtalLogic/Module/ALU32_GATE/FullAdderModule/G_FullAdder5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'movenum' (17#1) [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/movenum.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_LTruncated' [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_LTruncated.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_LTruncated.v:31]
INFO: [Synth 8-6157] synthesizing module 'G_TLShifter32' [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_TLShifter32.v:23]
WARNING: [Synth 8-6104] Input port 'Out' has an internal driver [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_TLShifter32.v:78]
INFO: [Synth 8-6155] done synthesizing module 'G_TLShifter32' (18#1) [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_TLShifter32.v:23]
INFO: [Synth 8-6157] synthesizing module 'G_TRShifter32' [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_TRShifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_TRShifter32' (19#1) [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_TRShifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_LTruncated' (20#1) [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_LTruncated.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_Truncated.v:52]
INFO: [Synth 8-6157] synthesizing module 'G_HTruncated' [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_HTruncated.v:23]
WARNING: [Synth 8-6104] Input port 'Out' has an internal driver [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_HTruncated.v:33]
INFO: [Synth 8-6155] done synthesizing module 'G_HTruncated' (21#1) [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_HTruncated.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_Truncated' (22#1) [D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_Truncated.v:23]
INFO: [Synth 8-6155] done synthesizing module 'G_ALU32_v2' (23#1) [D:/DigtalLogic/Module/ALU32_GATE/G_ALU32_v2.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [D:/DigtalLogic/G_ALU32/G_ALU32.runs/synth_1/.Xil/Vivado-18808-LAPTOP-TDKNUURL/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (24#1) [D:/DigtalLogic/G_ALU32/G_ALU32.runs/synth_1/.Xil/Vivado-18808-LAPTOP-TDKNUURL/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_DISPLAY' (25#1) [D:/DigtalLogic/Module/ALU32_GATE/Display/ALU_DISPLAY.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.062 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1135.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DigtalLogic/Constraints/G_ALU32/ALU_DISPLAY.xdc]
Finished Parsing XDC File [D:/DigtalLogic/Constraints/G_ALU32/ALU_DISPLAY.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DigtalLogic/Constraints/G_ALU32/ALU_DISPLAY.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_DISPLAY_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_DISPLAY_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1171.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1171.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.055 ; gain = 35.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.055 ; gain = 35.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.055 ; gain = 35.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.055 ; gain = 35.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
	   3 Input      1 Bit         XORs := 37    
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   39 Bit        Muxes := 1     
	   7 Input   39 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1171.055 ; gain = 35.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1171.055 ; gain = 35.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1171.055 ; gain = 35.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1171.809 ; gain = 36.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.301 ; gain = 47.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.301 ; gain = 47.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.301 ; gain = 47.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.301 ; gain = 47.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.301 ; gain = 47.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.301 ; gain = 47.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |lcd_module |     1|
|2     |BUFG       |     1|
|3     |LUT1       |     1|
|4     |LUT2       |    36|
|5     |LUT3       |    70|
|6     |LUT4       |    41|
|7     |LUT5       |   185|
|8     |LUT6       |   449|
|9     |FDRE       |   118|
|10    |IBUF       |     4|
|11    |OBUF       |     9|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.301 ; gain = 47.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1182.301 ; gain = 11.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1182.301 ; gain = 47.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1194.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d346f99b
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1201.617 ; gain = 66.555
INFO: [Common 17-1381] The checkpoint 'D:/DigtalLogic/G_ALU32/G_ALU32.runs/synth_1/ALU_DISPLAY.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_DISPLAY_utilization_synth.rpt -pb ALU_DISPLAY_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  3 18:00:14 2021...
