begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2016 Andriy Voskoboinyk<avos@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|R12A_TX_DESC_H
end_ifndef

begin_define
define|#
directive|define
name|R12A_TX_DESC_H
end_define

begin_comment
comment|/* Tx MAC descriptor (common part). */
end_comment

begin_struct
struct|struct
name|r12a_tx_desc
block|{
name|uint16_t
name|pktlen
decl_stmt|;
name|uint8_t
name|offset
decl_stmt|;
name|uint8_t
name|flags0
decl_stmt|;
define|#
directive|define
name|R12A_FLAGS0_BMCAST
value|0x01
define|#
directive|define
name|R12A_FLAGS0_LSG
value|0x04
define|#
directive|define
name|R12A_FLAGS0_FSG
value|0x08
define|#
directive|define
name|R12A_FLAGS0_OWN
value|0x80
name|uint32_t
name|txdw1
decl_stmt|;
define|#
directive|define
name|R12A_TXDW1_MACID_M
value|0x0000003f
define|#
directive|define
name|R12A_TXDW1_MACID_S
value|0
define|#
directive|define
name|R12A_TXDW1_QSEL_M
value|0x00001f00
define|#
directive|define
name|R12A_TXDW1_QSEL_S
value|8
define|#
directive|define
name|R12A_TXDW1_QSEL_BE
value|0x00
comment|/* or 0x03 */
define|#
directive|define
name|R12A_TXDW1_QSEL_BK
value|0x01
comment|/* or 0x02 */
define|#
directive|define
name|R12A_TXDW1_QSEL_VI
value|0x04
comment|/* or 0x05 */
define|#
directive|define
name|R12A_TXDW1_QSEL_VO
value|0x06
comment|/* or 0x07 */
define|#
directive|define
name|RTWN_MAX_TID
value|8
define|#
directive|define
name|R12A_TXDW1_QSEL_BEACON
value|0x10
define|#
directive|define
name|R12A_TXDW1_QSEL_MGNT
value|0x12
define|#
directive|define
name|R12A_TXDW1_RAID_M
value|0x001f0000
define|#
directive|define
name|R12A_TXDW1_RAID_S
value|16
define|#
directive|define
name|R12A_TXDW1_CIPHER_M
value|0x00c00000
define|#
directive|define
name|R12A_TXDW1_CIPHER_S
value|22
define|#
directive|define
name|R12A_TXDW1_CIPHER_NONE
value|0
define|#
directive|define
name|R12A_TXDW1_CIPHER_RC4
value|1
define|#
directive|define
name|R12A_TXDW1_CIPHER_SM4
value|2
define|#
directive|define
name|R12A_TXDW1_CIPHER_AES
value|3
define|#
directive|define
name|R12A_TXDW1_PKTOFF_M
value|0x1f000000
define|#
directive|define
name|R12A_TXDW1_PKTOFF_S
value|24
name|uint32_t
name|txdw2
decl_stmt|;
define|#
directive|define
name|R12A_TXDW2_AGGEN
value|0x00001000
define|#
directive|define
name|R12A_TXDW2_AGGBK
value|0x00010000
define|#
directive|define
name|R12A_TXDW2_MOREFRAG
value|0x00020000
define|#
directive|define
name|R12A_TXDW2_SPE_RPT
value|0x00080000
define|#
directive|define
name|R12A_TXDW2_AMPDU_DEN_M
value|0x00700000
define|#
directive|define
name|R12A_TXDW2_AMPDU_DEN_S
value|20
name|uint32_t
name|txdw3
decl_stmt|;
define|#
directive|define
name|R12A_TXDW3_SEQ_SEL_M
value|0x000000c0
define|#
directive|define
name|R12A_TXDW3_SEQ_SEL_S
value|6
define|#
directive|define
name|R12A_TXDW3_DRVRATE
value|0x00000100
define|#
directive|define
name|R12A_TXDW3_DISRTSFB
value|0x00000200
define|#
directive|define
name|R12A_TXDW3_DISDATAFB
value|0x00000400
define|#
directive|define
name|R12A_TXDW3_CTS2SELF
value|0x00000800
define|#
directive|define
name|R12A_TXDW3_RTSEN
value|0x00001000
define|#
directive|define
name|R12A_TXDW3_HWRTSEN
value|0x00002000
define|#
directive|define
name|R12A_TXDW3_MAX_AGG_M
value|0x003e0000
define|#
directive|define
name|R12A_TXDW3_MAX_AGG_S
value|17
name|uint32_t
name|txdw4
decl_stmt|;
define|#
directive|define
name|R12A_TXDW4_DATARATE_M
value|0x0000007f
define|#
directive|define
name|R12A_TXDW4_DATARATE_S
value|0
define|#
directive|define
name|R12A_TXDW4_DATARATE_FB_LMT_M
value|0x00001f00
define|#
directive|define
name|R12A_TXDW4_DATARATE_FB_LMT_S
value|8
define|#
directive|define
name|R12A_TXDW4_RTSRATE_FB_LMT_M
value|0x0001e000
define|#
directive|define
name|R12A_TXDW4_RTSRATE_FB_LMT_S
value|13
define|#
directive|define
name|R12A_TXDW4_RETRY_LMT_ENA
value|0x00020000
define|#
directive|define
name|R12A_TXDW4_RETRY_LMT_M
value|0x00fc0000
define|#
directive|define
name|R12A_TXDW4_RETRY_LMT_S
value|18
define|#
directive|define
name|R12A_TXDW4_RTSRATE_M
value|0x1f000000
define|#
directive|define
name|R12A_TXDW4_RTSRATE_S
value|24
name|uint32_t
name|txdw5
decl_stmt|;
define|#
directive|define
name|R12A_TXDW5_DATA_PRIM_CHAN_M
value|0x0000000f
define|#
directive|define
name|R12A_TXDW5_DATA_PRIM_CHAN_S
value|0
define|#
directive|define
name|R12A_TXDW5_PRIM_CHAN_20_80_3
value|1
define|#
directive|define
name|R12A_TXDW5_PRIM_CHAN_20_80_2
value|2
define|#
directive|define
name|R12A_TXDW5_PRIM_CHAN_20_80_4
value|3
define|#
directive|define
name|R12A_TXDW5_PRIM_CHAN_20_80_1
value|4
define|#
directive|define
name|R12A_TXDW5_PRIM_CHAN_40_80_1
value|9
define|#
directive|define
name|R12A_TXDW5_PRIM_CHAN_40_80_2
value|10
define|#
directive|define
name|R12A_TXDW5_DATA_SHORT
value|0x00000010
define|#
directive|define
name|R12A_TXDW5_DATA_BW_M
value|0x00000060
define|#
directive|define
name|R12A_TXDW5_DATA_BW_S
value|5
define|#
directive|define
name|R12A_TXDW5_DATA_BW40
value|1
define|#
directive|define
name|R12A_TXDW5_DATA_BW80
value|2
define|#
directive|define
name|R12A_TXDW5_DATA_LDPC
value|0x00000080
define|#
directive|define
name|R12A_TXDW5_RTS_SHORT
value|0x00001000
define|#
directive|define
name|R12A_TXDW5_RTS_PRIM_CHAN_M
value|0x0001e000
define|#
directive|define
name|R12A_TXDW5_RTS_PRIM_CHAN_S
value|13
name|uint32_t
name|txdw6
decl_stmt|;
define|#
directive|define
name|R21A_TXDW6_MBSSID_M
value|0x0000f000
define|#
directive|define
name|R21A_TXDW6_MBSSID_S
value|12
name|uint32_t
name|reserved
decl_stmt|;
name|uint32_t
name|txdw8
decl_stmt|;
define|#
directive|define
name|R12A_TXDW8_HWSEQ_EN
value|0x00008000
name|uint32_t
name|txdw9
decl_stmt|;
define|#
directive|define
name|R12A_TXDW9_SEQ_M
value|0x00fff000
define|#
directive|define
name|R12A_TXDW9_SEQ_S
value|12
block|}
name|__packed
name|__attribute__
argument_list|(
operator|(
name|aligned
argument_list|(
literal|4
argument_list|)
operator|)
argument_list|)
struct|;
end_struct

begin_comment
comment|/* Rate adaptation modes. */
end_comment

begin_define
define|#
directive|define
name|R12A_RAID_11BGN_2_40
value|0
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11BGN_1_40
value|1
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11BGN_2
value|2
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11BGN_1
value|3
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11GN_2
value|4
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11GN_1
value|5
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11BG
value|6
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11G
value|7
end_define

begin_comment
comment|/* "pure" 11g */
end_comment

begin_define
define|#
directive|define
name|R12A_RAID_11B
value|8
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11AC_2_80
value|9
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11AC_1_80
value|10
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11AC_1
value|11
end_define

begin_define
define|#
directive|define
name|R12A_RAID_11AC_2
value|12
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* R12A_TX_DESC_H */
end_comment

end_unit

