  ssbcc
1   generate memories for RAM and ROM
    process string and their escape characters correctly, process both counted and null-terminated strings
    add interrupt handling
    add optional fast version of the data and return stacks
    add a way for users to include a substantial comment in the header of the output processor.
    do VHDL

  core/9x8
    core.v
1     finish the core
2     fully debug the core
      resolve ISE synthesizing 50 slices instead of 36
    asm
      add option to generate ".lst" files with code listing and generated instructions
      implement .constant directive
      implement .abbr directive
1     fully process .memory and .variable directives
      add optimizer
        - "dup push outport drop" ==> "push outport"
        - "XXX return nop" ==> "return XXX" where XXX doesn't involve the return stack
        - "dup push store drop" ==> "push store"
    add VHDL core
