Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 12 16:15:33 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file text_LCD_shift_timing_summary_routed.rpt -pb text_LCD_shift_timing_summary_routed.pb -rpx text_LCD_shift_timing_summary_routed.rpx -warn_on_violation
| Design       : text_LCD_shift
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  90          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (212)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (212)
--------------------------------------------------
 There are 212 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  231          inf        0.000                      0                  231           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=91, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.326ns  (logic 2.496ns (29.979%)  route 5.830ns (70.021%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X78Y150        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=27, routed)          1.012     1.431    cnt_reg_n_0_[1]
    SLICE_X80Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.243 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    cnt_reg[4]_i_2_n_0
    SLICE_X80Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    cnt_reg[8]_i_2_n_0
    SLICE_X80Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.477 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.477    cnt_reg[12]_i_2_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.800 r  cnt_reg[16]_i_2/O[1]
                         net (fo=2, routed)           1.048     3.848    cnt_reg[16]_i_2_n_6
    SLICE_X77Y153        LUT4 (Prop_lut4_I1_O)        0.306     4.154 r  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           1.164     5.317    FSM_onehot_state[7]_i_18_n_0
    SLICE_X81Y155        LUT6 (Prop_lut6_I2_O)        0.124     5.441 r  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           1.024     6.465    FSM_onehot_state[7]_i_6_n_0
    SLICE_X79Y150        LUT5 (Prop_lut5_I1_O)        0.124     6.589 r  FSM_onehot_state[6]_i_2/O
                         net (fo=3, routed)           1.194     7.784    FSM_onehot_state[6]_i_2_n_0
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.154     7.938 r  FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.388     8.326    FSM_onehot_state[5]_i_1_n_0
    SLICE_X82Y148        FDCE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.658ns  (logic 2.466ns (32.200%)  route 5.192ns (67.800%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X78Y150        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=27, routed)          1.012     1.431    cnt_reg_n_0_[1]
    SLICE_X80Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.243 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    cnt_reg[4]_i_2_n_0
    SLICE_X80Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    cnt_reg[8]_i_2_n_0
    SLICE_X80Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.477 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.477    cnt_reg[12]_i_2_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.800 r  cnt_reg[16]_i_2/O[1]
                         net (fo=2, routed)           1.048     3.848    cnt_reg[16]_i_2_n_6
    SLICE_X77Y153        LUT4 (Prop_lut4_I1_O)        0.306     4.154 r  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           1.164     5.317    FSM_onehot_state[7]_i_18_n_0
    SLICE_X81Y155        LUT6 (Prop_lut6_I2_O)        0.124     5.441 r  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           1.261     6.702    FSM_onehot_state[7]_i_6_n_0
    SLICE_X79Y150        LUT6 (Prop_lut6_I5_O)        0.124     6.826 r  FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.708     7.534    FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y148        LUT2 (Prop_lut2_I0_O)        0.124     7.658 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.658    FSM_onehot_state[0]_i_1_n_0
    SLICE_X82Y148        FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 1.668ns (22.111%)  route 5.876ns (77.889%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDCE                         0.000     0.000 r  cnt_reg[26]/C
    SLICE_X81Y156        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnt_reg[26]/Q
                         net (fo=10, routed)          1.328     1.747    cnt_reg_n_0_[26]
    SLICE_X79Y154        LUT2 (Prop_lut2_I1_O)        0.299     2.046 r  FSM_onehot_state[6]_i_12/O
                         net (fo=1, routed)           0.000     2.046    FSM_onehot_state[6]_i_12_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.596 f  FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.617     4.213    FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X82Y150        LUT5 (Prop_lut5_I0_O)        0.124     4.337 r  cnt[31]_i_7/O
                         net (fo=1, routed)           0.433     4.771    cnt[31]_i_7_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I5_O)        0.124     4.895 r  cnt[31]_i_2/O
                         net (fo=32, routed)          1.643     6.538    cnt[31]_i_2_n_0
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.152     6.690 r  cnt[27]_i_1/O
                         net (fo=1, routed)           0.854     7.544    cnt[27]
    SLICE_X80Y156        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.534ns  (logic 2.466ns (32.731%)  route 5.068ns (67.269%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X78Y150        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=27, routed)          1.012     1.431    cnt_reg_n_0_[1]
    SLICE_X80Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.243 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    cnt_reg[4]_i_2_n_0
    SLICE_X80Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    cnt_reg[8]_i_2_n_0
    SLICE_X80Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.477 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.477    cnt_reg[12]_i_2_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.800 f  cnt_reg[16]_i_2/O[1]
                         net (fo=2, routed)           1.048     3.848    cnt_reg[16]_i_2_n_6
    SLICE_X77Y153        LUT4 (Prop_lut4_I1_O)        0.306     4.154 f  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           1.164     5.317    FSM_onehot_state[7]_i_18_n_0
    SLICE_X81Y155        LUT6 (Prop_lut6_I2_O)        0.124     5.441 f  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           1.261     6.702    FSM_onehot_state[7]_i_6_n_0
    SLICE_X79Y150        LUT6 (Prop_lut6_I5_O)        0.124     6.826 f  FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.584     7.410    FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     7.534 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.534    FSM_onehot_state[1]_i_1_n_0
    SLICE_X82Y149        FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 2.494ns (33.201%)  route 5.018ns (66.799%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X78Y150        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=27, routed)          1.012     1.431    cnt_reg_n_0_[1]
    SLICE_X80Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.243 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    cnt_reg[4]_i_2_n_0
    SLICE_X80Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    cnt_reg[8]_i_2_n_0
    SLICE_X80Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.477 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.477    cnt_reg[12]_i_2_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.800 r  cnt_reg[16]_i_2/O[1]
                         net (fo=2, routed)           1.048     3.848    cnt_reg[16]_i_2_n_6
    SLICE_X77Y153        LUT4 (Prop_lut4_I1_O)        0.306     4.154 r  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           1.164     5.317    FSM_onehot_state[7]_i_18_n_0
    SLICE_X81Y155        LUT6 (Prop_lut6_I2_O)        0.124     5.441 r  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           0.947     6.388    FSM_onehot_state[7]_i_6_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I1_O)        0.124     6.512 r  FSM_onehot_state[4]_i_2/O
                         net (fo=4, routed)           0.848     7.360    FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y149        LUT3 (Prop_lut3_I1_O)        0.152     7.512 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.512    FSM_onehot_state[2]_i_1_n_0
    SLICE_X82Y149        FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 2.494ns (33.233%)  route 5.011ns (66.767%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X78Y150        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=27, routed)          1.012     1.431    cnt_reg_n_0_[1]
    SLICE_X80Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.243 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    cnt_reg[4]_i_2_n_0
    SLICE_X80Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    cnt_reg[8]_i_2_n_0
    SLICE_X80Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.477 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.477    cnt_reg[12]_i_2_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.800 f  cnt_reg[16]_i_2/O[1]
                         net (fo=2, routed)           1.048     3.848    cnt_reg[16]_i_2_n_6
    SLICE_X77Y153        LUT4 (Prop_lut4_I1_O)        0.306     4.154 f  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           1.164     5.317    FSM_onehot_state[7]_i_18_n_0
    SLICE_X81Y155        LUT6 (Prop_lut6_I2_O)        0.124     5.441 f  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           0.947     6.388    FSM_onehot_state[7]_i_6_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I1_O)        0.124     6.512 f  FSM_onehot_state[4]_i_2/O
                         net (fo=4, routed)           0.840     7.353    FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.152     7.505 r  FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     7.505    FSM_onehot_state[4]_i_1_n_0
    SLICE_X82Y149        FDCE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 2.494ns (33.295%)  route 4.997ns (66.705%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X78Y150        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=27, routed)          1.012     1.431    cnt_reg_n_0_[1]
    SLICE_X80Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.243 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    cnt_reg[4]_i_2_n_0
    SLICE_X80Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    cnt_reg[8]_i_2_n_0
    SLICE_X80Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.477 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.477    cnt_reg[12]_i_2_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.800 f  cnt_reg[16]_i_2/O[1]
                         net (fo=2, routed)           1.048     3.848    cnt_reg[16]_i_2_n_6
    SLICE_X77Y153        LUT4 (Prop_lut4_I1_O)        0.306     4.154 f  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           1.164     5.317    FSM_onehot_state[7]_i_18_n_0
    SLICE_X81Y155        LUT6 (Prop_lut6_I2_O)        0.124     5.441 f  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           0.952     6.393    FSM_onehot_state[7]_i_6_n_0
    SLICE_X81Y150        LUT6 (Prop_lut6_I5_O)        0.124     6.517 f  FSM_onehot_state[7]_i_3/O
                         net (fo=2, routed)           0.821     7.339    FSM_onehot_state[7]_i_3_n_0
    SLICE_X82Y150        LUT3 (Prop_lut3_I0_O)        0.152     7.491 r  FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     7.491    FSM_onehot_state[7]_i_1_n_0
    SLICE_X82Y150        FDCE                                         r  FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.477ns  (logic 2.466ns (32.983%)  route 5.011ns (67.017%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X78Y150        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=27, routed)          1.012     1.431    cnt_reg_n_0_[1]
    SLICE_X80Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.243 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    cnt_reg[4]_i_2_n_0
    SLICE_X80Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    cnt_reg[8]_i_2_n_0
    SLICE_X80Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.477 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.477    cnt_reg[12]_i_2_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.800 r  cnt_reg[16]_i_2/O[1]
                         net (fo=2, routed)           1.048     3.848    cnt_reg[16]_i_2_n_6
    SLICE_X77Y153        LUT4 (Prop_lut4_I1_O)        0.306     4.154 r  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           1.164     5.317    FSM_onehot_state[7]_i_18_n_0
    SLICE_X81Y155        LUT6 (Prop_lut6_I2_O)        0.124     5.441 r  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           0.947     6.388    FSM_onehot_state[7]_i_6_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I1_O)        0.124     6.512 r  FSM_onehot_state[4]_i_2/O
                         net (fo=4, routed)           0.840     7.353    FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y149        LUT3 (Prop_lut3_I1_O)        0.124     7.477 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.477    FSM_onehot_state[3]_i_1_n_0
    SLICE_X82Y149        FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.463ns  (logic 2.466ns (33.045%)  route 4.997ns (66.955%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X78Y150        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=27, routed)          1.012     1.431    cnt_reg_n_0_[1]
    SLICE_X80Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.243 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    cnt_reg[4]_i_2_n_0
    SLICE_X80Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.360    cnt_reg[8]_i_2_n_0
    SLICE_X80Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.477 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.477    cnt_reg[12]_i_2_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.800 r  cnt_reg[16]_i_2/O[1]
                         net (fo=2, routed)           1.048     3.848    cnt_reg[16]_i_2_n_6
    SLICE_X77Y153        LUT4 (Prop_lut4_I1_O)        0.306     4.154 r  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           1.164     5.317    FSM_onehot_state[7]_i_18_n_0
    SLICE_X81Y155        LUT6 (Prop_lut6_I2_O)        0.124     5.441 r  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           0.952     6.393    FSM_onehot_state[7]_i_6_n_0
    SLICE_X81Y150        LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  FSM_onehot_state[7]_i_3/O
                         net (fo=2, routed)           0.821     7.339    FSM_onehot_state[7]_i_3_n_0
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     7.463 r  FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     7.463    FSM_onehot_state[6]_i_1_n_0
    SLICE_X82Y150        FDCE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.164%)  route 0.183ns (58.836%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.183     0.311    can_shift
    SLICE_X84Y149        FDCE                                         r  can_shift_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.164%)  route 0.183ns (58.836%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.183     0.311    can_shift
    SLICE_X84Y149        FDCE                                         r  can_shift_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.164%)  route 0.183ns (58.836%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.183     0.311    can_shift
    SLICE_X84Y149        FDCE                                         r  can_shift_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.164%)  route 0.183ns (58.836%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.183     0.311    can_shift
    SLICE_X84Y149        FDCE                                         r  can_shift_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.128ns (38.388%)  route 0.205ns (61.612%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.205     0.333    can_shift
    SLICE_X84Y152        FDCE                                         r  can_shift_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.128ns (38.388%)  route 0.205ns (61.612%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.205     0.333    can_shift
    SLICE_X84Y152        FDCE                                         r  can_shift_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.128ns (38.388%)  route 0.205ns (61.612%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.205     0.333    can_shift
    SLICE_X84Y152        FDCE                                         r  can_shift_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[27]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.128ns (38.388%)  route 0.205ns (61.612%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.205     0.333    can_shift
    SLICE_X84Y152        FDCE                                         r  can_shift_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.128ns (37.691%)  route 0.212ns (62.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.212     0.340    can_shift
    SLICE_X84Y150        FDCE                                         r  can_shift_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.128ns (37.691%)  route 0.212ns (62.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.212     0.340    can_shift
    SLICE_X84Y150        FDCE                                         r  can_shift_reg[17]/CE
  -------------------------------------------------------------------    -------------------





