
*** Running vivado
    with args -log RS232dmaramtop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RS232dmaramtop.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RS232dmaramtop.tcl -notrace
Command: synth_design -top RS232dmaramtop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 327.973 ; gain = 75.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RS232dmaramtop' [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:28]
INFO: [Synth 8-3491] module 'RS232top' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:6' bound to instance 'bloqueRS232' of component 'RS232top' [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'RS232top' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:26]
INFO: [Synth 8-3491] module 'Clk_Gen' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/.Xil/Vivado-11060-joseangelSSD-PC/realtime/Clk_Gen_stub.vhdl:5' bound to instance 'Clock_generator' of component 'Clk_Gen' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Clk_Gen' [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/.Xil/Vivado-11060-joseangelSSD-PC/realtime/Clk_Gen_stub.vhdl:15]
INFO: [Synth 8-3491] module 'RS232_TX' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:34' bound to instance 'Transmitter' of component 'RS232_TX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'RS232_TX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'RS232_TX' (1#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:45]
INFO: [Synth 8-3491] module 'RS232_RX' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:34' bound to instance 'Receiver' of component 'RS232_RX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'RS232_RX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'RS232_RX' (2#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:45]
INFO: [Synth 8-3491] module 'ShiftRegister' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:34' bound to instance 'Shift' of component 'ShiftRegister' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'ShiftRegister' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister' (3#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:53]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/.Xil/Vivado-11060-joseangelSSD-PC/realtime/fifo_stub.vhdl:5' bound to instance 'Internal_memory' of component 'fifo' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/.Xil/Vivado-11060-joseangelSSD-PC/realtime/fifo_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'RS232top' (4#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:26]
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/PIC/RAM.vhd:8' bound to instance 'bloqueRAM' of component 'RAM' [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/RAM.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ram' (5#1) [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/RAM.vhd:22]
INFO: [Synth 8-3491] module 'DMA' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:8' bound to instance 'bloqueDMA' of component 'DMA' [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:145]
INFO: [Synth 8-638] synthesizing module 'DMA' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'DMA' (6#1) [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'RS232dmaramtop' (7#1) [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:28]
WARNING: [Synth 8-3331] design DMA has unconnected port RX_Full
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 378.004 ; gain = 125.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 378.004 ; gain = 125.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/.Xil/Vivado-11060-joseangelSSD-PC/dcp5/Clk_Gen_in_context.xdc] for cell 'bloqueRS232/Clock_generator'
Finished Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/.Xil/Vivado-11060-joseangelSSD-PC/dcp5/Clk_Gen_in_context.xdc] for cell 'bloqueRS232/Clock_generator'
Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/.Xil/Vivado-11060-joseangelSSD-PC/dcp7/fifo_in_context.xdc] for cell 'bloqueRS232/Internal_memory'
Finished Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/.Xil/Vivado-11060-joseangelSSD-PC/dcp7/fifo_in_context.xdc] for cell 'bloqueRS232/Internal_memory'
Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc]
WARNING: [Vivado 12-584] No ports matched 'temp[0]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'temp[1]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'temp[2]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'temp[3]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'temp[4]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'temp[5]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'temp[6]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'disp[0]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'disp[1]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'RS232_TX'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'RS232_RX'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:97]
Finished Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/RS232dmaramtop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RS232dmaramtop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RS232dmaramtop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 696.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 696.930 ; gain = 444.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 696.930 ; gain = 444.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/.Xil/Vivado-11060-joseangelSSD-PC/dcp5/Clk_Gen_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/.Xil/Vivado-11060-joseangelSSD-PC/dcp5/Clk_Gen_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for bloqueRS232/Clock_generator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bloqueRS232/Internal_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 696.930 ; gain = 444.387
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "valid_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'estado_a_reg' in module 'DMA'
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element estado_s_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:50]
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'estado_s_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'estado_s_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:50]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
          esperandoenvio |                             0001 |                             0001
              enviodato1 |                             0010 |                             0111
              enviodato2 |                             0011 |                             1000
  pidiendobusesrecepcion |                             0100 |                             0010
            lecturadato1 |                             0101 |                             0011
            lecturadato2 |                             0110 |                             0100
            lecturadato3 |                             0111 |                             0101
              escribirff |                             1000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_a_reg' using encoding 'sequential' in module 'DMA'
WARNING: [Synth 8-6014] Unused sequential element estado_s_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_estado_s_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Read_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'Valid_D_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'TX_Data_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'Address_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'Databus_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'Write_en_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'OE_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'DMA_RQ_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 696.930 ; gain = 444.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 261   
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 272   
	   9 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RS232_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module RS232_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module ShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module RS232top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
Module DMA 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bloqueDMA/Write_en_reg )
INFO: [Synth 8-3886] merging instance 'Databus_reg__0i_83' (LD) to 'Databus_reg__0i_82'
INFO: [Synth 8-3886] merging instance 'Databus_reg__0i_82' (LD) to 'Databus_reg__0i_81'
INFO: [Synth 8-3886] merging instance 'Databus_reg__0i_81' (LD) to 'Databus_reg__0i_80'
INFO: [Synth 8-3886] merging instance 'Databus_reg__0i_80' (LD) to 'Databus_reg__0i_79'
INFO: [Synth 8-3886] merging instance 'Databus_reg__0i_79' (LD) to 'Databus_reg__0i_78'
INFO: [Synth 8-3886] merging instance 'Databus_reg__0i_78' (LD) to 'Databus_reg__0i_77'
INFO: [Synth 8-3886] merging instance 'Databus_reg__0i_77' (LD) to 'Databus_reg__0i_76'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bloqueDMA/OE_reg )
INFO: [Synth 8-3886] merging instance 'Address_reg__0i_67' (LD) to 'Address_reg__0i_66'
INFO: [Synth 8-3886] merging instance 'Address_reg__0i_66' (LD) to 'Address_reg__0i_65'
INFO: [Synth 8-3886] merging instance 'Address_reg__0i_65' (LD) to 'Address_reg__0i_64'
INFO: [Synth 8-3886] merging instance 'Address_reg__0i_64' (LD) to 'Address_reg__0i_63'
INFO: [Synth 8-3886] merging instance 'bloqueDMA/Address_reg[3]' (LD) to 'bloqueDMA/Address_reg[6]'
INFO: [Synth 8-3886] merging instance 'Address_reg__0i_63' (LD) to 'Address_reg__0i_62'
INFO: [Synth 8-3886] merging instance 'bloqueDMA/Address_reg[4]' (LD) to 'bloqueDMA/Address_reg[6]'
INFO: [Synth 8-3886] merging instance 'Address_reg__0i_62' (LD) to 'Address_reg__0i_61'
INFO: [Synth 8-3886] merging instance 'bloqueDMA/Address_reg[5]' (LD) to 'bloqueDMA/Address_reg[6]'
INFO: [Synth 8-3886] merging instance 'Address_reg__0i_61' (LD) to 'Address_reg__0i_60'
INFO: [Synth 8-3886] merging instance 'bloqueDMA/Address_reg[6]' (LD) to 'bloqueDMA/Address_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bloqueDMA/Address_reg[7] )
INFO: [Synth 8-3886] merging instance 'TX_Data_reg__0i_51' (LD) to 'TX_Data_reg__0i_50'
INFO: [Synth 8-3886] merging instance 'TX_Data_reg__0i_50' (LD) to 'TX_Data_reg__0i_49'
INFO: [Synth 8-3886] merging instance 'TX_Data_reg__0i_49' (LD) to 'TX_Data_reg__0i_48'
INFO: [Synth 8-3886] merging instance 'TX_Data_reg__0i_48' (LD) to 'TX_Data_reg__0i_47'
INFO: [Synth 8-3886] merging instance 'TX_Data_reg__0i_47' (LD) to 'TX_Data_reg__0i_46'
INFO: [Synth 8-3886] merging instance 'TX_Data_reg__0i_46' (LD) to 'TX_Data_reg__0i_45'
INFO: [Synth 8-3886] merging instance 'TX_Data_reg__0i_45' (LD) to 'TX_Data_reg__0i_44'
WARNING: [Synth 8-3332] Sequential element (bloqueDMA/Address_reg[7]) is unused and will be removed from module RS232dmaramtop.
WARNING: [Synth 8-3332] Sequential element (bloqueDMA/Write_en_reg) is unused and will be removed from module RS232dmaramtop.
WARNING: [Synth 8-3332] Sequential element (bloqueDMA/OE_reg) is unused and will be removed from module RS232dmaramtop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 696.930 ; gain = 444.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'bloqueRS232/Clock_generator/clk_out1' to pin 'bloqueRS232/Clock_generator/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 696.930 ; gain = 444.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 713.762 ; gain = 461.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'bloqueDMAi_87' (LD) to 'bloqueDMAi_44'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 726.918 ; gain = 474.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 726.918 ; gain = 474.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 726.918 ; gain = 474.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 726.918 ; gain = 474.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 726.918 ; gain = 474.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 726.918 ; gain = 474.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 726.918 ; gain = 474.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Clk_Gen       |         1|
|2     |fifo          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Clk_Gen_bbox |     1|
|2     |fifo_bbox    |     1|
|3     |LUT1         |    13|
|4     |LUT2         |    88|
|5     |LUT3         |    10|
|6     |LUT4         |    77|
|7     |LUT5         |    23|
|8     |LUT6         |   827|
|9     |MUXF7        |   272|
|10    |MUXF8        |   136|
|11    |FDCE         |   559|
|12    |FDPE         |     2|
|13    |FDRE         |  1545|
|14    |LD           |    30|
|15    |IBUF         |    12|
|16    |IOBUF        |     8|
|17    |OBUF         |    25|
|18    |OBUFT        |     8|
+------+-------------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |  3647|
|2     |  bloqueDMA     |DMA           |   401|
|3     |  bloqueRAM     |ram           |  3046|
|4     |  bloqueRS232   |RS232top      |   124|
|5     |    Receiver    |RS232_RX      |    44|
|6     |    Shift       |ShiftRegister |    16|
|7     |    Transmitter |RS232_TX      |    40|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 726.918 ; gain = 474.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 726.918 ; gain = 155.449
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 726.918 ; gain = 474.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RS232dmaramtop' is not ideal for floorplanning, since the cellview 'ram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 30 instances

174 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 726.918 ; gain = 485.188
INFO: [Common 17-1381] The checkpoint 'C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-topsolo/rs232-dma-ram.runs/synth_1/RS232dmaramtop.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 726.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 05:17:10 2019...
