<!DOCTYPE html>
<html>
    <body>
        <h1>RAGHAV RASTOGI</h1>
	<ul>
		<p>
			I'm a Design Engineer at Truechip Solutions Private Limited.
			I have done my Bachelors in Technology(Electronics) from Manav Rachna University with a CGPA of 9.14.
			I have strong knowledge of SystemVerilog, Verilog, UVM and RISC-V ISA.
			I have worked on the development of AMBA AXI 5/4/4-Lite/3, AXI4Stream, AHB, TileLink, MIPI DSI2 and USB (3.0/3.1/3.1 Re-Timer) Verification IP's.
			I have also worked on verification of RISC-V Instruction Cache IP.
		</p>
		<p>
			My <a href="Raghav_Rastogi_CV.pdf">CV</a>.
		</p>
	</ul>
	<h2>Contact</h2>
	<ul>
		<li>raghavrastogi08@yahoo.co.in</li>
		<li><a href="https://github.com/raghavrastogi">raghavrastogi@github</a></li>
		<li><a href="https://www.linkedin.com/in/raghav-rastogi-969527108/">raghavrastogi@linkedin</a>.</li>
	    	<li><a href="https://www.quora.com/profile/Raghav-Rastogi-14">raghavrastogi@quora</a></li>
	</ul>
	<h2>Projects</h2>
	<ul>
		<li><h4>32 bit Microprocessor design using RISC-V ISA.</h4></li>
		<li><h4>I2C Master and Slave design.</h4></li>
		<li><h4>UART Master and Slave Design (with and without FIFO).</h4></li>
		<li><h4>Home Automation using Arduino.</h4></li>
		<li><h4>Autonomous Robot using Arduino.</h4></li>
	</ul>
		<a href="https://www.testdome.com/cert/4058046530a24aac94e09f749d1ed511" class="testdome-certificate-stamp gold"><span class="testdome-certificate-name">Raghav Rastogi</span><span class="testdome-certificate-test-name">Python </span><span class="testdome-certificate-card-logo">TestDome<br />Certificate</span></a><script>var stylesheet = "https://www.testdome.com/content/source/stylesheets/embed.css", link = document.createElement("link"); link.href = stylesheet, link.type = "text/css", link.rel = "stylesheet", link.media = "screen,print", document.getElementsByTagName("head")[0].appendChild(link);</script>
	<!-- Python Certificate https://www.testdome.com/cert/4058046530a24aac94e09f749d1ed511 -->
    </body>
</html>
