Analysis & Synthesis report for pipelined_computer
Tue Jun 04 10:51:16 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jun 04 10:51:16 2019          ;
; Quartus II 64-Bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; pipelined_computer                         ;
; Top-level Entity Name       ; pipelined_computer                         ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pipelined_computer ; pipelined_computer ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+---------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+---------------------------------------------------------------------+
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |pipelined_computer|pipeif:if_stage|lpm_rom_irom:rom ; F:/github_project/Verilog_quartus/pipelined_computer/lpm_rom_irom.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+---------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jun 04 10:51:14 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: sevenseg
Info (12021): Found 1 design units, including 1 entities, in source file sc_instmen.v
    Info (12023): Found entity 1: sc_instmem
Info (12021): Found 1 design units, including 1 entities, in source file sc_datamem.v
    Info (12023): Found entity 1: sc_datamem
Info (12021): Found 1 design units, including 1 entities, in source file pipelined_computer.v
    Info (12023): Found entity 1: pipelined_computer
Info (12021): Found 1 design units, including 1 entities, in source file pipeif.v
    Info (12023): Found entity 1: pipeif
Info (12021): Found 1 design units, including 1 entities, in source file mux4x32.v
    Info (12023): Found entity 1: mux4x32
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5.v
    Info (12023): Found entity 1: mux2x5
Info (12021): Found 1 design units, including 1 entities, in source file mux2x32.v
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file lpm_rom_irom.v
    Info (12023): Found entity 1: lpm_rom_irom
Info (12021): Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v
    Info (12023): Found entity 1: lpm_ram_dq_dram
Info (12021): Found 1 design units, including 1 entities, in source file pipepc.v
    Info (12023): Found entity 1: pipepc
Warning (10236): Verilog HDL Implicit Net warning at sc_datamem.v(20): created implicit net for "write_datamem_enable"
Warning (10236): Verilog HDL Implicit Net warning at sc_datamem.v(21): created implicit net for "write_io_output_reg_enable"
Warning (10236): Verilog HDL Implicit Net warning at pipelined_computer.v(54): created implicit net for "dimm"
Warning (10227): Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for "ledsegments" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at sevenseg.v(3): see declaration for object "ledsegments"
Info (12127): Elaborating entity "pipelined_computer" for the top level hierarchy
Info (12128): Elaborating entity "pipepc" for hierarchy "pipepc:prog_cnt"
Info (12128): Elaborating entity "pipeif" for hierarchy "pipeif:if_stage"
Info (12128): Elaborating entity "lpm_rom_irom" for hierarchy "pipeif:if_stage|lpm_rom_irom:rom"
Warning (272007): Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipeif:if_stage|lpm_rom_irom:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipeif:if_stage|lpm_rom_irom:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipeif:if_stage|lpm_rom_irom:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sc_instmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1i1.tdf
    Info (12023): Found entity 1: altsyncram_r1i1
Info (12128): Elaborating entity "altsyncram_r1i1" for hierarchy "pipeif:if_stage|lpm_rom_irom:rom|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated"
Warning (113031): 16 out of 32 addresses are reinitialized. The latest initialized data will replace the existing data. There are 16 warnings found, and 10 warnings are reported.
    Warning (113030): Memory Initialization File address 0 is reinitialized
    Warning (113030): Memory Initialization File address 1 is reinitialized
    Warning (113030): Memory Initialization File address 2 is reinitialized
    Warning (113030): Memory Initialization File address 3 is reinitialized
    Warning (113030): Memory Initialization File address 4 is reinitialized
    Warning (113030): Memory Initialization File address 5 is reinitialized
    Warning (113030): Memory Initialization File address 6 is reinitialized
    Warning (113030): Memory Initialization File address 7 is reinitialized
    Warning (113030): Memory Initialization File address 8 is reinitialized
    Warning (113030): Memory Initialization File address 9 is reinitialized
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (32) in the Memory Initialization File "F:/github_project/Verilog_quartus/pipelined_computer/sc_instmem.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "mux4x32" for hierarchy "pipeif:if_stage|mux4x32:newpc"
Info (12128): Elaborating entity "mux2x32" for hierarchy "mux2x32:wb_stage"
Error (12006): Node instance "inst_reg" instantiates undefined entity "pipeir" File: F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v Line: 47
Error (12006): Node instance "id_stage" instantiates undefined entity "pipeid" File: F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v Line: 54
Error (12006): Node instance "de_reg" instantiates undefined entity "pipedereg" File: F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v Line: 61
Error (12006): Node instance "exe_stage" instantiates undefined entity "pipeexe" File: F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v Line: 65
Error (12006): Node instance "em_reg" instantiates undefined entity "pipeemreg" File: F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v Line: 68
Error (12006): Node instance "mem_stage" instantiates undefined entity "pipemem" File: F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v Line: 72
Error (12006): Node instance "mw_reg" instantiates undefined entity "pipemwreg" File: F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v Line: 78
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 18 warnings
    Error: Peak virtual memory: 599 megabytes
    Error: Processing ended: Tue Jun 04 10:51:16 2019
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


