// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined_L4_out_id__m_axi_L4_out_id__m_axi_0 (
    input wire         Knn_inner_inst_L4_out_id__m_axi_rst,
    output wire [ 7:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARLEN1d7,
    output wire [ 3:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARQOSe3e,
    output wire [ 7:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWLEN75d,
    output wire [ 3:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWQOSaf2,
    input wire  [ 1:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BRESP999,
    input wire  [31:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RDATAdd8,
    input wire         ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RLASTc4e,
    input wire  [ 1:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RRESP0ff,
    output wire [31:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WDATA140,
    output wire        ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WLASTce9,
    output wire [ 3:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WSTRB08c,
    output wire [63:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARADDR4e8,
    output wire        ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARLOCKaf8,
    output wire [ 2:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARPROT930,
    output wire [ 2:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARSIZE0f2,
    output wire [63:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWADDR277,
    output wire        ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWLOCKd5b,
    output wire [ 2:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWPROT1ac,
    output wire [ 2:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWSIZE1d6,
    output wire        ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BREADY994,
    input wire         ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BVALID95e,
    output wire        ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RREADYd7d,
    input wire         ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RVALIDbfb,
    input wire         ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WREADYc88,
    output wire        ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WVALIDfdb,
    output wire [ 7:0] __out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_doutc41,
    input wire         __out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_readb73,
    output wire [ 1:0] __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARBURSTf5d,
    output wire [ 3:0] __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARCACHE863,
    input wire         __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARREADY9e1,
    output wire        __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARVALIDa63,
    output wire [ 1:0] __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWBURST46f,
    output wire [ 3:0] __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWCACHE771,
    input wire         __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWREADY411,
    output wire        __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWVALIDed6,
    input wire         _er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_addr_s_write7db,
    input wire  [63:0] _pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_addr_s_din165,
    input wire         _pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_data_writeb0c,
    input wire  [ 0:0] _pt___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BIDdd5,
    input wire  [ 0:0] _pt___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RID5ca,
    input wire  [32:0] _rapper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_data_din0d4,
    output wire [ 0:0] _t___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARID61a,
    output wire [ 0:0] _t___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWID701,
    output wire        _t_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_empty_ne6e,
    output wire        _ut_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_addr_full_n262,
    output wire        _ut_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_data_full_nd9a,
    input wire         ap_clk
);

wire        __rs_pipelined_Knn_inner_inst_L4_out_id__m_axi_rst;



L4_out_id__m_axi _ (
    .Knn_inner_inst_L4_out_id__m_axi_rst                                              (__rs_pipelined_Knn_inner_inst_L4_out_id__m_axi_rst),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARLEN1d7 (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARLEN1d7),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARQOSe3e (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARQOSe3e),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWLEN75d (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWLEN75d),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWQOSaf2 (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWQOSaf2),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BRESP999 (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BRESP999),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RDATAdd8 (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RDATAdd8),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RLASTc4e (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RLASTc4e),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RRESP0ff (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RRESP0ff),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WDATA140 (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WDATA140),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WLASTce9 (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WLASTce9),
    .____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WSTRB08c (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WSTRB08c),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARADDR4e8 (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARADDR4e8),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARLOCKaf8 (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARLOCKaf8),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARPROT930 (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARPROT930),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARSIZE0f2 (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARSIZE0f2),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWADDR277 (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWADDR277),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWLOCKd5b (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWLOCKd5b),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWPROT1ac (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWPROT1ac),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWSIZE1d6 (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWSIZE1d6),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BREADY994 (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BREADY994),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BVALID95e (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BVALID95e),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RREADYd7d (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RREADYd7d),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RVALIDbfb (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RVALIDbfb),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WREADYc88 (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WREADYc88),
    .___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WVALIDfdb (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WVALIDfdb),
    .__out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_doutc41 (__out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_doutc41),
    .__out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_readb73 (__out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_readb73),
    .__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARBURSTf5d (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARBURSTf5d),
    .__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARCACHE863 (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARCACHE863),
    .__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARREADY9e1 (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARREADY9e1),
    .__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARVALIDa63 (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARVALIDa63),
    .__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWBURST46f (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWBURST46f),
    .__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWCACHE771 (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWCACHE771),
    .__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWREADY411 (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWREADY411),
    .__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWVALIDed6 (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWVALIDed6),
    ._er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_addr_s_write7db (_er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_addr_s_write7db),
    ._pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_addr_s_din165 (_pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_addr_s_din165),
    ._pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_data_writeb0c (_pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_data_writeb0c),
    ._pt___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BIDdd5 (_pt___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BIDdd5),
    ._pt___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RID5ca (_pt___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RID5ca),
    ._rapper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_data_din0d4 (_rapper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_data_din0d4),
    ._t___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARID61a (_t___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARID61a),
    ._t___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWID701 (_t___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWID701),
    ._t_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_empty_ne6e (_t_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_empty_ne6e),
    ._ut_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_addr_full_n262 (_ut_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_addr_full_n262),
    ._ut_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_data_full_nd9a (_ut_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_data_full_nd9a),
    .ap_clk                                                                           (ap_clk)
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ Knn_inner_inst_L4_out_id__m_axi_rst }),
    .if_dout ({ __rs_pipelined_Knn_inner_inst_L4_out_id__m_axi_rst })
);

endmodule  // __rs_pipelined_L4_out_id__m_axi_L4_out_id__m_axi_0