m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vhalf_adder_behavioral
Z1 I1ebM`?Y3aP[gzk7l[2gSC2
Z2 VRSGANl]kDO?zIlJ?zj=FP0
Z3 dC:\Users\Jorge Cuastumal\Desktop\Univalle\Febrero - Junio 2025\Udemy\Verilog_design_styles\behavioral_design\sim
Z4 w1739647976
Z5 8C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/behavioral_design/half_adder_behavioral.v
Z6 FC:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/behavioral_design/half_adder_behavioral.v
L0 1
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
!i10b 1
Z9 !s100 4_cGdgo:4^OS;I:GGo02J3
!s85 0
Z10 !s108 1739648124.132000
Z11 !s107 C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/behavioral_design/half_adder_behavioral.v|
Z12 !s90 -reportprogress|300|-work|work|C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/behavioral_design/half_adder_behavioral.v|
!s101 -O0
vtestbench
!i10b 1
!s100 2`bilnAb^PR5iRdTRfXZV0
IIW9f5O><O0fi5]7L7H`@D2
VhGfW:390DM[oDMzegDH9`2
R3
w1739648051
8C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/behavioral_design/testbench.v
FC:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/behavioral_design/testbench.v
L0 1
R7
r1
!s85 0
31
!s108 1739648124.310000
!s107 C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/behavioral_design/testbench.v|
!s90 -reportprogress|300|-work|work|C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/behavioral_design/testbench.v|
!s101 -O0
R8
