Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -sverilog \
+v2k -R -nc -debug_pp -LDFLAGS -rdynamic -P /home/tjx/synopsys/verdi_2016.06-1/share/PLI/VCS/LINUX64/novas.tab \
/home/tjx/synopsys/verdi_2016.06-1/share/PLI/VCS/LINUX64/pli.a -f filelist.f -l com.log \

Parsing design file './src/mem.v'
Parsing included file './src/defines.v'.
Back to file './src/mem.v'.
Parsing design file './src/pc_reg.v'
Parsing included file './src/defines.v'.
Back to file './src/pc_reg.v'.
Parsing design file './src/openmips_min_sopc_tb.v'
Parsing included file './src/defines.v'.
Back to file './src/openmips_min_sopc_tb.v'.
Parsing design file './src/ex.v'
Parsing included file './src/defines.v'.
Back to file './src/ex.v'.
Parsing design file './src/openmips_min_sopc.v'
Parsing included file './src/defines.v'.
Back to file './src/openmips_min_sopc.v'.
Parsing design file './src/ex_mem.v'
Parsing included file './src/defines.v'.
Back to file './src/ex_mem.v'.
Parsing design file './src/if_id.v'
Parsing included file './src/defines.v'.
Back to file './src/if_id.v'.
Parsing design file './src/id.v'
Parsing included file './src/defines.v'.
Back to file './src/id.v'.
Parsing design file './src/inst_rom.v'
Parsing included file './src/defines.v'.
Back to file './src/inst_rom.v'.
Parsing design file './src/openmips.v'
Parsing included file './src/defines.v'.
Back to file './src/openmips.v'.
Parsing design file './src/defines.v'
Parsing design file './src/id_ex.v'
Parsing included file './src/defines.v'.
Back to file './src/id_ex.v'.
Parsing design file './src/regfile.v'
Parsing included file './src/defines.v'.
Back to file './src/regfile.v'.
Parsing design file './src/mem_wb.v'
Parsing included file './src/defines.v'.
Back to file './src/mem_wb.v'.
Top Level Modules:
       openmips_min_sopc_tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
2 unique modules to generate
2 modules and 0 UDP read. 
recompiling package std
recompiling module openmips_min_sopc_tb
All of 2 modules done
make[1]: Entering directory '/home/tjx/DIY_CPU/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic -rdynamic \
amcQwB.o objs/amcQw_d.o   _6575_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o \
rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/tjx/synopsys/vcs_2016.06/linux64/lib/libzerosoft_rt_stubs.so \
/home/tjx/synopsys/vcs_2016.06/linux64/lib/libvirsim.so /home/tjx/synopsys/vcs_2016.06/linux64/lib/liberrorinf.so \
/home/tjx/synopsys/vcs_2016.06/linux64/lib/libsnpsmalloc.so /home/tjx/synopsys/verdi_2016.06-1/share/PLI/VCS/LINUX64/pli.a \
/home/tjx/synopsys/vcs_2016.06/linux64/lib/libvcsnew.so /home/tjx/synopsys/vcs_2016.06/linux64/lib/libsimprofile.so \
/home/tjx/synopsys/vcs_2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive \
/home/tjx/synopsys/vcs_2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive   \
_vcs_pli_stub_.o   /home/tjx/synopsys/vcs_2016.06/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/tjx/DIY_CPU/csrc'
Command: ./simv +v2k -nc -a com.log
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file 'tb.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : Enable +all dumping.
*Verdi3* : End of traversing.
$finish called from file "./src/openmips_min_sopc_tb.v", line 16.
$finish at simulation time             10195000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10195000 ps
CPU Time:      0.630 seconds;       Data structure size:   2.0Mb
Fri Nov 18 11:25:14 2022
