// Seed: 3646644640
module module_0 (
    input wire id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    output supply1 id_4
);
  assign id_4 = (-1);
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wand id_8,
    output logic id_9,
    input supply0 id_10,
    inout wand id_11
);
  always @(id_8 == -1 or posedge id_11 or -1) begin : LABEL_0
    id_9 <= -1'b0;
  end
  module_0 modCall_1 (
      id_10,
      id_4,
      id_4,
      id_5,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
