env DESIGN_NAME=user_project_wrapper
env EXTRA_LIBS=home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/../../lib/user_proj_example.lib
env LIB_SYNTH=./tmp/synthesis/trimmed.lib
env LIB_SYNTH_COMPLETE_NO_PG=./tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib
env PACKAGED_SCRIPT_0=openlane/scripts/yosys/elaborate.tcl
env SAVE_NETLIST=./results/synthesis/user_project_wrapper.v
env SYNTH_FLAT_TOP=0
env SYNTH_READ_BLACKBOX_LIB=0
env VERILOG_FILES=home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/../../verilog/rtl/defines.v home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v
env VERILOG_FILES_BLACKBOX=home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/../../verilog/gl/user_proj_example.v
env synth_report_prefix=./reports/synthesis/1-synthesis
env synthesis_tmpfiles=./tmp/synthesis