
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.089039                       # Number of seconds simulated
sim_ticks                                 89039480000                       # Number of ticks simulated
final_tick                               203496162500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110402                       # Simulator instruction rate (inst/s)
host_op_rate                                   232098                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               98301522                       # Simulator tick rate (ticks/s)
host_mem_usage                                2219384                       # Number of bytes of host memory used
host_seconds                                   905.78                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     210229670                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             86720                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          38070016                       # Number of bytes read from this memory
system.physmem.bytes_read::total             38156736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        86720                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           86720                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     10249344                       # Number of bytes written to this memory
system.physmem.bytes_written::total          10249344                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               1355                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             594844                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                596199                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          160146                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               160146                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               973950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            427563324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               428537274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          973950                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             973950                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         115110106                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              115110106                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         115110106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              973950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           427563324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              543647380                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         592741                       # number of replacements
system.l2.tagsinuse                       4056.700717                       # Cycle average of tags in use
system.l2.total_refs                          1168471                       # Total number of references to valid blocks.
system.l2.sampled_refs                         596811                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.957858                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           361.653495                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              49.967423                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3645.079799                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.088294                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.012199                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.889912                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.990405                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               404819                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               526186                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  931005                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           293310                       # number of Writeback hits
system.l2.Writeback_hits::total                293310                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               6963                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6963                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                404819                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                533149                       # number of demand (read+write) hits
system.l2.demand_hits::total                   937968                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               404819                       # number of overall hits
system.l2.overall_hits::cpu.data               533149                       # number of overall hits
system.l2.overall_hits::total                  937968                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1355                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             539619                       # number of ReadReq misses
system.l2.ReadReq_misses::total                540974                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            55225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55225                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              594844                       # number of demand (read+write) misses
system.l2.demand_misses::total                 596199                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1355                       # number of overall misses
system.l2.overall_misses::cpu.data             594844                       # number of overall misses
system.l2.overall_misses::total                596199                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     72397000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  28680436500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     28752833500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   2885034000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2885034000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      72397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   31565470500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31637867500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     72397000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  31565470500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31637867500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           406174                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1065805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1471979                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       293310                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            293310                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          62188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             62188                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            406174                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1127993                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1534167                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           406174                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1127993                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1534167                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.003336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.506302                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.367515                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.888033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.888033                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.527347                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.388614                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.527347                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.388614                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53429.520295                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53149.419313                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53150.120893                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52241.448619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52241.448619                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53429.520295                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53065.123797                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53065.951972                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53429.520295                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53065.123797                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53065.951972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               160146                       # number of writebacks
system.l2.writebacks::total                    160146                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1355                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        539619                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           540974                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        55225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55225                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         594844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            596199                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        594844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           596199                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     55831500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  22038549000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  22094380500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2209184500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2209184500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     55831500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  24247733500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24303565000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     55831500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  24247733500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24303565000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.003336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.506302                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.367515                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.888033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.888033                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.527347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.388614                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.527347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.388614                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41204.059041                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40840.943332                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40841.852843                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40003.340878                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40003.340878                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41204.059041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40763.180767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40764.182764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41204.059041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40763.180767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40764.182764                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                35182587                       # Number of BP lookups
system.cpu.branchPred.condPredicted          35182587                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2479234                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             22716311                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18194122                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.092767                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   47                       # Number of system calls
system.cpu.numCycles                        178085028                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           34318952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      135251253                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    35182587                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           18194122                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      79043216                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                14240809                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               20300463                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  24390289                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                497432                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          145423620                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.912835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.891096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 67692048     46.55%     46.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3953127      2.72%     49.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7013325      4.82%     54.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6868858      4.72%     58.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 59896262     41.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            145423620                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.197561                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.759476                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 38621795                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              19040885                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  75015662                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                984268                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               11760989                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              271825224                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               11760989                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 41080244                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                16289151                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6209                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  73014796                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3272210                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              265529721                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               2421284                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                 51425                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           308369901                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             722754022                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        720765575                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1988447                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             245631886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 62737977                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 57                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             57                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6009764                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             27326219                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12120657                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             48656                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28579                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  253138745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               22003                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 238184737                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3183554                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        42142281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     63160719                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          21396                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     145423620                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.637868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.386867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            49530235     34.06%     34.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16705344     11.49%     45.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26509117     18.23%     63.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            42254537     29.06%     92.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10424387      7.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       145423620                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11745502     99.51%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 57459      0.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           2144881      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             197985714     83.12%     84.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              545266      0.23%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25934190     10.89%     95.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11574686      4.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              238184737                       # Type of FU issued
system.cpu.iq.rate                           1.337478                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11802961                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.049554                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          635219987                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         294551717                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    232948259                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1559620                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             751922                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       751025                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              247034294                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  808523                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           924788                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5292787                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6296                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          610                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1806784                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4261                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               11760989                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   28441                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     3                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           253160748                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            122981                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              27326219                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             12120657                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            610                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1719974                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1202990                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2922964                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             235207701                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25176047                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2977034                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     36480440                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 28723820                       # Number of branches executed
system.cpu.iew.exec_stores                   11304393                       # Number of stores executed
system.cpu.iew.exec_rate                     1.320761                       # Inst execution rate
system.cpu.iew.wb_sent                      234281981                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     233699284                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 170121677                       # num instructions producing a value
system.cpu.iew.wb_consumers                 310097508                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.312290                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.548607                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        42931068                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2479234                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    133662631                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.572838                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.631385                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     55998141     41.90%     41.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19566984     14.64%     56.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14676669     10.98%     67.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12374000      9.26%     76.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     31046837     23.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    133662631                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              210229670                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32347301                       # Number of memory references committed
system.cpu.commit.loads                      22033429                       # Number of loads committed
system.cpu.commit.membars                         560                       # Number of memory barriers committed
system.cpu.commit.branches                   26137864                       # Number of branches committed
system.cpu.commit.fp_insts                     751016                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 208856019                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              31046837                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    355776532                       # The number of ROB reads
system.cpu.rob.rob_writes                   518142063                       # The number of ROB writes
system.cpu.timesIdled                          814805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        32661408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     210229670                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.780850                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.780850                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.561530                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.561530                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                535198424                       # number of integer regfile reads
system.cpu.int_regfile_writes               271073159                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1234564                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   617283                       # number of floating regfile writes
system.cpu.misc_regfile_reads                92852196                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 405868                       # number of replacements
system.cpu.icache.tagsinuse                304.263341                       # Cycle average of tags in use
system.cpu.icache.total_refs                 23973785                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 406175                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  59.023290                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     304.263341                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.594264                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.594264                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     23973785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23973785                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      23973785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23973785                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     23973785                       # number of overall hits
system.cpu.icache.overall_hits::total        23973785                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       416504                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        416504                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       416504                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         416504                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       416504                       # number of overall misses
system.cpu.icache.overall_misses::total        416504                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5409891000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5409891000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5409891000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5409891000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5409891000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5409891000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     24390289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24390289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     24390289                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24390289                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     24390289                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24390289                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.017077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017077                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.017077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.017077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017077                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12988.809231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12988.809231                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12988.809231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12988.809231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12988.809231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12988.809231                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        10329                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10329                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        10329                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10329                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        10329                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10329                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       406175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       406175                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       406175                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       406175                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       406175                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       406175                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4531604500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4531604500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4531604500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4531604500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4531604500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4531604500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016653                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016653                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016653                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016653                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11156.778482                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11156.778482                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11156.778482                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11156.778482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11156.778482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11156.778482                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1127481                       # number of replacements
system.cpu.dcache.tagsinuse                511.768395                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32821139                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1127993                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  29.096935                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           114626252000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.768395                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999548                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999548                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22569984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22569984                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10251153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10251153                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32821137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32821137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32821137                       # number of overall hits
system.cpu.dcache.overall_hits::total        32821137                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1456212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1456212                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        62715                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62715                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1518927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1518927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1518927                       # number of overall misses
system.cpu.dcache.overall_misses::total       1518927                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  50685574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50685574000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3154052000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3154052000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  53839626000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53839626000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  53839626000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53839626000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24026196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24026196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10313868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10313868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34340064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34340064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34340064                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34340064                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.060609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060609                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006081                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.044232                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044232                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.044232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044232                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34806.452632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34806.452632                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50291.828111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50291.828111                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35445.828536                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35445.828536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35445.828536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35445.828536                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       293310                       # number of writebacks
system.cpu.dcache.writebacks::total            293310                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       390379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       390379                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          554                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          554                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       390933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       390933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       390933                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       390933                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1065833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1065833                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        62161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        62161                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1127994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1127994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1127994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1127994                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  35064160500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35064160500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3016439000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3016439000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  38080599500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38080599500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  38080599500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38080599500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.032848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.032848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032848                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32898.362595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32898.362595                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48526.230273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48526.230273                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33759.576292                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33759.576292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33759.576292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33759.576292                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
