
-- ABDIEL VICENCIO ANTONIO 

library IEEE;
use ieee.std_logic_1164.all;

entity VGA is
port( input_clk: IN std_logic;
		pixel_clk:OUT std_logic;
		R: OUT std_logic_vector(3 downto 0);
		G: OUT std_logic_vector(3 downto 0);
		B: OUT std_logic_vector(3 downto 0);
		dipsw: OUT std_logic_vector(1 downto 0);
		led,led2,led3,led4,led5,led6: OUT std_logic;
		HS: out std_logic;
		VS: out std_logic);
end entity;

architecture arc of VGA is
	
	signal pix_clock: STD_LOGIC;
	signal disp_ena : STD_LOGIC;  --display enable ('1' = display time, '0' = blanking time)
	signal column   : INTEGER;    --horizontal pixel coordinate
	signal row      : INTEGER;    --vertical pixel coordinate
	signal reset,cs : std_logic;
	signal reloj,reloj2,reloj3,reloj4,reloj5,reloj6	 : std_logic;
	
	begin

	pixel_clk <= pix_clock;
	reset <= '1';
	cs <= '1';


	u1: entity work.HZ50(behavior) port map(input_clk,pix_clock);
	CLK : DIVISOR
													
	u2: entity work.vga_controller (behavior) port map 
		 (pix_clock, '1', HS, VS, disp_ena, column,row);
																			
	u3: entity work.h_image (behavior) port map 
		 (disp_ena, row, column, R, G, B, dipsw,dipsw,dipsw,dipsw,dipsw,dipsw, reloj,reloj2,reloj3,reloj4,reloj5,reloj6,led,led2,led3,led4,led5,led6,puntos);	

	u4: entity work.reloj (behavior) port map 
		 (input_clk,reloj);		
	
	u5: entity work.reloj (behavior) port map 
		 (input_clk,reloj2);		 
		
	u6: entity work.reloj (behavior) port map 
		 (input_clk,reloj3);		 
		
	u7: entity work.reloj (behavior) port map 
		 (input_clk,reloj4);		 
		
	u8: entity work.reloj (behavior) port map 
		 (input_clk,reloj5);		 
		
	u9: entity work.reloj (behavior) port map 
		 (input_clk,reloj6);		 
		
	u10: entity work.seg7 (behavior) port map 
		 (puntos,HEX);		  
		 
end;