
VapaaCruiser.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008740  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  080088d0  080088d0  000188d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bc8  08008bc8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008bc8  08008bc8  00018bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bd0  08008bd0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bd0  08008bd0  00018bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008bd4  08008bd4  00018bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008bd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b4  200001e0  08008db8  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000794  08008db8  00020794  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000b9fd  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0000ff7c  00000000  00000000  0002bc0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000260b  00000000  00000000  0003bb89  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000d88  00000000  00000000  0003e198  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000c01c2  00000000  00000000  0003ef20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000c50  00000000  00000000  000ff0e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00020796  00000000  00000000  000ffd38  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001204ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004428  00000000  00000000  0012054c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080088b8 	.word	0x080088b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	080088b8 	.word	0x080088b8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fc0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f8c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f8e:	e003      	b.n	8000f98 <LoopCopyDataInit>

08000f90 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f92:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f94:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f96:	3104      	adds	r1, #4

08000f98 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f98:	480b      	ldr	r0, [pc, #44]	; (8000fc8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f9c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f9e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000fa0:	d3f6      	bcc.n	8000f90 <CopyDataInit>
  ldr  r2, =_sbss
 8000fa2:	4a0b      	ldr	r2, [pc, #44]	; (8000fd0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000fa4:	e002      	b.n	8000fac <LoopFillZerobss>

08000fa6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000fa6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000fa8:	f842 3b04 	str.w	r3, [r2], #4

08000fac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000fac:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000fae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000fb0:	d3f9      	bcc.n	8000fa6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000fb2:	f001 ffc9 	bl	8002f48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fb6:	f005 f88b 	bl	80060d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fba:	f000 fdc1 	bl	8001b40 <main>
  bx  lr    
 8000fbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000fc0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000fc4:	08008bd8 	.word	0x08008bd8
  ldr  r0, =_sdata
 8000fc8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000fcc:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8000fd0:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8000fd4:	20000794 	.word	0x20000794

08000fd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fd8:	e7fe      	b.n	8000fd8 <ADC_IRQHandler>

08000fda <FIFOBufferGetDataSize>:
	instance->first = 0;
	instance->last = 0;
	memset(instance->buffer,0,BUFFER_SIZE);
}

unsigned short FIFOBufferGetDataSize(FIFOBufferInstance* instance){
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
	return (instance->last-instance->first+BUFFER_SIZE)%BUFFER_SIZE;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f9b3 3102 	ldrsh.w	r3, [r3, #258]	; 0x102
 8000fe8:	461a      	mov	r2, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f9b3 3100 	ldrsh.w	r3, [r3, #256]	; 0x100
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000ff6:	425a      	negs	r2, r3
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	b2d2      	uxtb	r2, r2
 8000ffc:	bf58      	it	pl
 8000ffe:	4253      	negpl	r3, r2
 8001000:	b29b      	uxth	r3, r3
}
 8001002:	4618      	mov	r0, r3
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <FIFOBufferPeekData>:

unsigned char FIFOBufferPeekData(FIFOBufferInstance* instance, unsigned char* dest, unsigned short index){
 800100e:	b580      	push	{r7, lr}
 8001010:	b086      	sub	sp, #24
 8001012:	af00      	add	r7, sp, #0
 8001014:	60f8      	str	r0, [r7, #12]
 8001016:	60b9      	str	r1, [r7, #8]
 8001018:	4613      	mov	r3, r2
 800101a:	80fb      	strh	r3, [r7, #6]
	unsigned short size = FIFOBufferGetDataSize(instance);
 800101c:	68f8      	ldr	r0, [r7, #12]
 800101e:	f7ff ffdc 	bl	8000fda <FIFOBufferGetDataSize>
 8001022:	4603      	mov	r3, r0
 8001024:	82fb      	strh	r3, [r7, #22]
	if(index>=size) return 0;
 8001026:	88fa      	ldrh	r2, [r7, #6]
 8001028:	8afb      	ldrh	r3, [r7, #22]
 800102a:	429a      	cmp	r2, r3
 800102c:	d301      	bcc.n	8001032 <FIFOBufferPeekData+0x24>
 800102e:	2300      	movs	r3, #0
 8001030:	e00f      	b.n	8001052 <FIFOBufferPeekData+0x44>
	*dest = instance->buffer[(instance->first+index)%BUFFER_SIZE];
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f9b3 3100 	ldrsh.w	r3, [r3, #256]	; 0x100
 8001038:	461a      	mov	r2, r3
 800103a:	88fb      	ldrh	r3, [r7, #6]
 800103c:	4413      	add	r3, r2
 800103e:	425a      	negs	r2, r3
 8001040:	b2db      	uxtb	r3, r3
 8001042:	b2d2      	uxtb	r2, r2
 8001044:	bf58      	it	pl
 8001046:	4253      	negpl	r3, r2
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	5cd2      	ldrb	r2, [r2, r3]
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	701a      	strb	r2, [r3, #0]
	return 1;
 8001050:	2301      	movs	r3, #1
}
 8001052:	4618      	mov	r0, r3
 8001054:	3718      	adds	r7, #24
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <FIFOBufferGetData>:

unsigned char FIFOBufferGetData(FIFOBufferInstance* instance, unsigned char* dest, unsigned short num){
 800105a:	b580      	push	{r7, lr}
 800105c:	b086      	sub	sp, #24
 800105e:	af00      	add	r7, sp, #0
 8001060:	60f8      	str	r0, [r7, #12]
 8001062:	60b9      	str	r1, [r7, #8]
 8001064:	4613      	mov	r3, r2
 8001066:	80fb      	strh	r3, [r7, #6]
	unsigned short size = FIFOBufferGetDataSize(instance);
 8001068:	68f8      	ldr	r0, [r7, #12]
 800106a:	f7ff ffb6 	bl	8000fda <FIFOBufferGetDataSize>
 800106e:	4603      	mov	r3, r0
 8001070:	827b      	strh	r3, [r7, #18]
	int i=0;
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
	if(size<num) return 0;
 8001076:	8a7a      	ldrh	r2, [r7, #18]
 8001078:	88fb      	ldrh	r3, [r7, #6]
 800107a:	429a      	cmp	r2, r3
 800107c:	d201      	bcs.n	8001082 <FIFOBufferGetData+0x28>
 800107e:	2300      	movs	r3, #0
 8001080:	e022      	b.n	80010c8 <FIFOBufferGetData+0x6e>

	for(i=0;i<num;i++){
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]
 8001086:	e019      	b.n	80010bc <FIFOBufferGetData+0x62>
		dest[i] = instance->buffer[instance->first];
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f9b3 3100 	ldrsh.w	r3, [r3, #256]	; 0x100
 800108e:	4619      	mov	r1, r3
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	4413      	add	r3, r2
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	5c52      	ldrb	r2, [r2, r1]
 800109a:	701a      	strb	r2, [r3, #0]
		instance->first = (instance->first+1)%BUFFER_SIZE;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f9b3 3100 	ldrsh.w	r3, [r3, #256]	; 0x100
 80010a2:	3301      	adds	r3, #1
 80010a4:	425a      	negs	r2, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	b2d2      	uxtb	r2, r2
 80010aa:	bf58      	it	pl
 80010ac:	4253      	negpl	r3, r2
 80010ae:	b21a      	sxth	r2, r3
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
	for(i=0;i<num;i++){
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	3301      	adds	r3, #1
 80010ba:	617b      	str	r3, [r7, #20]
 80010bc:	88fb      	ldrh	r3, [r7, #6]
 80010be:	697a      	ldr	r2, [r7, #20]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	dbe1      	blt.n	8001088 <FIFOBufferGetData+0x2e>
	}
	return num;
 80010c4:	88fb      	ldrh	r3, [r7, #6]
 80010c6:	b2db      	uxtb	r3, r3
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3718      	adds	r7, #24
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <FIFOBufferPutData>:

unsigned char FIFOBufferPutData(FIFOBufferInstance* instance, unsigned char* src, unsigned short num){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	4613      	mov	r3, r2
 80010dc:	80fb      	strh	r3, [r7, #6]
	unsigned short size = FIFOBufferGetDataSize(instance);
 80010de:	68f8      	ldr	r0, [r7, #12]
 80010e0:	f7ff ff7b 	bl	8000fda <FIFOBufferGetDataSize>
 80010e4:	4603      	mov	r3, r0
 80010e6:	827b      	strh	r3, [r7, #18]
	int i=0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
	//sizeOBUFFER_SIZE-1A(last+1)%MAX_BUFFER == first
	//MOfirst==lastALk
	if(size+num>=BUFFER_SIZE) return 0;
 80010ec:	8a7a      	ldrh	r2, [r7, #18]
 80010ee:	88fb      	ldrh	r3, [r7, #6]
 80010f0:	4413      	add	r3, r2
 80010f2:	2bff      	cmp	r3, #255	; 0xff
 80010f4:	dd01      	ble.n	80010fa <FIFOBufferPutData+0x2a>
 80010f6:	2300      	movs	r3, #0
 80010f8:	e021      	b.n	800113e <FIFOBufferPutData+0x6e>

	for(i=0;i<num;i++){
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	e018      	b.n	8001132 <FIFOBufferPutData+0x62>
		instance->buffer[instance->last] = src[i];
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	68ba      	ldr	r2, [r7, #8]
 8001104:	4413      	add	r3, r2
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	f9b2 2102 	ldrsh.w	r2, [r2, #258]	; 0x102
 800110c:	7819      	ldrb	r1, [r3, #0]
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	5499      	strb	r1, [r3, r2]
		instance->last = (instance->last+1)%BUFFER_SIZE;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	f9b3 3102 	ldrsh.w	r3, [r3, #258]	; 0x102
 8001118:	3301      	adds	r3, #1
 800111a:	425a      	negs	r2, r3
 800111c:	b2db      	uxtb	r3, r3
 800111e:	b2d2      	uxtb	r2, r2
 8001120:	bf58      	it	pl
 8001122:	4253      	negpl	r3, r2
 8001124:	b21a      	sxth	r2, r3
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
	for(i=0;i<num;i++){
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	3301      	adds	r3, #1
 8001130:	617b      	str	r3, [r7, #20]
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	697a      	ldr	r2, [r7, #20]
 8001136:	429a      	cmp	r2, r3
 8001138:	dbe2      	blt.n	8001100 <FIFOBufferPutData+0x30>
	}
	return num;
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	b2db      	uxtb	r3, r3
}
 800113e:	4618      	mov	r0, r3
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <FIFOBufferClear>:

void FIFOBufferClear(FIFOBufferInstance* instance, unsigned short num){
 8001146:	b580      	push	{r7, lr}
 8001148:	b084      	sub	sp, #16
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	460b      	mov	r3, r1
 8001150:	807b      	strh	r3, [r7, #2]
	if(num <= 0) return;
 8001152:	887b      	ldrh	r3, [r7, #2]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d01a      	beq.n	800118e <FIFOBufferClear+0x48>
	unsigned short size = FIFOBufferGetDataSize(instance);
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ff3e 	bl	8000fda <FIFOBufferGetDataSize>
 800115e:	4603      	mov	r3, r0
 8001160:	81fb      	strh	r3, [r7, #14]
	if(num > size) num = size;
 8001162:	887a      	ldrh	r2, [r7, #2]
 8001164:	89fb      	ldrh	r3, [r7, #14]
 8001166:	429a      	cmp	r2, r3
 8001168:	d901      	bls.n	800116e <FIFOBufferClear+0x28>
 800116a:	89fb      	ldrh	r3, [r7, #14]
 800116c:	807b      	strh	r3, [r7, #2]
	instance->first = (instance->first+num)%BUFFER_SIZE;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	f9b3 3100 	ldrsh.w	r3, [r3, #256]	; 0x100
 8001174:	461a      	mov	r2, r3
 8001176:	887b      	ldrh	r3, [r7, #2]
 8001178:	4413      	add	r3, r2
 800117a:	425a      	negs	r2, r3
 800117c:	b2db      	uxtb	r3, r3
 800117e:	b2d2      	uxtb	r2, r2
 8001180:	bf58      	it	pl
 8001182:	4253      	negpl	r3, r2
 8001184:	b21a      	sxth	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
 800118c:	e000      	b.n	8001190 <FIFOBufferClear+0x4a>
	if(num <= 0) return;
 800118e:	bf00      	nop
}
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <StartCommandReceive>:
	uint8_t argNum;
	uint8_t args[CMD_MAX_ARG];
}Command;


void StartCommandReceive(){
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1,&g_CmdInData,1);
 800119c:	2201      	movs	r2, #1
 800119e:	4904      	ldr	r1, [pc, #16]	; (80011b0 <StartCommandReceive+0x18>)
 80011a0:	4804      	ldr	r0, [pc, #16]	; (80011b4 <StartCommandReceive+0x1c>)
 80011a2:	f004 f989 	bl	80054b8 <HAL_UART_Receive_IT>
	g_CmdStart = 1;
 80011a6:	4b04      	ldr	r3, [pc, #16]	; (80011b8 <StartCommandReceive+0x20>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	701a      	strb	r2, [r3, #0]
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000300 	.word	0x20000300
 80011b4:	20000608 	.word	0x20000608
 80011b8:	20000301 	.word	0x20000301

080011bc <ReceiveCommand>:
void StopCommandReceive(){
	HAL_UART_AbortReceive_IT(&huart1);
	g_CmdStart = 0;
}

void ReceiveCommand(UART_HandleTypeDef *UartHandle){
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1,&g_CmdInData,1);
 80011c4:	2201      	movs	r2, #1
 80011c6:	4909      	ldr	r1, [pc, #36]	; (80011ec <ReceiveCommand+0x30>)
 80011c8:	4809      	ldr	r0, [pc, #36]	; (80011f0 <ReceiveCommand+0x34>)
 80011ca:	f004 f975 	bl	80054b8 <HAL_UART_Receive_IT>
	if(UartHandle->Instance != USART1) return;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a08      	ldr	r2, [pc, #32]	; (80011f4 <ReceiveCommand+0x38>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d105      	bne.n	80011e4 <ReceiveCommand+0x28>
  FIFOBufferPutData(&g_CmdRxBuffer,&g_CmdInData,1);
 80011d8:	2201      	movs	r2, #1
 80011da:	4904      	ldr	r1, [pc, #16]	; (80011ec <ReceiveCommand+0x30>)
 80011dc:	4806      	ldr	r0, [pc, #24]	; (80011f8 <ReceiveCommand+0x3c>)
 80011de:	f7ff ff77 	bl	80010d0 <FIFOBufferPutData>
 80011e2:	e000      	b.n	80011e6 <ReceiveCommand+0x2a>
	if(UartHandle->Instance != USART1) return;
 80011e4:	bf00      	nop
	//echo^h
	//HAL_UART_Transmit_IT(&huart1, &g_InData,1);
}
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000300 	.word	0x20000300
 80011f0:	20000608 	.word	0x20000608
 80011f4:	40011000 	.word	0x40011000
 80011f8:	200001fc 	.word	0x200001fc
 80011fc:	00000000 	.word	0x00000000

08001200 <ProcessCommand>:

void ProcessCommand(Command* pCmd){
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	float forward,turn;
	switch(pCmd->cmd){
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d04f      	beq.n	80012b0 <ProcessCommand+0xb0>
 8001210:	2b01      	cmp	r3, #1
 8001212:	d000      	beq.n	8001216 <ProcessCommand+0x16>
			break;
		case CMD_STOP:
			StopMotor();
			break;
		default:
			break;
 8001214:	e04f      	b.n	80012b6 <ProcessCommand+0xb6>
			forward = (pCmd->args[0]/255.0-0.5)*2;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	789b      	ldrb	r3, [r3, #2]
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff f982 	bl	8000524 <__aeabi_i2d>
 8001220:	a327      	add	r3, pc, #156	; (adr r3, 80012c0 <ProcessCommand+0xc0>)
 8001222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001226:	f7ff fb11 	bl	800084c <__aeabi_ddiv>
 800122a:	4603      	mov	r3, r0
 800122c:	460c      	mov	r4, r1
 800122e:	4618      	mov	r0, r3
 8001230:	4621      	mov	r1, r4
 8001232:	f04f 0200 	mov.w	r2, #0
 8001236:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <ProcessCommand+0xc8>)
 8001238:	f7ff f826 	bl	8000288 <__aeabi_dsub>
 800123c:	4603      	mov	r3, r0
 800123e:	460c      	mov	r4, r1
 8001240:	4618      	mov	r0, r3
 8001242:	4621      	mov	r1, r4
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	f7ff f820 	bl	800028c <__adddf3>
 800124c:	4603      	mov	r3, r0
 800124e:	460c      	mov	r4, r1
 8001250:	4618      	mov	r0, r3
 8001252:	4621      	mov	r1, r4
 8001254:	f7ff fcc8 	bl	8000be8 <__aeabi_d2f>
 8001258:	4603      	mov	r3, r0
 800125a:	60fb      	str	r3, [r7, #12]
			turn = (pCmd->args[1]/255.0-0.5)*2;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	78db      	ldrb	r3, [r3, #3]
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff f95f 	bl	8000524 <__aeabi_i2d>
 8001266:	a316      	add	r3, pc, #88	; (adr r3, 80012c0 <ProcessCommand+0xc0>)
 8001268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126c:	f7ff faee 	bl	800084c <__aeabi_ddiv>
 8001270:	4603      	mov	r3, r0
 8001272:	460c      	mov	r4, r1
 8001274:	4618      	mov	r0, r3
 8001276:	4621      	mov	r1, r4
 8001278:	f04f 0200 	mov.w	r2, #0
 800127c:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <ProcessCommand+0xc8>)
 800127e:	f7ff f803 	bl	8000288 <__aeabi_dsub>
 8001282:	4603      	mov	r3, r0
 8001284:	460c      	mov	r4, r1
 8001286:	4618      	mov	r0, r3
 8001288:	4621      	mov	r1, r4
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	f7fe fffd 	bl	800028c <__adddf3>
 8001292:	4603      	mov	r3, r0
 8001294:	460c      	mov	r4, r1
 8001296:	4618      	mov	r0, r3
 8001298:	4621      	mov	r1, r4
 800129a:	f7ff fca5 	bl	8000be8 <__aeabi_d2f>
 800129e:	4603      	mov	r3, r0
 80012a0:	60bb      	str	r3, [r7, #8]
			SetMotorSpeed(forward,turn);
 80012a2:	edd7 0a02 	vldr	s1, [r7, #8]
 80012a6:	ed97 0a03 	vldr	s0, [r7, #12]
 80012aa:	f001 f865 	bl	8002378 <SetMotorSpeed>
			break;
 80012ae:	e002      	b.n	80012b6 <ProcessCommand+0xb6>
			StopMotor();
 80012b0:	f001 f83a 	bl	8002328 <StopMotor>
			break;
 80012b4:	bf00      	nop
	}
}
 80012b6:	bf00      	nop
 80012b8:	3714      	adds	r7, #20
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd90      	pop	{r4, r7, pc}
 80012be:	bf00      	nop
 80012c0:	00000000 	.word	0x00000000
 80012c4:	406fe000 	.word	0x406fe000
 80012c8:	3fe00000 	.word	0x3fe00000

080012cc <ParseCommand>:

unsigned char ParseCommand(){
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08c      	sub	sp, #48	; 0x30
 80012d0:	af00      	add	r7, sp, #0
	int i=0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	int len = FIFOBufferGetDataSize(&g_CmdRxBuffer);
 80012d6:	4863      	ldr	r0, [pc, #396]	; (8001464 <ParseCommand+0x198>)
 80012d8:	f7ff fe7f 	bl	8000fda <FIFOBufferGetDataSize>
 80012dc:	4603      	mov	r3, r0
 80012de:	623b      	str	r3, [r7, #32]
	enum ParseState state = HEADER;
 80012e0:	2300      	movs	r3, #0
 80012e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	Command cmd = {0};
 80012e6:	f107 0308 	add.w	r3, r7, #8
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
 80012f4:	611a      	str	r2, [r3, #16]
 80012f6:	829a      	strh	r2, [r3, #20]
	unsigned char d, sum = 0, valid = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80012fe:	2300      	movs	r3, #0
 8001300:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	unsigned short start = 0, end = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001308:	2300      	movs	r3, #0
 800130a:	84bb      	strh	r3, [r7, #36]	; 0x24
	
	//P_O_command
	for(i=0;i<len && !valid;i++){
 800130c:	2300      	movs	r3, #0
 800130e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001310:	e07d      	b.n	800140e <ParseCommand+0x142>
		FIFOBufferPeekData(&g_CmdRxBuffer,&d,i);
 8001312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001314:	b29a      	uxth	r2, r3
 8001316:	1dfb      	adds	r3, r7, #7
 8001318:	4619      	mov	r1, r3
 800131a:	4852      	ldr	r0, [pc, #328]	; (8001464 <ParseCommand+0x198>)
 800131c:	f7ff fe77 	bl	800100e <FIFOBufferPeekData>
		switch(state){
 8001320:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001324:	2b04      	cmp	r3, #4
 8001326:	d86f      	bhi.n	8001408 <ParseCommand+0x13c>
 8001328:	a201      	add	r2, pc, #4	; (adr r2, 8001330 <ParseCommand+0x64>)
 800132a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800132e:	bf00      	nop
 8001330:	08001345 	.word	0x08001345
 8001334:	08001361 	.word	0x08001361
 8001338:	0800137f 	.word	0x0800137f
 800133c:	080013ab 	.word	0x080013ab
 8001340:	080013e7 	.word	0x080013e7
			case HEADER:
				if(d == 0xFE){
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	2bfe      	cmp	r3, #254	; 0xfe
 8001348:	d159      	bne.n	80013fe <ParseCommand+0x132>
					state = CMD;
 800134a:	2301      	movs	r3, #1
 800134c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
					start = i;
 8001350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001352:	84fb      	strh	r3, [r7, #38]	; 0x26
					end = i;
 8001354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001356:	84bb      	strh	r3, [r7, #36]	; 0x24
					sum = d;
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
				}
				break;
 800135e:	e04e      	b.n	80013fe <ParseCommand+0x132>
			case CMD:
				state = ARG_NUM;
 8001360:	2302      	movs	r3, #2
 8001362:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				end++;
 8001366:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001368:	3301      	adds	r3, #1
 800136a:	84bb      	strh	r3, [r7, #36]	; 0x24
				sum += d;
 800136c:	79fa      	ldrb	r2, [r7, #7]
 800136e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001372:	4413      	add	r3, r2
 8001374:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
				cmd.cmd = d;
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	723b      	strb	r3, [r7, #8]
				break;
 800137c:	e044      	b.n	8001408 <ParseCommand+0x13c>
			case ARG_NUM:
				end++;
 800137e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001380:	3301      	adds	r3, #1
 8001382:	84bb      	strh	r3, [r7, #36]	; 0x24
				sum += d;
 8001384:	79fa      	ldrb	r2, [r7, #7]
 8001386:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800138a:	4413      	add	r3, r2
 800138c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
				cmd.argNum = d;
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	727b      	strb	r3, [r7, #9]
				if(cmd.argNum == 0) state = CHECKSUM;
 8001394:	7a7b      	ldrb	r3, [r7, #9]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d103      	bne.n	80013a2 <ParseCommand+0xd6>
 800139a:	2304      	movs	r3, #4
 800139c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				else state = ARGS;
				break;
 80013a0:	e032      	b.n	8001408 <ParseCommand+0x13c>
				else state = ARGS;
 80013a2:	2303      	movs	r3, #3
 80013a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				break;
 80013a8:	e02e      	b.n	8001408 <ParseCommand+0x13c>
			case ARGS:
				end++;
 80013aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013ac:	3301      	adds	r3, #1
 80013ae:	84bb      	strh	r3, [r7, #36]	; 0x24
				sum += d;
 80013b0:	79fa      	ldrb	r2, [r7, #7]
 80013b2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80013b6:	4413      	add	r3, r2
 80013b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
				cmd.args[end-start-3] = d;
 80013bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80013be:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	3b03      	subs	r3, #3
 80013c4:	79fa      	ldrb	r2, [r7, #7]
 80013c6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80013ca:	440b      	add	r3, r1
 80013cc:	f803 2c26 	strb.w	r2, [r3, #-38]
				if(end == start+2+cmd.argNum) state = CHECKSUM;
 80013d0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80013d2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80013d4:	3302      	adds	r3, #2
 80013d6:	7a79      	ldrb	r1, [r7, #9]
 80013d8:	440b      	add	r3, r1
 80013da:	429a      	cmp	r2, r3
 80013dc:	d111      	bne.n	8001402 <ParseCommand+0x136>
 80013de:	2304      	movs	r3, #4
 80013e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				break;
 80013e4:	e00d      	b.n	8001402 <ParseCommand+0x136>
			case CHECKSUM:
				end++;
 80013e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013e8:	3301      	adds	r3, #1
 80013ea:	84bb      	strh	r3, [r7, #36]	; 0x24
				if(sum == d){
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d107      	bne.n	8001406 <ParseCommand+0x13a>
					valid = 1;
 80013f6:	2301      	movs	r3, #1
 80013f8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
				}
				break;
 80013fc:	e003      	b.n	8001406 <ParseCommand+0x13a>
				break;
 80013fe:	bf00      	nop
 8001400:	e002      	b.n	8001408 <ParseCommand+0x13c>
				break;
 8001402:	bf00      	nop
 8001404:	e000      	b.n	8001408 <ParseCommand+0x13c>
				break;
 8001406:	bf00      	nop
	for(i=0;i<len && !valid;i++){
 8001408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800140a:	3301      	adds	r3, #1
 800140c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800140e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001410:	6a3b      	ldr	r3, [r7, #32]
 8001412:	429a      	cmp	r2, r3
 8001414:	da04      	bge.n	8001420 <ParseCommand+0x154>
 8001416:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800141a:	2b00      	cmp	r3, #0
 800141c:	f43f af79 	beq.w	8001312 <ParseCommand+0x46>
		}
	}
	//Mcommande
	FIFOBufferClear(&g_CmdRxBuffer,end);
 8001420:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001422:	4619      	mov	r1, r3
 8001424:	480f      	ldr	r0, [pc, #60]	; (8001464 <ParseCommand+0x198>)
 8001426:	f7ff fe8e 	bl	8001146 <FIFOBufferClear>
	
	//|_Aow
	if(g_CmdStart){
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <ParseCommand+0x19c>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d004      	beq.n	800143c <ParseCommand+0x170>
		HAL_UART_Receive_IT(&huart1,&g_CmdInData,1);
 8001432:	2201      	movs	r2, #1
 8001434:	490d      	ldr	r1, [pc, #52]	; (800146c <ParseCommand+0x1a0>)
 8001436:	480e      	ldr	r0, [pc, #56]	; (8001470 <ParseCommand+0x1a4>)
 8001438:	f004 f83e 	bl	80054b8 <HAL_UART_Receive_IT>
	}
	
	if(state == CHECKSUM){	//wcommand
 800143c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001440:	2b04      	cmp	r3, #4
 8001442:	d10a      	bne.n	800145a <ParseCommand+0x18e>
		if(valid){	//checksumok
 8001444:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001448:	2b00      	cmp	r3, #0
 800144a:	d006      	beq.n	800145a <ParseCommand+0x18e>
			ProcessCommand(&cmd);
 800144c:	f107 0308 	add.w	r3, r7, #8
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fed5 	bl	8001200 <ProcessCommand>
			return 1;
 8001456:	2301      	movs	r3, #1
 8001458:	e000      	b.n	800145c <ParseCommand+0x190>
		}
	}
	return 0;	//commandAUA
 800145a:	2300      	movs	r3, #0
}
 800145c:	4618      	mov	r0, r3
 800145e:	3730      	adds	r7, #48	; 0x30
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	200001fc 	.word	0x200001fc
 8001468:	20000301 	.word	0x20000301
 800146c:	20000300 	.word	0x20000300
 8001470:	20000608 	.word	0x20000608

08001474 <StartGPSReceive>:
	UNKNOWN
};

static unsigned char g_GPSInData;

void StartGPSReceive(){
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart3,&g_GPSInData,1);
 8001478:	2201      	movs	r2, #1
 800147a:	4904      	ldr	r1, [pc, #16]	; (800148c <StartGPSReceive+0x18>)
 800147c:	4804      	ldr	r0, [pc, #16]	; (8001490 <StartGPSReceive+0x1c>)
 800147e:	f004 f81b 	bl	80054b8 <HAL_UART_Receive_IT>
	g_GPSStart = 1;
 8001482:	4b04      	ldr	r3, [pc, #16]	; (8001494 <StartGPSReceive+0x20>)
 8001484:	2201      	movs	r2, #1
 8001486:	701a      	strb	r2, [r3, #0]
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	2000044d 	.word	0x2000044d
 8001490:	20000588 	.word	0x20000588
 8001494:	2000044c 	.word	0x2000044c

08001498 <ConvertLatLng>:
	HAL_UART_AbortReceive_IT(&huart3);
	g_GPSStart = 0;
}


void ConvertLatLng(){
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	b089      	sub	sp, #36	; 0x24
 800149c:	af00      	add	r7, sp, #0
	double latDeg,latMin;
	double lngDeg,lngMin;
 
  latMin = fmod((double)g_GPSInfo.oriLat, 100.0);
 800149e:	4b4a      	ldr	r3, [pc, #296]	; (80015c8 <ConvertLatLng+0x130>)
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff f850 	bl	8000548 <__aeabi_f2d>
 80014a8:	4603      	mov	r3, r0
 80014aa:	460c      	mov	r4, r1
 80014ac:	ed9f 1b44 	vldr	d1, [pc, #272]	; 80015c0 <ConvertLatLng+0x128>
 80014b0:	ec44 3b10 	vmov	d0, r3, r4
 80014b4:	f007 f888 	bl	80085c8 <fmod>
 80014b8:	ed87 0b06 	vstr	d0, [r7, #24]
	lngMin = fmod((double)g_GPSInfo.oriLng, 100.0);
 80014bc:	4b42      	ldr	r3, [pc, #264]	; (80015c8 <ConvertLatLng+0x130>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff f841 	bl	8000548 <__aeabi_f2d>
 80014c6:	4603      	mov	r3, r0
 80014c8:	460c      	mov	r4, r1
 80014ca:	ed9f 1b3d 	vldr	d1, [pc, #244]	; 80015c0 <ConvertLatLng+0x128>
 80014ce:	ec44 3b10 	vmov	d0, r3, r4
 80014d2:	f007 f879 	bl	80085c8 <fmod>
 80014d6:	ed87 0b04 	vstr	d0, [r7, #16]
	latDeg = (int)(g_GPSInfo.oriLat*0.01f);
 80014da:	4b3b      	ldr	r3, [pc, #236]	; (80015c8 <ConvertLatLng+0x130>)
 80014dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80014e0:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80015cc <ConvertLatLng+0x134>
 80014e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014ec:	ee17 0a90 	vmov	r0, s15
 80014f0:	f7ff f818 	bl	8000524 <__aeabi_i2d>
 80014f4:	4603      	mov	r3, r0
 80014f6:	460c      	mov	r4, r1
 80014f8:	e9c7 3402 	strd	r3, r4, [r7, #8]
	lngDeg = (int)(g_GPSInfo.oriLng*0.01f);
 80014fc:	4b32      	ldr	r3, [pc, #200]	; (80015c8 <ConvertLatLng+0x130>)
 80014fe:	edd3 7a03 	vldr	s15, [r3, #12]
 8001502:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80015cc <ConvertLatLng+0x134>
 8001506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800150e:	ee17 0a90 	vmov	r0, s15
 8001512:	f7ff f807 	bl	8000524 <__aeabi_i2d>
 8001516:	4603      	mov	r3, r0
 8001518:	460c      	mov	r4, r1
 800151a:	e9c7 3400 	strd	r3, r4, [r7]
	
	g_GPSInfo.lat = latDeg+latMin/60;
 800151e:	f04f 0200 	mov.w	r2, #0
 8001522:	4b2b      	ldr	r3, [pc, #172]	; (80015d0 <ConvertLatLng+0x138>)
 8001524:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001528:	f7ff f990 	bl	800084c <__aeabi_ddiv>
 800152c:	4603      	mov	r3, r0
 800152e:	460c      	mov	r4, r1
 8001530:	4618      	mov	r0, r3
 8001532:	4621      	mov	r1, r4
 8001534:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001538:	f7fe fea8 	bl	800028c <__adddf3>
 800153c:	4603      	mov	r3, r0
 800153e:	460c      	mov	r4, r1
 8001540:	4618      	mov	r0, r3
 8001542:	4621      	mov	r1, r4
 8001544:	f7ff fb50 	bl	8000be8 <__aeabi_d2f>
 8001548:	4602      	mov	r2, r0
 800154a:	4b1f      	ldr	r3, [pc, #124]	; (80015c8 <ConvertLatLng+0x130>)
 800154c:	639a      	str	r2, [r3, #56]	; 0x38
	if(g_GPSInfo.dirLat == 'S') g_GPSInfo.lat = -g_GPSInfo.lat;
 800154e:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <ConvertLatLng+0x130>)
 8001550:	7a1b      	ldrb	r3, [r3, #8]
 8001552:	2b53      	cmp	r3, #83	; 0x53
 8001554:	d107      	bne.n	8001566 <ConvertLatLng+0xce>
 8001556:	4b1c      	ldr	r3, [pc, #112]	; (80015c8 <ConvertLatLng+0x130>)
 8001558:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800155c:	eef1 7a67 	vneg.f32	s15, s15
 8001560:	4b19      	ldr	r3, [pc, #100]	; (80015c8 <ConvertLatLng+0x130>)
 8001562:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	
	g_GPSInfo.lng = lngDeg+lngMin/60;
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <ConvertLatLng+0x138>)
 800156c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001570:	f7ff f96c 	bl	800084c <__aeabi_ddiv>
 8001574:	4603      	mov	r3, r0
 8001576:	460c      	mov	r4, r1
 8001578:	4618      	mov	r0, r3
 800157a:	4621      	mov	r1, r4
 800157c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001580:	f7fe fe84 	bl	800028c <__adddf3>
 8001584:	4603      	mov	r3, r0
 8001586:	460c      	mov	r4, r1
 8001588:	4618      	mov	r0, r3
 800158a:	4621      	mov	r1, r4
 800158c:	f7ff fb2c 	bl	8000be8 <__aeabi_d2f>
 8001590:	4602      	mov	r2, r0
 8001592:	4b0d      	ldr	r3, [pc, #52]	; (80015c8 <ConvertLatLng+0x130>)
 8001594:	63da      	str	r2, [r3, #60]	; 0x3c
	if(g_GPSInfo.dirLng == 'W') g_GPSInfo.lng = -g_GPSInfo.lng;
 8001596:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <ConvertLatLng+0x130>)
 8001598:	7c1b      	ldrb	r3, [r3, #16]
 800159a:	2b57      	cmp	r3, #87	; 0x57
 800159c:	d107      	bne.n	80015ae <ConvertLatLng+0x116>
 800159e:	4b0a      	ldr	r3, [pc, #40]	; (80015c8 <ConvertLatLng+0x130>)
 80015a0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80015a4:	eef1 7a67 	vneg.f32	s15, s15
 80015a8:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <ConvertLatLng+0x130>)
 80015aa:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
 
	g_GPSInfo.valid = 1;
 80015ae:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <ConvertLatLng+0x130>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	
}
 80015b6:	bf00      	nop
 80015b8:	3724      	adds	r7, #36	; 0x24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd90      	pop	{r4, r7, pc}
 80015be:	bf00      	nop
 80015c0:	00000000 	.word	0x00000000
 80015c4:	40590000 	.word	0x40590000
 80015c8:	20000408 	.word	0x20000408
 80015cc:	3c23d70a 	.word	0x3c23d70a
 80015d0:	404e0000 	.word	0x404e0000

080015d4 <ComparePrefix>:

unsigned char ComparePrefix(char* str, char* prefix, int len){
 80015d4:	b480      	push	{r7}
 80015d6:	b087      	sub	sp, #28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
	int i=0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
	for(i=0;i<len;i++){
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	e00e      	b.n	8001608 <ComparePrefix+0x34>
		if(str[i] != prefix[i]) return 0;
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	4413      	add	r3, r2
 80015f0:	781a      	ldrb	r2, [r3, #0]
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	68b9      	ldr	r1, [r7, #8]
 80015f6:	440b      	add	r3, r1
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d001      	beq.n	8001602 <ComparePrefix+0x2e>
 80015fe:	2300      	movs	r3, #0
 8001600:	e007      	b.n	8001612 <ComparePrefix+0x3e>
	for(i=0;i<len;i++){
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	3301      	adds	r3, #1
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	697a      	ldr	r2, [r7, #20]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	429a      	cmp	r2, r3
 800160e:	dbec      	blt.n	80015ea <ComparePrefix+0x16>
	}
	return 1;
 8001610:	2301      	movs	r3, #1
}
 8001612:	4618      	mov	r0, r3
 8001614:	371c      	adds	r7, #28
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
	...

08001620 <ParseGPSInfo>:

unsigned char ParseGPSInfo(char* data, int len){
 8001620:	b590      	push	{r4, r7, lr}
 8001622:	b091      	sub	sp, #68	; 0x44
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
	int i=0,termID=0,termStart=0,termEnd=0;
 800162a:	2300      	movs	r3, #0
 800162c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800162e:	2300      	movs	r3, #0
 8001630:	63bb      	str	r3, [r7, #56]	; 0x38
 8001632:	2300      	movs	r3, #0
 8001634:	637b      	str	r3, [r7, #52]	; 0x34
 8001636:	2300      	movs	r3, #0
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
	char term[32] = {0};
 800163a:	f107 0308 	add.w	r3, r7, #8
 800163e:	2220      	movs	r2, #32
 8001640:	2100      	movs	r1, #0
 8001642:	4618      	mov	r0, r3
 8001644:	f004 fd68 	bl	8006118 <memset>
	unsigned char sum = 0,checkSum=0;
 8001648:	2300      	movs	r3, #0
 800164a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800164e:	2300      	movs	r3, #0
 8001650:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	enum MessageType type = UNKNOWN;
 8001654:	2302      	movs	r3, #2
 8001656:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	
	for(i=0;i<len;i++){
 800165a:	2300      	movs	r3, #0
 800165c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800165e:	e011      	b.n	8001684 <ParseGPSInfo+0x64>
		if(data[i] == '*') break;
 8001660:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	4413      	add	r3, r2
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	2b2a      	cmp	r3, #42	; 0x2a
 800166a:	d010      	beq.n	800168e <ParseGPSInfo+0x6e>
		sum ^= data[i];
 800166c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	4413      	add	r3, r2
 8001672:	781a      	ldrb	r2, [r3, #0]
 8001674:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001678:	4053      	eors	r3, r2
 800167a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	for(i=0;i<len;i++){
 800167e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001680:	3301      	adds	r3, #1
 8001682:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001684:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	429a      	cmp	r2, r3
 800168a:	dbe9      	blt.n	8001660 <ParseGPSInfo+0x40>
 800168c:	e000      	b.n	8001690 <ParseGPSInfo+0x70>
		if(data[i] == '*') break;
 800168e:	bf00      	nop
	}
	
	if(ComparePrefix(data,"GNGGA",5)){
 8001690:	2205      	movs	r2, #5
 8001692:	499c      	ldr	r1, [pc, #624]	; (8001904 <ParseGPSInfo+0x2e4>)
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f7ff ff9d 	bl	80015d4 <ComparePrefix>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d003      	beq.n	80016a8 <ParseGPSInfo+0x88>
		type = GNGGA;
 80016a0:	2300      	movs	r3, #0
 80016a2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80016a6:	e00a      	b.n	80016be <ParseGPSInfo+0x9e>
	}
	else if(ComparePrefix(data,"GNRMC",5)){
 80016a8:	2205      	movs	r2, #5
 80016aa:	4997      	ldr	r1, [pc, #604]	; (8001908 <ParseGPSInfo+0x2e8>)
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f7ff ff91 	bl	80015d4 <ComparePrefix>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d002      	beq.n	80016be <ParseGPSInfo+0x9e>
		type = GNRMC;
 80016b8:	2301      	movs	r3, #1
 80016ba:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	}
	switch(type){
 80016be:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <ParseGPSInfo+0xae>
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	f000 8113 	beq.w	80018f2 <ParseGPSInfo+0x2d2>
			}
			break;
		case GNRMC:
			break;
		default:
			break;
 80016cc:	e114      	b.n	80018f8 <ParseGPSInfo+0x2d8>
			for(i=0;i<len;i++){
 80016ce:	2300      	movs	r3, #0
 80016d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016d2:	e0f3      	b.n	80018bc <ParseGPSInfo+0x29c>
				if(data[i] == ','){
 80016d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	4413      	add	r3, r2
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b2c      	cmp	r3, #44	; 0x2c
 80016de:	f040 80db 	bne.w	8001898 <ParseGPSInfo+0x278>
					termEnd = i;
 80016e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016e4:	62fb      	str	r3, [r7, #44]	; 0x2c
					strncpy(term,data+termStart,termEnd-termStart);
 80016e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	18d1      	adds	r1, r2, r3
 80016ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	461a      	mov	r2, r3
 80016f4:	f107 0308 	add.w	r3, r7, #8
 80016f8:	4618      	mov	r0, r3
 80016fa:	f004 fd3d 	bl	8006178 <strncpy>
					switch(termID){
 80016fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001700:	2b0e      	cmp	r3, #14
 8001702:	f200 80c2 	bhi.w	800188a <ParseGPSInfo+0x26a>
 8001706:	a201      	add	r2, pc, #4	; (adr r2, 800170c <ParseGPSInfo+0xec>)
 8001708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800170c:	0800188b 	.word	0x0800188b
 8001710:	08001749 	.word	0x08001749
 8001714:	08001767 	.word	0x08001767
 8001718:	08001785 	.word	0x08001785
 800171c:	08001793 	.word	0x08001793
 8001720:	080017b1 	.word	0x080017b1
 8001724:	080017bf 	.word	0x080017bf
 8001728:	080017d3 	.word	0x080017d3
 800172c:	080017e7 	.word	0x080017e7
 8001730:	08001805 	.word	0x08001805
 8001734:	08001823 	.word	0x08001823
 8001738:	08001831 	.word	0x08001831
 800173c:	0800184f 	.word	0x0800184f
 8001740:	0800185f 	.word	0x0800185f
 8001744:	0800187d 	.word	0x0800187d
							g_GPSInfo.time = atof(term);
 8001748:	f107 0308 	add.w	r3, r7, #8
 800174c:	4618      	mov	r0, r3
 800174e:	f004 fcb1 	bl	80060b4 <atof>
 8001752:	ec54 3b10 	vmov	r3, r4, d0
 8001756:	4618      	mov	r0, r3
 8001758:	4621      	mov	r1, r4
 800175a:	f7ff fa45 	bl	8000be8 <__aeabi_d2f>
 800175e:	4602      	mov	r2, r0
 8001760:	4b6a      	ldr	r3, [pc, #424]	; (800190c <ParseGPSInfo+0x2ec>)
 8001762:	601a      	str	r2, [r3, #0]
							break;
 8001764:	e091      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.oriLat = atof(term);
 8001766:	f107 0308 	add.w	r3, r7, #8
 800176a:	4618      	mov	r0, r3
 800176c:	f004 fca2 	bl	80060b4 <atof>
 8001770:	ec54 3b10 	vmov	r3, r4, d0
 8001774:	4618      	mov	r0, r3
 8001776:	4621      	mov	r1, r4
 8001778:	f7ff fa36 	bl	8000be8 <__aeabi_d2f>
 800177c:	4602      	mov	r2, r0
 800177e:	4b63      	ldr	r3, [pc, #396]	; (800190c <ParseGPSInfo+0x2ec>)
 8001780:	605a      	str	r2, [r3, #4]
							break;
 8001782:	e082      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.dirLat = data[termStart];
 8001784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	781a      	ldrb	r2, [r3, #0]
 800178c:	4b5f      	ldr	r3, [pc, #380]	; (800190c <ParseGPSInfo+0x2ec>)
 800178e:	721a      	strb	r2, [r3, #8]
							break;
 8001790:	e07b      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.oriLng = atof(term);
 8001792:	f107 0308 	add.w	r3, r7, #8
 8001796:	4618      	mov	r0, r3
 8001798:	f004 fc8c 	bl	80060b4 <atof>
 800179c:	ec54 3b10 	vmov	r3, r4, d0
 80017a0:	4618      	mov	r0, r3
 80017a2:	4621      	mov	r1, r4
 80017a4:	f7ff fa20 	bl	8000be8 <__aeabi_d2f>
 80017a8:	4602      	mov	r2, r0
 80017aa:	4b58      	ldr	r3, [pc, #352]	; (800190c <ParseGPSInfo+0x2ec>)
 80017ac:	60da      	str	r2, [r3, #12]
							break;
 80017ae:	e06c      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.dirLng = data[termStart];
 80017b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	781a      	ldrb	r2, [r3, #0]
 80017b8:	4b54      	ldr	r3, [pc, #336]	; (800190c <ParseGPSInfo+0x2ec>)
 80017ba:	741a      	strb	r2, [r3, #16]
							break;
 80017bc:	e065      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.quality = atoi(term);
 80017be:	f107 0308 	add.w	r3, r7, #8
 80017c2:	4618      	mov	r0, r3
 80017c4:	f004 fc79 	bl	80060ba <atoi>
 80017c8:	4603      	mov	r3, r0
 80017ca:	b2da      	uxtb	r2, r3
 80017cc:	4b4f      	ldr	r3, [pc, #316]	; (800190c <ParseGPSInfo+0x2ec>)
 80017ce:	745a      	strb	r2, [r3, #17]
							break;
 80017d0:	e05b      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.satNum = atoi(term);
 80017d2:	f107 0308 	add.w	r3, r7, #8
 80017d6:	4618      	mov	r0, r3
 80017d8:	f004 fc6f 	bl	80060ba <atoi>
 80017dc:	4603      	mov	r3, r0
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	4b4a      	ldr	r3, [pc, #296]	; (800190c <ParseGPSInfo+0x2ec>)
 80017e2:	749a      	strb	r2, [r3, #18]
							break;
 80017e4:	e051      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.HDOP = atof(term);
 80017e6:	f107 0308 	add.w	r3, r7, #8
 80017ea:	4618      	mov	r0, r3
 80017ec:	f004 fc62 	bl	80060b4 <atof>
 80017f0:	ec54 3b10 	vmov	r3, r4, d0
 80017f4:	4618      	mov	r0, r3
 80017f6:	4621      	mov	r1, r4
 80017f8:	f7ff f9f6 	bl	8000be8 <__aeabi_d2f>
 80017fc:	4602      	mov	r2, r0
 80017fe:	4b43      	ldr	r3, [pc, #268]	; (800190c <ParseGPSInfo+0x2ec>)
 8001800:	615a      	str	r2, [r3, #20]
							break;
 8001802:	e042      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.altitude = atof(term);
 8001804:	f107 0308 	add.w	r3, r7, #8
 8001808:	4618      	mov	r0, r3
 800180a:	f004 fc53 	bl	80060b4 <atof>
 800180e:	ec54 3b10 	vmov	r3, r4, d0
 8001812:	4618      	mov	r0, r3
 8001814:	4621      	mov	r1, r4
 8001816:	f7ff f9e7 	bl	8000be8 <__aeabi_d2f>
 800181a:	4602      	mov	r2, r0
 800181c:	4b3b      	ldr	r3, [pc, #236]	; (800190c <ParseGPSInfo+0x2ec>)
 800181e:	619a      	str	r2, [r3, #24]
							break;
 8001820:	e033      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.altitudeUnit = data[termStart];
 8001822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	4413      	add	r3, r2
 8001828:	781a      	ldrb	r2, [r3, #0]
 800182a:	4b38      	ldr	r3, [pc, #224]	; (800190c <ParseGPSInfo+0x2ec>)
 800182c:	771a      	strb	r2, [r3, #28]
							break;
 800182e:	e02c      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.geoHeight = atof(term);
 8001830:	f107 0308 	add.w	r3, r7, #8
 8001834:	4618      	mov	r0, r3
 8001836:	f004 fc3d 	bl	80060b4 <atof>
 800183a:	ec54 3b10 	vmov	r3, r4, d0
 800183e:	4618      	mov	r0, r3
 8001840:	4621      	mov	r1, r4
 8001842:	f7ff f9d1 	bl	8000be8 <__aeabi_d2f>
 8001846:	4602      	mov	r2, r0
 8001848:	4b30      	ldr	r3, [pc, #192]	; (800190c <ParseGPSInfo+0x2ec>)
 800184a:	621a      	str	r2, [r3, #32]
							break;
 800184c:	e01d      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.geoHeightUnit = data[termStart];
 800184e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	4413      	add	r3, r2
 8001854:	781a      	ldrb	r2, [r3, #0]
 8001856:	4b2d      	ldr	r3, [pc, #180]	; (800190c <ParseGPSInfo+0x2ec>)
 8001858:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
							break;
 800185c:	e015      	b.n	800188a <ParseGPSInfo+0x26a>
							g_GPSInfo.sinceLastUpdate = atof(term);
 800185e:	f107 0308 	add.w	r3, r7, #8
 8001862:	4618      	mov	r0, r3
 8001864:	f004 fc26 	bl	80060b4 <atof>
 8001868:	ec54 3b10 	vmov	r3, r4, d0
 800186c:	4618      	mov	r0, r3
 800186e:	4621      	mov	r1, r4
 8001870:	f7ff f9ba 	bl	8000be8 <__aeabi_d2f>
 8001874:	4602      	mov	r2, r0
 8001876:	4b25      	ldr	r3, [pc, #148]	; (800190c <ParseGPSInfo+0x2ec>)
 8001878:	629a      	str	r2, [r3, #40]	; 0x28
							break;
 800187a:	e006      	b.n	800188a <ParseGPSInfo+0x26a>
							strcpy(g_GPSInfo.stationID,term);
 800187c:	f107 0308 	add.w	r3, r7, #8
 8001880:	4619      	mov	r1, r3
 8001882:	4823      	ldr	r0, [pc, #140]	; (8001910 <ParseGPSInfo+0x2f0>)
 8001884:	f004 fc70 	bl	8006168 <strcpy>
							break;
 8001888:	bf00      	nop
					termID++;
 800188a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800188c:	3301      	adds	r3, #1
 800188e:	63bb      	str	r3, [r7, #56]	; 0x38
					termStart = i+1;
 8001890:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001892:	3301      	adds	r3, #1
 8001894:	637b      	str	r3, [r7, #52]	; 0x34
 8001896:	e00e      	b.n	80018b6 <ParseGPSInfo+0x296>
				else if(data[i] == '*'){
 8001898:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	4413      	add	r3, r2
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	2b2a      	cmp	r3, #42	; 0x2a
 80018a2:	d108      	bne.n	80018b6 <ParseGPSInfo+0x296>
					strncpy(g_GPSInfo.checkSum,data+i+1,2);
 80018a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018a6:	3301      	adds	r3, #1
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	4413      	add	r3, r2
 80018ac:	2202      	movs	r2, #2
 80018ae:	4619      	mov	r1, r3
 80018b0:	4818      	ldr	r0, [pc, #96]	; (8001914 <ParseGPSInfo+0x2f4>)
 80018b2:	f004 fc61 	bl	8006178 <strncpy>
			for(i=0;i<len;i++){
 80018b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018b8:	3301      	adds	r3, #1
 80018ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	f6ff af07 	blt.w	80016d4 <ParseGPSInfo+0xb4>
			checkSum = strtol(g_GPSInfo.checkSum, NULL, 16);
 80018c6:	2210      	movs	r2, #16
 80018c8:	2100      	movs	r1, #0
 80018ca:	4812      	ldr	r0, [pc, #72]	; (8001914 <ParseGPSInfo+0x2f4>)
 80018cc:	f005 fb0c 	bl	8006ee8 <strtol>
 80018d0:	4603      	mov	r3, r0
 80018d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			if(g_GPSInfo.quality != 0 && sum == checkSum){
 80018d6:	4b0d      	ldr	r3, [pc, #52]	; (800190c <ParseGPSInfo+0x2ec>)
 80018d8:	7c5b      	ldrb	r3, [r3, #17]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d00b      	beq.n	80018f6 <ParseGPSInfo+0x2d6>
 80018de:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80018e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d105      	bne.n	80018f6 <ParseGPSInfo+0x2d6>
				ConvertLatLng();
 80018ea:	f7ff fdd5 	bl	8001498 <ConvertLatLng>
				return 1;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e003      	b.n	80018fa <ParseGPSInfo+0x2da>
			break;
 80018f2:	bf00      	nop
 80018f4:	e000      	b.n	80018f8 <ParseGPSInfo+0x2d8>
			break;
 80018f6:	bf00      	nop
	}

	return 0;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3744      	adds	r7, #68	; 0x44
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd90      	pop	{r4, r7, pc}
 8001902:	bf00      	nop
 8001904:	080088d0 	.word	0x080088d0
 8001908:	080088d8 	.word	0x080088d8
 800190c:	20000408 	.word	0x20000408
 8001910:	20000434 	.word	0x20000434
 8001914:	2000043e 	.word	0x2000043e

08001918 <ProcessGPS>:

void ProcessGPS(){
 8001918:	b580      	push	{r7, lr}
 800191a:	b0c6      	sub	sp, #280	; 0x118
 800191c:	af00      	add	r7, sp, #0
	int i=0, dataLen = 0, processed = -1;
 800191e:	2300      	movs	r3, #0
 8001920:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001924:	2300      	movs	r3, #0
 8001926:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800192a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800192e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	int len = FIFOBufferGetDataSize(&g_GPSBuffer);
 8001932:	4837      	ldr	r0, [pc, #220]	; (8001a10 <ProcessGPS+0xf8>)
 8001934:	f7ff fb51 	bl	8000fda <FIFOBufferGetDataSize>
 8001938:	4603      	mov	r3, r0
 800193a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	char data[256] = {0};
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	4618      	mov	r0, r3
 8001942:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001946:	461a      	mov	r2, r3
 8001948:	2100      	movs	r1, #0
 800194a:	f004 fbe5 	bl	8006118 <memset>
	unsigned char d,parseStatus = 0;
 800194e:	2300      	movs	r3, #0
 8001950:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
	
	//ogpsOYm
	for(i=0;i<len;i++){
 8001954:	2300      	movs	r3, #0
 8001956:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800195a:	e039      	b.n	80019d0 <ProcessGPS+0xb8>
		FIFOBufferPeekData(&g_GPSBuffer,&d,i);
 800195c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001960:	b29a      	uxth	r2, r3
 8001962:	1cfb      	adds	r3, r7, #3
 8001964:	4619      	mov	r1, r3
 8001966:	482a      	ldr	r0, [pc, #168]	; (8001a10 <ProcessGPS+0xf8>)
 8001968:	f7ff fb51 	bl	800100e <FIFOBufferPeekData>
		
		switch(parseStatus){
 800196c:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 8001970:	2b00      	cmp	r3, #0
 8001972:	d002      	beq.n	800197a <ProcessGPS+0x62>
 8001974:	2b01      	cmp	r3, #1
 8001976:	d008      	beq.n	800198a <ProcessGPS+0x72>
 8001978:	e025      	b.n	80019c6 <ProcessGPS+0xae>
			case 0:	//MgpsO}Y
				if(d == '$'){
 800197a:	1cfb      	adds	r3, r7, #3
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b24      	cmp	r3, #36	; 0x24
 8001980:	d11e      	bne.n	80019c0 <ProcessGPS+0xa8>
					parseStatus = 1;
 8001982:	2301      	movs	r3, #1
 8001984:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
				}
				break;
 8001988:	e01a      	b.n	80019c0 <ProcessGPS+0xa8>
			case 1:	//MgpsO
				data[dataLen++] = d;
 800198a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	f8c7 2110 	str.w	r2, [r7, #272]	; 0x110
 8001994:	1cfa      	adds	r2, r7, #3
 8001996:	7811      	ldrb	r1, [r2, #0]
 8001998:	1d3a      	adds	r2, r7, #4
 800199a:	54d1      	strb	r1, [r2, r3]
			
				if(d == '\n'){
 800199c:	1cfb      	adds	r3, r7, #3
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b0a      	cmp	r3, #10
 80019a2:	d10f      	bne.n	80019c4 <ProcessGPS+0xac>
					processed = i;
 80019a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80019a8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
					parseStatus = 0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
					ParseGPSInfo(data,dataLen);
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff fe31 	bl	8001620 <ParseGPSInfo>
				}
				break;
 80019be:	e001      	b.n	80019c4 <ProcessGPS+0xac>
				break;
 80019c0:	bf00      	nop
 80019c2:	e000      	b.n	80019c6 <ProcessGPS+0xae>
				break;
 80019c4:	bf00      	nop
	for(i=0;i<len;i++){
 80019c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80019ca:	3301      	adds	r3, #1
 80019cc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80019d0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80019d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80019d8:	429a      	cmp	r2, r3
 80019da:	dbbf      	blt.n	800195c <ProcessGPS+0x44>
		}
	}
	//MwBz
	if(processed > 0){
 80019dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	dd06      	ble.n	80019f2 <ProcessGPS+0xda>
		FIFOBufferClear(&g_GPSBuffer,processed);
 80019e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	4619      	mov	r1, r3
 80019ec:	4808      	ldr	r0, [pc, #32]	; (8001a10 <ProcessGPS+0xf8>)
 80019ee:	f7ff fbaa 	bl	8001146 <FIFOBufferClear>
	}
	
	//|_Aow
	if(g_GPSStart){
 80019f2:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <ProcessGPS+0xfc>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d004      	beq.n	8001a04 <ProcessGPS+0xec>
		HAL_UART_Receive_IT(&huart3,&g_GPSInData,1);
 80019fa:	2201      	movs	r2, #1
 80019fc:	4906      	ldr	r1, [pc, #24]	; (8001a18 <ProcessGPS+0x100>)
 80019fe:	4807      	ldr	r0, [pc, #28]	; (8001a1c <ProcessGPS+0x104>)
 8001a00:	f003 fd5a 	bl	80054b8 <HAL_UART_Receive_IT>
	}

}
 8001a04:	bf00      	nop
 8001a06:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000304 	.word	0x20000304
 8001a14:	2000044c 	.word	0x2000044c
 8001a18:	2000044d 	.word	0x2000044d
 8001a1c:	20000588 	.word	0x20000588

08001a20 <ReceiveGPSInfo>:

void ReceiveGPSInfo(UART_HandleTypeDef *UartHandle){
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
	//~U@
	HAL_UART_Receive_IT(&huart3,&g_GPSInData,1);
 8001a28:	2201      	movs	r2, #1
 8001a2a:	4909      	ldr	r1, [pc, #36]	; (8001a50 <ReceiveGPSInfo+0x30>)
 8001a2c:	4809      	ldr	r0, [pc, #36]	; (8001a54 <ReceiveGPSInfo+0x34>)
 8001a2e:	f003 fd43 	bl	80054b8 <HAL_UART_Receive_IT>

	if(UartHandle->Instance != USART3) return;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a08      	ldr	r2, [pc, #32]	; (8001a58 <ReceiveGPSInfo+0x38>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d105      	bne.n	8001a48 <ReceiveGPSInfo+0x28>
	//Nsgps buffer
	FIFOBufferPutData(&g_GPSBuffer,&g_GPSInData,1);
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	4904      	ldr	r1, [pc, #16]	; (8001a50 <ReceiveGPSInfo+0x30>)
 8001a40:	4806      	ldr	r0, [pc, #24]	; (8001a5c <ReceiveGPSInfo+0x3c>)
 8001a42:	f7ff fb45 	bl	80010d0 <FIFOBufferPutData>
 8001a46:	e000      	b.n	8001a4a <ReceiveGPSInfo+0x2a>
	if(UartHandle->Instance != USART3) return;
 8001a48:	bf00      	nop
	
	//echo^h
	//HAL_UART_Transmit_IT(&huart1, &g_InData,1);
}
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	2000044d 	.word	0x2000044d
 8001a54:	20000588 	.word	0x20000588
 8001a58:	40004800 	.word	0x40004800
 8001a5c:	20000304 	.word	0x20000304

08001a60 <GetGPSPos>:

unsigned char GetGPSPos(float* lat, float* lng){
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
	if(g_GPSInfo.valid){
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <GetGPSPos+0x44>)
 8001a6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d008      	beq.n	8001a86 <GetGPSPos+0x26>
		*lat = g_GPSInfo.lat;
 8001a74:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <GetGPSPos+0x44>)
 8001a76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	601a      	str	r2, [r3, #0]
		*lng = g_GPSInfo.lng;
 8001a7c:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <GetGPSPos+0x44>)
 8001a7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	e005      	b.n	8001a92 <GetGPSPos+0x32>
	}
	else{
		*lat = -9999;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a07      	ldr	r2, [pc, #28]	; (8001aa8 <GetGPSPos+0x48>)
 8001a8a:	601a      	str	r2, [r3, #0]
		*lng = -9999;
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	4a06      	ldr	r2, [pc, #24]	; (8001aa8 <GetGPSPos+0x48>)
 8001a90:	601a      	str	r2, [r3, #0]
	}
	return g_GPSInfo.valid;
 8001a92:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <GetGPSPos+0x44>)
 8001a94:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	20000408 	.word	0x20000408
 8001aa8:	c61c3c00 	.word	0xc61c3c00

08001aac <HAL_TIM_IC_CaptureCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
	ComputeUltrasoundDist(htim);
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f001 f89b 	bl	8002bf0 <ComputeUltrasoundDist>
}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a0a      	ldr	r2, [pc, #40]	; (8001afc <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d103      	bne.n	8001ade <HAL_TIM_PeriodElapsedCallback+0x1a>
		g_Update = 1;
 8001ad6:	4b0a      	ldr	r3, [pc, #40]	; (8001b00 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	701a      	strb	r2, [r3, #0]
	}
	else if(htim->Instance == TIM4){
		g_USTrigger = 1;
	}
}
 8001adc:	e007      	b.n	8001aee <HAL_TIM_PeriodElapsedCallback+0x2a>
	else if(htim->Instance == TIM4){
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a08      	ldr	r2, [pc, #32]	; (8001b04 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d102      	bne.n	8001aee <HAL_TIM_PeriodElapsedCallback+0x2a>
		g_USTrigger = 1;
 8001ae8:	4b07      	ldr	r3, [pc, #28]	; (8001b08 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001aea:	2201      	movs	r2, #1
 8001aec:	701a      	strb	r2, [r3, #0]
}
 8001aee:	bf00      	nop
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	40000400 	.word	0x40000400
 8001b00:	2000044e 	.word	0x2000044e
 8001b04:	40000800 	.word	0x40000800
 8001b08:	2000044f 	.word	0x2000044f

08001b0c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle){
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
	ReceiveGPSInfo(UartHandle);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f7ff ff83 	bl	8001a20 <ReceiveGPSInfo>
	ReceiveCommand(UartHandle);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f7ff fb4e 	bl	80011bc <ReceiveCommand>
}
 8001b20:	bf00      	nop
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle){
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	ContinueStatusSend(UartHandle);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f000 fd69 	bl	8002608 <ContinueStatusSend>
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b09e      	sub	sp, #120	; 0x78
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b46:	f001 fa15 	bl	8002f74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b4a:	f000 f8b5 	bl	8001cb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b4e:	f000 fb6b 	bl	8002228 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001b52:	f000 f995 	bl	8001e80 <MX_TIM3_Init>
  MX_TIM8_Init();
 8001b56:	f000 fa67 	bl	8002028 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8001b5a:	f000 fb11 	bl	8002180 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001b5e:	f000 fb39 	bl	80021d4 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001b62:	f000 f907 	bl	8001d74 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001b66:	f000 fa11 	bl	8001f8c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
	
	UltrasoundInstance usLF = {0}, usF = {0}, usRF = {0};
 8001b6a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]
 8001b74:	609a      	str	r2, [r3, #8]
 8001b76:	60da      	str	r2, [r3, #12]
 8001b78:	611a      	str	r2, [r3, #16]
 8001b7a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001b7e:	2200      	movs	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	605a      	str	r2, [r3, #4]
 8001b84:	609a      	str	r2, [r3, #8]
 8001b86:	60da      	str	r2, [r3, #12]
 8001b88:	611a      	str	r2, [r3, #16]
 8001b8a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]
 8001b94:	609a      	str	r2, [r3, #8]
 8001b96:	60da      	str	r2, [r3, #12]
 8001b98:	611a      	str	r2, [r3, #16]
	UltrasoundInstance usLB = {0}, usB = {0}, usRB = {0};
 8001b9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	605a      	str	r2, [r3, #4]
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	60da      	str	r2, [r3, #12]
 8001ba8:	611a      	str	r2, [r3, #16]
 8001baa:	f107 0314 	add.w	r3, r7, #20
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]
 8001bb8:	611a      	str	r2, [r3, #16]
 8001bba:	463b      	mov	r3, r7
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
 8001bc6:	611a      	str	r2, [r3, #16]
	usLF.dir = US_LF;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	usF.dir = US_F;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
	usRF.dir = US_RF;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	usLB.dir = US_LB;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	usB.dir = US_B;
 8001be0:	2304      	movs	r3, #4
 8001be2:	753b      	strb	r3, [r7, #20]
	usRB.dir = US_RB;
 8001be4:	2305      	movs	r3, #5
 8001be6:	703b      	strb	r3, [r7, #0]
	StartUltrasound(&usLF);
 8001be8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001bec:	4618      	mov	r0, r3
 8001bee:	f000 ff97 	bl	8002b20 <StartUltrasound>
	StartUltrasound(&usF);
 8001bf2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f000 ff92 	bl	8002b20 <StartUltrasound>
	StartUltrasound(&usRF);
 8001bfc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001c00:	4618      	mov	r0, r3
 8001c02:	f000 ff8d 	bl	8002b20 <StartUltrasound>
	StartUltrasound(&usLB);
 8001c06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 ff88 	bl	8002b20 <StartUltrasound>
	StartUltrasound(&usB);
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	4618      	mov	r0, r3
 8001c16:	f000 ff83 	bl	8002b20 <StartUltrasound>
	StartUltrasound(&usRB);
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f000 ff7f 	bl	8002b20 <StartUltrasound>
	
	StartGPSReceive();
 8001c22:	f7ff fc27 	bl	8001474 <StartGPSReceive>
	StartCommandReceive();
 8001c26:	f7ff fab7 	bl	8001198 <StartCommandReceive>
	
	//update in every 30ms
	HAL_TIM_Base_Start_IT(&htim3);
 8001c2a:	481d      	ldr	r0, [pc, #116]	; (8001ca0 <main+0x160>)
 8001c2c:	f002 f985 	bl	8003f3a <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 8001c30:	481c      	ldr	r0, [pc, #112]	; (8001ca4 <main+0x164>)
 8001c32:	f002 f982 	bl	8003f3a <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		
		//YuartXresetNsinit
		if(huart1.gState == HAL_UART_STATE_RESET || huart1.RxState == HAL_UART_STATE_RESET){
 8001c36:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <main+0x168>)
 8001c38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d005      	beq.n	8001c4e <main+0x10e>
 8001c42:	4b19      	ldr	r3, [pc, #100]	; (8001ca8 <main+0x168>)
 8001c44:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <main+0x112>
			MX_USART1_UART_Init();
 8001c4e:	f000 fa97 	bl	8002180 <MX_USART1_UART_Init>
		}
		if(huart3.gState == HAL_UART_STATE_RESET || huart3.RxState == HAL_UART_STATE_RESET){
 8001c52:	4b16      	ldr	r3, [pc, #88]	; (8001cac <main+0x16c>)
 8001c54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d005      	beq.n	8001c6a <main+0x12a>
 8001c5e:	4b13      	ldr	r3, [pc, #76]	; (8001cac <main+0x16c>)
 8001c60:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <main+0x12e>
			MX_USART3_UART_Init();
 8001c6a:	f000 fab3 	bl	80021d4 <MX_USART3_UART_Init>
		}
		
		if(g_Update == 1){
 8001c6e:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <main+0x170>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d10c      	bne.n	8001c90 <main+0x150>
			SendUltrasoundTrigger();
 8001c76:	f000 ffa7 	bl	8002bc8 <SendUltrasoundTrigger>
			ProcessGPS();
 8001c7a:	f7ff fe4d 	bl	8001918 <ProcessGPS>
			ParseCommand();
 8001c7e:	f7ff fb25 	bl	80012cc <ParseCommand>
			UpdateMotorSpeed();
 8001c82:	f000 fb9b 	bl	80023bc <UpdateMotorSpeed>
			SendSensorStatus();
 8001c86:	f000 fc23 	bl	80024d0 <SendSensorStatus>
			g_Update = 0;
 8001c8a:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <main+0x170>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]
		}
		if(g_USTrigger == 1){
 8001c90:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <main+0x174>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d1ce      	bne.n	8001c36 <main+0xf6>
			g_USTrigger = 0;
 8001c98:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <main+0x174>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]
		if(huart1.gState == HAL_UART_STATE_RESET || huart1.RxState == HAL_UART_STATE_RESET){
 8001c9e:	e7ca      	b.n	8001c36 <main+0xf6>
 8001ca0:	200005c8 	.word	0x200005c8
 8001ca4:	20000548 	.word	0x20000548
 8001ca8:	20000608 	.word	0x20000608
 8001cac:	20000588 	.word	0x20000588
 8001cb0:	2000044e 	.word	0x2000044e
 8001cb4:	2000044f 	.word	0x2000044f

08001cb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b094      	sub	sp, #80	; 0x50
 8001cbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cbe:	f107 0320 	add.w	r3, r7, #32
 8001cc2:	2230      	movs	r2, #48	; 0x30
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f004 fa26 	bl	8006118 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ccc:	f107 030c 	add.w	r3, r7, #12
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60bb      	str	r3, [r7, #8]
 8001ce0:	4b22      	ldr	r3, [pc, #136]	; (8001d6c <SystemClock_Config+0xb4>)
 8001ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce4:	4a21      	ldr	r2, [pc, #132]	; (8001d6c <SystemClock_Config+0xb4>)
 8001ce6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cea:	6413      	str	r3, [r2, #64]	; 0x40
 8001cec:	4b1f      	ldr	r3, [pc, #124]	; (8001d6c <SystemClock_Config+0xb4>)
 8001cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	607b      	str	r3, [r7, #4]
 8001cfc:	4b1c      	ldr	r3, [pc, #112]	; (8001d70 <SystemClock_Config+0xb8>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a1b      	ldr	r2, [pc, #108]	; (8001d70 <SystemClock_Config+0xb8>)
 8001d02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d06:	6013      	str	r3, [r2, #0]
 8001d08:	4b19      	ldr	r3, [pc, #100]	; (8001d70 <SystemClock_Config+0xb8>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d10:	607b      	str	r3, [r7, #4]
 8001d12:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d14:	2302      	movs	r3, #2
 8001d16:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d1c:	2310      	movs	r3, #16
 8001d1e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d24:	f107 0320 	add.w	r3, r7, #32
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f001 fc9f 	bl	800366c <HAL_RCC_OscConfig>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001d34:	f000 fac8 	bl	80022c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d38:	230f      	movs	r3, #15
 8001d3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d44:	2300      	movs	r3, #0
 8001d46:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d4c:	f107 030c 	add.w	r3, r7, #12
 8001d50:	2100      	movs	r1, #0
 8001d52:	4618      	mov	r0, r3
 8001d54:	f001 fefa 	bl	8003b4c <HAL_RCC_ClockConfig>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001d5e:	f000 fab3 	bl	80022c8 <Error_Handler>
  }
}
 8001d62:	bf00      	nop
 8001d64:	3750      	adds	r7, #80	; 0x50
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40007000 	.word	0x40007000

08001d74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	; 0x28
 8001d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d7a:	f107 0318 	add.w	r3, r7, #24
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	609a      	str	r2, [r3, #8]
 8001d86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d88:	f107 0310 	add.w	r3, r7, #16
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001d92:	463b      	mov	r3, r7
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d9e:	4b37      	ldr	r3, [pc, #220]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001da0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001da4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 8001da6:	4b35      	ldr	r3, [pc, #212]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001da8:	220f      	movs	r2, #15
 8001daa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dac:	4b33      	ldr	r3, [pc, #204]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 30000-1;
 8001db2:	4b32      	ldr	r3, [pc, #200]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001db4:	f247 522f 	movw	r2, #29999	; 0x752f
 8001db8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dba:	4b30      	ldr	r3, [pc, #192]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dc0:	4b2e      	ldr	r3, [pc, #184]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dc6:	482d      	ldr	r0, [pc, #180]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001dc8:	f002 f88c 	bl	8003ee4 <HAL_TIM_Base_Init>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001dd2:	f000 fa79 	bl	80022c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dda:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ddc:	f107 0318 	add.w	r3, r7, #24
 8001de0:	4619      	mov	r1, r3
 8001de2:	4826      	ldr	r0, [pc, #152]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001de4:	f002 fca0 	bl	8004728 <HAL_TIM_ConfigClockSource>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001dee:	f000 fa6b 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001df2:	4822      	ldr	r0, [pc, #136]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001df4:	f002 f990 	bl	8004118 <HAL_TIM_IC_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001dfe:	f000 fa63 	bl	80022c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e0a:	f107 0310 	add.w	r3, r7, #16
 8001e0e:	4619      	mov	r1, r3
 8001e10:	481a      	ldr	r0, [pc, #104]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001e12:	f003 f9dd 	bl	80051d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001e1c:	f000 fa54 	bl	80022c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e20:	2300      	movs	r3, #0
 8001e22:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e24:	2301      	movs	r3, #1
 8001e26:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001e30:	463b      	mov	r3, r7
 8001e32:	2204      	movs	r2, #4
 8001e34:	4619      	mov	r1, r3
 8001e36:	4811      	ldr	r0, [pc, #68]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001e38:	f002 fb14 	bl	8004464 <HAL_TIM_IC_ConfigChannel>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001e42:	f000 fa41 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001e46:	463b      	mov	r3, r7
 8001e48:	2208      	movs	r2, #8
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	480b      	ldr	r0, [pc, #44]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001e4e:	f002 fb09 	bl	8004464 <HAL_TIM_IC_ConfigChannel>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8001e58:	f000 fa36 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	220c      	movs	r2, #12
 8001e60:	4619      	mov	r1, r3
 8001e62:	4806      	ldr	r0, [pc, #24]	; (8001e7c <MX_TIM2_Init+0x108>)
 8001e64:	f002 fafe 	bl	8004464 <HAL_TIM_IC_ConfigChannel>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_TIM2_Init+0xfe>
  {
    Error_Handler();
 8001e6e:	f000 fa2b 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e72:	bf00      	nop
 8001e74:	3728      	adds	r7, #40	; 0x28
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000648 	.word	0x20000648

08001e80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08a      	sub	sp, #40	; 0x28
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e86:	f107 0318 	add.w	r3, r7, #24
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	609a      	str	r2, [r3, #8]
 8001e92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e94:	f107 0310 	add.w	r3, r7, #16
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001e9e:	463b      	mov	r3, r7
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001eaa:	4b36      	ldr	r3, [pc, #216]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001eac:	4a36      	ldr	r2, [pc, #216]	; (8001f88 <MX_TIM3_Init+0x108>)
 8001eae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16-1;
 8001eb0:	4b34      	ldr	r3, [pc, #208]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001eb2:	220f      	movs	r2, #15
 8001eb4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb6:	4b33      	ldr	r3, [pc, #204]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 30000-1;
 8001ebc:	4b31      	ldr	r3, [pc, #196]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001ebe:	f247 522f 	movw	r2, #29999	; 0x752f
 8001ec2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec4:	4b2f      	ldr	r3, [pc, #188]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eca:	4b2e      	ldr	r3, [pc, #184]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ed0:	482c      	ldr	r0, [pc, #176]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001ed2:	f002 f807 	bl	8003ee4 <HAL_TIM_Base_Init>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001edc:	f000 f9f4 	bl	80022c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ee0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ee4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ee6:	f107 0318 	add.w	r3, r7, #24
 8001eea:	4619      	mov	r1, r3
 8001eec:	4825      	ldr	r0, [pc, #148]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001eee:	f002 fc1b 	bl	8004728 <HAL_TIM_ConfigClockSource>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001ef8:	f000 f9e6 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001efc:	4821      	ldr	r0, [pc, #132]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001efe:	f002 f90b 	bl	8004118 <HAL_TIM_IC_Init>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001f08:	f000 f9de 	bl	80022c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f14:	f107 0310 	add.w	r3, r7, #16
 8001f18:	4619      	mov	r1, r3
 8001f1a:	481a      	ldr	r0, [pc, #104]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001f1c:	f003 f958 	bl	80051d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001f26:	f000 f9cf 	bl	80022c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f32:	2300      	movs	r3, #0
 8001f34:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f3a:	463b      	mov	r3, r7
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4810      	ldr	r0, [pc, #64]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001f42:	f002 fa8f 	bl	8004464 <HAL_TIM_IC_ConfigChannel>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001f4c:	f000 f9bc 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001f50:	463b      	mov	r3, r7
 8001f52:	2204      	movs	r2, #4
 8001f54:	4619      	mov	r1, r3
 8001f56:	480b      	ldr	r0, [pc, #44]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001f58:	f002 fa84 	bl	8004464 <HAL_TIM_IC_ConfigChannel>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8001f62:	f000 f9b1 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001f66:	463b      	mov	r3, r7
 8001f68:	2208      	movs	r2, #8
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4805      	ldr	r0, [pc, #20]	; (8001f84 <MX_TIM3_Init+0x104>)
 8001f6e:	f002 fa79 	bl	8004464 <HAL_TIM_IC_ConfigChannel>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <MX_TIM3_Init+0xfc>
  {
    Error_Handler();
 8001f78:	f000 f9a6 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f7c:	bf00      	nop
 8001f7e:	3728      	adds	r7, #40	; 0x28
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	200005c8 	.word	0x200005c8
 8001f88:	40000400 	.word	0x40000400

08001f8c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f92:	f107 0308 	add.w	r3, r7, #8
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
 8001f9a:	605a      	str	r2, [r3, #4]
 8001f9c:	609a      	str	r2, [r3, #8]
 8001f9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa0:	463b      	mov	r3, r7
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fa8:	4b1d      	ldr	r3, [pc, #116]	; (8002020 <MX_TIM4_Init+0x94>)
 8001faa:	4a1e      	ldr	r2, [pc, #120]	; (8002024 <MX_TIM4_Init+0x98>)
 8001fac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16000-1;
 8001fae:	4b1c      	ldr	r3, [pc, #112]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fb0:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8001fb4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb6:	4b1a      	ldr	r3, [pc, #104]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 8001fbc:	4b18      	ldr	r3, [pc, #96]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fbe:	2264      	movs	r2, #100	; 0x64
 8001fc0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fc2:	4b17      	ldr	r3, [pc, #92]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fc8:	4b15      	ldr	r3, [pc, #84]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001fce:	4814      	ldr	r0, [pc, #80]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fd0:	f001 ff88 	bl	8003ee4 <HAL_TIM_Base_Init>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001fda:	f000 f975 	bl	80022c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fe2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001fe4:	f107 0308 	add.w	r3, r7, #8
 8001fe8:	4619      	mov	r1, r3
 8001fea:	480d      	ldr	r0, [pc, #52]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fec:	f002 fb9c 	bl	8004728 <HAL_TIM_ConfigClockSource>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001ff6:	f000 f967 	bl	80022c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002002:	463b      	mov	r3, r7
 8002004:	4619      	mov	r1, r3
 8002006:	4806      	ldr	r0, [pc, #24]	; (8002020 <MX_TIM4_Init+0x94>)
 8002008:	f003 f8e2 	bl	80051d0 <HAL_TIMEx_MasterConfigSynchronization>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002012:	f000 f959 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002016:	bf00      	nop
 8002018:	3718      	adds	r7, #24
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20000548 	.word	0x20000548
 8002024:	40000800 	.word	0x40000800

08002028 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b096      	sub	sp, #88	; 0x58
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800202e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800203c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002046:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	605a      	str	r2, [r3, #4]
 8002050:	609a      	str	r2, [r3, #8]
 8002052:	60da      	str	r2, [r3, #12]
 8002054:	611a      	str	r2, [r3, #16]
 8002056:	615a      	str	r2, [r3, #20]
 8002058:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800205a:	1d3b      	adds	r3, r7, #4
 800205c:	2220      	movs	r2, #32
 800205e:	2100      	movs	r1, #0
 8002060:	4618      	mov	r0, r3
 8002062:	f004 f859 	bl	8006118 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002066:	4b44      	ldr	r3, [pc, #272]	; (8002178 <MX_TIM8_Init+0x150>)
 8002068:	4a44      	ldr	r2, [pc, #272]	; (800217c <MX_TIM8_Init+0x154>)
 800206a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 16-1;
 800206c:	4b42      	ldr	r3, [pc, #264]	; (8002178 <MX_TIM8_Init+0x150>)
 800206e:	220f      	movs	r2, #15
 8002070:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002072:	4b41      	ldr	r3, [pc, #260]	; (8002178 <MX_TIM8_Init+0x150>)
 8002074:	2200      	movs	r2, #0
 8002076:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 20000-1;
 8002078:	4b3f      	ldr	r3, [pc, #252]	; (8002178 <MX_TIM8_Init+0x150>)
 800207a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800207e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002080:	4b3d      	ldr	r3, [pc, #244]	; (8002178 <MX_TIM8_Init+0x150>)
 8002082:	2200      	movs	r2, #0
 8002084:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002086:	4b3c      	ldr	r3, [pc, #240]	; (8002178 <MX_TIM8_Init+0x150>)
 8002088:	2200      	movs	r2, #0
 800208a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800208c:	4b3a      	ldr	r3, [pc, #232]	; (8002178 <MX_TIM8_Init+0x150>)
 800208e:	2200      	movs	r2, #0
 8002090:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002092:	4839      	ldr	r0, [pc, #228]	; (8002178 <MX_TIM8_Init+0x150>)
 8002094:	f001 ff26 	bl	8003ee4 <HAL_TIM_Base_Init>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800209e:	f000 f913 	bl	80022c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020a6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80020a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80020ac:	4619      	mov	r1, r3
 80020ae:	4832      	ldr	r0, [pc, #200]	; (8002178 <MX_TIM8_Init+0x150>)
 80020b0:	f002 fb3a 	bl	8004728 <HAL_TIM_ConfigClockSource>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80020ba:	f000 f905 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80020be:	482e      	ldr	r0, [pc, #184]	; (8002178 <MX_TIM8_Init+0x150>)
 80020c0:	f001 ff5f 	bl	8003f82 <HAL_TIM_PWM_Init>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80020ca:	f000 f8fd 	bl	80022c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ce:	2300      	movs	r3, #0
 80020d0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020d2:	2300      	movs	r3, #0
 80020d4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80020d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80020da:	4619      	mov	r1, r3
 80020dc:	4826      	ldr	r0, [pc, #152]	; (8002178 <MX_TIM8_Init+0x150>)
 80020de:	f003 f877 	bl	80051d0 <HAL_TIMEx_MasterConfigSynchronization>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80020e8:	f000 f8ee 	bl	80022c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020ec:	2360      	movs	r3, #96	; 0x60
 80020ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020f4:	2300      	movs	r3, #0
 80020f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020f8:	2300      	movs	r3, #0
 80020fa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020fc:	2300      	movs	r3, #0
 80020fe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002100:	2300      	movs	r3, #0
 8002102:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002104:	2300      	movs	r3, #0
 8002106:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002108:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800210c:	2200      	movs	r2, #0
 800210e:	4619      	mov	r1, r3
 8002110:	4819      	ldr	r0, [pc, #100]	; (8002178 <MX_TIM8_Init+0x150>)
 8002112:	f002 fa43 	bl	800459c <HAL_TIM_PWM_ConfigChannel>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 800211c:	f000 f8d4 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002120:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002124:	2204      	movs	r2, #4
 8002126:	4619      	mov	r1, r3
 8002128:	4813      	ldr	r0, [pc, #76]	; (8002178 <MX_TIM8_Init+0x150>)
 800212a:	f002 fa37 	bl	800459c <HAL_TIM_PWM_ConfigChannel>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8002134:	f000 f8c8 	bl	80022c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002138:	2300      	movs	r3, #0
 800213a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800213c:	2300      	movs	r3, #0
 800213e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002140:	2300      	movs	r3, #0
 8002142:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002144:	2300      	movs	r3, #0
 8002146:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800214c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002150:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002152:	2300      	movs	r3, #0
 8002154:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002156:	1d3b      	adds	r3, r7, #4
 8002158:	4619      	mov	r1, r3
 800215a:	4807      	ldr	r0, [pc, #28]	; (8002178 <MX_TIM8_Init+0x150>)
 800215c:	f003 f8b4 	bl	80052c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8002166:	f000 f8af 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800216a:	4803      	ldr	r0, [pc, #12]	; (8002178 <MX_TIM8_Init+0x150>)
 800216c:	f000 fb76 	bl	800285c <HAL_TIM_MspPostInit>

}
 8002170:	bf00      	nop
 8002172:	3758      	adds	r7, #88	; 0x58
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20000508 	.word	0x20000508
 800217c:	40010400 	.word	0x40010400

08002180 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002184:	4b11      	ldr	r3, [pc, #68]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 8002186:	4a12      	ldr	r2, [pc, #72]	; (80021d0 <MX_USART1_UART_Init+0x50>)
 8002188:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800218a:	4b10      	ldr	r3, [pc, #64]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 800218c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002190:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002192:	4b0e      	ldr	r3, [pc, #56]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002198:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 800219a:	2200      	movs	r2, #0
 800219c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800219e:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021a4:	4b09      	ldr	r3, [pc, #36]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 80021a6:	220c      	movs	r2, #12
 80021a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021aa:	4b08      	ldr	r3, [pc, #32]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b0:	4b06      	ldr	r3, [pc, #24]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021b6:	4805      	ldr	r0, [pc, #20]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 80021b8:	f003 f8ec 	bl	8005394 <HAL_UART_Init>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021c2:	f000 f881 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20000608 	.word	0x20000608
 80021d0:	40011000 	.word	0x40011000

080021d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80021d8:	4b11      	ldr	r3, [pc, #68]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021da:	4a12      	ldr	r2, [pc, #72]	; (8002224 <MX_USART3_UART_Init+0x50>)
 80021dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80021de:	4b10      	ldr	r3, [pc, #64]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80021e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80021e6:	4b0e      	ldr	r3, [pc, #56]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021ec:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80021f2:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021fa:	220c      	movs	r2, #12
 80021fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021fe:	4b08      	ldr	r3, [pc, #32]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 8002200:	2200      	movs	r2, #0
 8002202:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 8002206:	2200      	movs	r2, #0
 8002208:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800220a:	4805      	ldr	r0, [pc, #20]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 800220c:	f003 f8c2 	bl	8005394 <HAL_UART_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002216:	f000 f857 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000588 	.word	0x20000588
 8002224:	40004800 	.word	0x40004800

08002228 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b088      	sub	sp, #32
 800222c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222e:	f107 030c 	add.w	r3, r7, #12
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	605a      	str	r2, [r3, #4]
 8002238:	609a      	str	r2, [r3, #8]
 800223a:	60da      	str	r2, [r3, #12]
 800223c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	4b1f      	ldr	r3, [pc, #124]	; (80022c0 <MX_GPIO_Init+0x98>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	4a1e      	ldr	r2, [pc, #120]	; (80022c0 <MX_GPIO_Init+0x98>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	6313      	str	r3, [r2, #48]	; 0x30
 800224e:	4b1c      	ldr	r3, [pc, #112]	; (80022c0 <MX_GPIO_Init+0x98>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	60bb      	str	r3, [r7, #8]
 8002258:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	607b      	str	r3, [r7, #4]
 800225e:	4b18      	ldr	r3, [pc, #96]	; (80022c0 <MX_GPIO_Init+0x98>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	4a17      	ldr	r2, [pc, #92]	; (80022c0 <MX_GPIO_Init+0x98>)
 8002264:	f043 0302 	orr.w	r3, r3, #2
 8002268:	6313      	str	r3, [r2, #48]	; 0x30
 800226a:	4b15      	ldr	r3, [pc, #84]	; (80022c0 <MX_GPIO_Init+0x98>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	607b      	str	r3, [r7, #4]
 8002274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	603b      	str	r3, [r7, #0]
 800227a:	4b11      	ldr	r3, [pc, #68]	; (80022c0 <MX_GPIO_Init+0x98>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	4a10      	ldr	r2, [pc, #64]	; (80022c0 <MX_GPIO_Init+0x98>)
 8002280:	f043 0304 	orr.w	r3, r3, #4
 8002284:	6313      	str	r3, [r2, #48]	; 0x30
 8002286:	4b0e      	ldr	r3, [pc, #56]	; (80022c0 <MX_GPIO_Init+0x98>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f003 0304 	and.w	r3, r3, #4
 800228e:	603b      	str	r3, [r7, #0]
 8002290:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(US_Trigger_GPIO_Port, US_Trigger_Pin, GPIO_PIN_RESET);
 8002292:	2200      	movs	r2, #0
 8002294:	2108      	movs	r1, #8
 8002296:	480b      	ldr	r0, [pc, #44]	; (80022c4 <MX_GPIO_Init+0x9c>)
 8002298:	f001 f9ce 	bl	8003638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : US_Trigger_Pin */
  GPIO_InitStruct.Pin = US_Trigger_Pin;
 800229c:	2308      	movs	r3, #8
 800229e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a0:	2301      	movs	r3, #1
 80022a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a8:	2300      	movs	r3, #0
 80022aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(US_Trigger_GPIO_Port, &GPIO_InitStruct);
 80022ac:	f107 030c 	add.w	r3, r7, #12
 80022b0:	4619      	mov	r1, r3
 80022b2:	4804      	ldr	r0, [pc, #16]	; (80022c4 <MX_GPIO_Init+0x9c>)
 80022b4:	f001 f826 	bl	8003304 <HAL_GPIO_Init>

}
 80022b8:	bf00      	nop
 80022ba:	3720      	adds	r7, #32
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40023800 	.word	0x40023800
 80022c4:	40020400 	.word	0x40020400

080022c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80022cc:	bf00      	nop
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
	...

080022d8 <StartMotor>:
extern TIM_HandleTypeDef htim8;
float g_TargetForward = 0, g_TargetTurn = 0;
uint8_t g_IsStart = 0;
uint32_t g_UpdateCountAfterCmd = 0;

void StartMotor(){
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_1);
 80022dc:	2100      	movs	r1, #0
 80022de:	480e      	ldr	r0, [pc, #56]	; (8002318 <StartMotor+0x40>)
 80022e0:	f001 fe84 	bl	8003fec <HAL_TIM_PWM_Start>
	htim8.Instance->CCR1 = 0;
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <StartMotor+0x40>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2200      	movs	r2, #0
 80022ea:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_2);
 80022ec:	2104      	movs	r1, #4
 80022ee:	480a      	ldr	r0, [pc, #40]	; (8002318 <StartMotor+0x40>)
 80022f0:	f001 fe7c 	bl	8003fec <HAL_TIM_PWM_Start>
	htim8.Instance->CCR2 = 0;
 80022f4:	4b08      	ldr	r3, [pc, #32]	; (8002318 <StartMotor+0x40>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2200      	movs	r2, #0
 80022fa:	639a      	str	r2, [r3, #56]	; 0x38
	g_TargetForward = 0;
 80022fc:	4b07      	ldr	r3, [pc, #28]	; (800231c <StartMotor+0x44>)
 80022fe:	f04f 0200 	mov.w	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
	g_TargetTurn = 0;
 8002304:	4b06      	ldr	r3, [pc, #24]	; (8002320 <StartMotor+0x48>)
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
	g_IsStart = 1;
 800230c:	4b05      	ldr	r3, [pc, #20]	; (8002324 <StartMotor+0x4c>)
 800230e:	2201      	movs	r2, #1
 8002310:	701a      	strb	r2, [r3, #0]
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000508 	.word	0x20000508
 800231c:	20000450 	.word	0x20000450
 8002320:	20000454 	.word	0x20000454
 8002324:	20000458 	.word	0x20000458

08002328 <StopMotor>:

void StopMotor(){
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim8,TIM_CHANNEL_1);
 800232c:	2100      	movs	r1, #0
 800232e:	480e      	ldr	r0, [pc, #56]	; (8002368 <StopMotor+0x40>)
 8002330:	f001 fe9a 	bl	8004068 <HAL_TIM_PWM_Stop>
	htim8.Instance->CCR1 = 0;
 8002334:	4b0c      	ldr	r3, [pc, #48]	; (8002368 <StopMotor+0x40>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2200      	movs	r2, #0
 800233a:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Stop(&htim8,TIM_CHANNEL_2);
 800233c:	2104      	movs	r1, #4
 800233e:	480a      	ldr	r0, [pc, #40]	; (8002368 <StopMotor+0x40>)
 8002340:	f001 fe92 	bl	8004068 <HAL_TIM_PWM_Stop>
	htim8.Instance->CCR2 = 0;
 8002344:	4b08      	ldr	r3, [pc, #32]	; (8002368 <StopMotor+0x40>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2200      	movs	r2, #0
 800234a:	639a      	str	r2, [r3, #56]	; 0x38
	g_TargetForward = 0;
 800234c:	4b07      	ldr	r3, [pc, #28]	; (800236c <StopMotor+0x44>)
 800234e:	f04f 0200 	mov.w	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
	g_TargetTurn = 0;
 8002354:	4b06      	ldr	r3, [pc, #24]	; (8002370 <StopMotor+0x48>)
 8002356:	f04f 0200 	mov.w	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
	g_IsStart = 0;
 800235c:	4b05      	ldr	r3, [pc, #20]	; (8002374 <StopMotor+0x4c>)
 800235e:	2200      	movs	r2, #0
 8002360:	701a      	strb	r2, [r3, #0]
}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20000508 	.word	0x20000508
 800236c:	20000450 	.word	0x20000450
 8002370:	20000454 	.word	0x20000454
 8002374:	20000458 	.word	0x20000458

08002378 <SetMotorSpeed>:

void SetMotorSpeed(float forward, float turn){
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002382:	edc7 0a00 	vstr	s1, [r7]
	if(g_IsStart == 0) StartMotor();
 8002386:	4b09      	ldr	r3, [pc, #36]	; (80023ac <SetMotorSpeed+0x34>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <SetMotorSpeed+0x1a>
 800238e:	f7ff ffa3 	bl	80022d8 <StartMotor>
	g_TargetForward = forward;
 8002392:	4a07      	ldr	r2, [pc, #28]	; (80023b0 <SetMotorSpeed+0x38>)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6013      	str	r3, [r2, #0]
	g_TargetTurn = turn;
 8002398:	4a06      	ldr	r2, [pc, #24]	; (80023b4 <SetMotorSpeed+0x3c>)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	6013      	str	r3, [r2, #0]
	g_UpdateCountAfterCmd = 0;
 800239e:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <SetMotorSpeed+0x40>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
}
 80023a4:	bf00      	nop
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	20000458 	.word	0x20000458
 80023b0:	20000450 	.word	0x20000450
 80023b4:	20000454 	.word	0x20000454
 80023b8:	2000045c 	.word	0x2000045c

080023bc <UpdateMotorSpeed>:

void UpdateMotorSpeed(){
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
	uint32_t minPulseF,maxPulseF,minPulseT,maxPulseT;
	uint32_t pwmF, pwmT;
	
	//jppulse
	minPulseF = MIN_PULSE+(MAX_PULSE-MIN_PULSE)*MIN_FORWARD;
 80023c2:	f240 532b 	movw	r3, #1323	; 0x52b
 80023c6:	617b      	str	r3, [r7, #20]
	maxPulseF = MIN_PULSE+(MAX_PULSE-MIN_PULSE)*MAX_FORWARD;
 80023c8:	f240 6354 	movw	r3, #1620	; 0x654
 80023cc:	613b      	str	r3, [r7, #16]
	minPulseT = MIN_PULSE+(MAX_PULSE-MIN_PULSE)*MIN_TURN;
 80023ce:	f240 5306 	movw	r3, #1286	; 0x506
 80023d2:	60fb      	str	r3, [r7, #12]
	maxPulseT = MIN_PULSE+(MAX_PULSE-MIN_PULSE)*MAX_TURN;
 80023d4:	f240 73ec 	movw	r3, #2028	; 0x7ec
 80023d8:	60bb      	str	r3, [r7, #8]
	//pnXpulse
	pwmF = minPulseF+(maxPulseF-minPulseF)*(g_TargetForward+1)*0.5f;
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	ee07 3a90 	vmov	s15, r3
 80023e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	ee07 3a90 	vmov	s15, r3
 80023ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023f2:	4b31      	ldr	r3, [pc, #196]	; (80024b8 <UpdateMotorSpeed+0xfc>)
 80023f4:	edd3 7a00 	vldr	s15, [r3]
 80023f8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80023fc:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002400:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002404:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002408:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800240c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002410:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002414:	ee17 3a90 	vmov	r3, s15
 8002418:	607b      	str	r3, [r7, #4]
	pwmT = minPulseT+(maxPulseT-minPulseT)*(g_TargetTurn+1)*0.5f;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	ee07 3a90 	vmov	s15, r3
 8002420:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002424:	68ba      	ldr	r2, [r7, #8]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	ee07 3a90 	vmov	s15, r3
 800242e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002432:	4b22      	ldr	r3, [pc, #136]	; (80024bc <UpdateMotorSpeed+0x100>)
 8002434:	edd3 7a00 	vldr	s15, [r3]
 8002438:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800243c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002440:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002444:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002448:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800244c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002450:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002454:	ee17 3a90 	vmov	r3, s15
 8002458:	603b      	str	r3, [r7, #0]
	
	//YWL@wupdateSOAN@
	if(g_UpdateCountAfterCmd++ > 30){
 800245a:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <UpdateMotorSpeed+0x104>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	1c5a      	adds	r2, r3, #1
 8002460:	4917      	ldr	r1, [pc, #92]	; (80024c0 <UpdateMotorSpeed+0x104>)
 8002462:	600a      	str	r2, [r1, #0]
 8002464:	2b1e      	cmp	r3, #30
 8002466:	d901      	bls.n	800246c <UpdateMotorSpeed+0xb0>
		StopMotor();
 8002468:	f7ff ff5e 	bl	8002328 <StopMotor>
	}
	
	//Fqhdouble click
	if(g_TargetForward > -0.05f && g_TargetForward < 0.05f){
 800246c:	4b12      	ldr	r3, [pc, #72]	; (80024b8 <UpdateMotorSpeed+0xfc>)
 800246e:	edd3 7a00 	vldr	s15, [r3]
 8002472:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80024c4 <UpdateMotorSpeed+0x108>
 8002476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800247a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247e:	dd0f      	ble.n	80024a0 <UpdateMotorSpeed+0xe4>
 8002480:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <UpdateMotorSpeed+0xfc>)
 8002482:	edd3 7a00 	vldr	s15, [r3]
 8002486:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80024c8 <UpdateMotorSpeed+0x10c>
 800248a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800248e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002492:	d505      	bpl.n	80024a0 <UpdateMotorSpeed+0xe4>
		htim8.Instance->CCR1 = MIN_PULSE;
 8002494:	4b0d      	ldr	r3, [pc, #52]	; (80024cc <UpdateMotorSpeed+0x110>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f44f 7208 	mov.w	r2, #544	; 0x220
 800249c:	635a      	str	r2, [r3, #52]	; 0x34
 800249e:	e003      	b.n	80024a8 <UpdateMotorSpeed+0xec>
	}
	else htim8.Instance->CCR1 = pwmF;
 80024a0:	4b0a      	ldr	r3, [pc, #40]	; (80024cc <UpdateMotorSpeed+0x110>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	635a      	str	r2, [r3, #52]	; 0x34
	htim8.Instance->CCR2 = pwmT;
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <UpdateMotorSpeed+0x110>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	683a      	ldr	r2, [r7, #0]
 80024ae:	639a      	str	r2, [r3, #56]	; 0x38
}
 80024b0:	bf00      	nop
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	20000450 	.word	0x20000450
 80024bc:	20000454 	.word	0x20000454
 80024c0:	2000045c 	.word	0x2000045c
 80024c4:	bd4ccccd 	.word	0xbd4ccccd
 80024c8:	3d4ccccd 	.word	0x3d4ccccd
 80024cc:	20000508 	.word	0x20000508

080024d0 <SendSensorStatus>:
static unsigned char g_StatusOutData;
#define STATUS_MSG_SIZE 128
char g_StatusMsg[STATUS_MSG_SIZE] = {0};


void SendSensorStatus(){
 80024d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024d4:	b0a1      	sub	sp, #132	; 0x84
 80024d6:	af0e      	add	r7, sp, #56	; 0x38
	float lat,lng;
	int len = 0;
 80024d8:	2300      	movs	r3, #0
 80024da:	647b      	str	r3, [r7, #68]	; 0x44
	GetGPSPos(&lat,&lng);
 80024dc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024e0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80024e4:	4611      	mov	r1, r2
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff faba 	bl	8001a60 <GetGPSPos>
	
	float distArr[6] = {0};
 80024ec:	f107 0320 	add.w	r3, r7, #32
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	609a      	str	r2, [r3, #8]
 80024f8:	60da      	str	r2, [r3, #12]
 80024fa:	611a      	str	r2, [r3, #16]
 80024fc:	615a      	str	r2, [r3, #20]
	GetUltrasoundDist(distArr);
 80024fe:	f107 0320 	add.w	r3, r7, #32
 8002502:	4618      	mov	r0, r3
 8002504:	f000 fcba 	bl	8002e7c <GetUltrasoundDist>
	
	memset(g_StatusMsg,0,STATUS_MSG_SIZE);
 8002508:	2280      	movs	r2, #128	; 0x80
 800250a:	2100      	movs	r1, #0
 800250c:	4839      	ldr	r0, [pc, #228]	; (80025f4 <SendSensorStatus+0x124>)
 800250e:	f003 fe03 	bl	8006118 <memset>
	sprintf(g_StatusMsg,"%f,%f,%f,%f,%f,%f,%f,%f\r\n",lat,lng,distArr[US_LF],distArr[US_F],distArr[US_RF],distArr[US_LB],distArr[US_B],distArr[US_RB]);
 8002512:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002514:	4618      	mov	r0, r3
 8002516:	f7fe f817 	bl	8000548 <__aeabi_f2d>
 800251a:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800251e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002520:	4618      	mov	r0, r3
 8002522:	f7fe f811 	bl	8000548 <__aeabi_f2d>
 8002526:	4682      	mov	sl, r0
 8002528:	468b      	mov	fp, r1
 800252a:	6a3b      	ldr	r3, [r7, #32]
 800252c:	4618      	mov	r0, r3
 800252e:	f7fe f80b 	bl	8000548 <__aeabi_f2d>
 8002532:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002538:	4618      	mov	r0, r3
 800253a:	f7fe f805 	bl	8000548 <__aeabi_f2d>
 800253e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002544:	4618      	mov	r0, r3
 8002546:	f7fd ffff 	bl	8000548 <__aeabi_f2d>
 800254a:	e9c7 0100 	strd	r0, r1, [r7]
 800254e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002550:	4618      	mov	r0, r3
 8002552:	f7fd fff9 	bl	8000548 <__aeabi_f2d>
 8002556:	4680      	mov	r8, r0
 8002558:	4689      	mov	r9, r1
 800255a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800255c:	4618      	mov	r0, r3
 800255e:	f7fd fff3 	bl	8000548 <__aeabi_f2d>
 8002562:	4605      	mov	r5, r0
 8002564:	460e      	mov	r6, r1
 8002566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002568:	4618      	mov	r0, r3
 800256a:	f7fd ffed 	bl	8000548 <__aeabi_f2d>
 800256e:	4603      	mov	r3, r0
 8002570:	460c      	mov	r4, r1
 8002572:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8002576:	e9cd 560a 	strd	r5, r6, [sp, #40]	; 0x28
 800257a:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800257e:	ed97 7b00 	vldr	d7, [r7]
 8002582:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002586:	ed97 7b02 	vldr	d7, [r7, #8]
 800258a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800258e:	ed97 7b04 	vldr	d7, [r7, #16]
 8002592:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002596:	e9cd ab00 	strd	sl, fp, [sp]
 800259a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800259e:	4916      	ldr	r1, [pc, #88]	; (80025f8 <SendSensorStatus+0x128>)
 80025a0:	4814      	ldr	r0, [pc, #80]	; (80025f4 <SendSensorStatus+0x124>)
 80025a2:	f003 fdc1 	bl	8006128 <siprintf>
	//HAL_UART_Transmit(&huart1, (uint8_t*)g_Msg,MSG_SIZE,1000);
	
	//put data into g_TxBuffer
	len = strlen(g_StatusMsg);
 80025a6:	4813      	ldr	r0, [pc, #76]	; (80025f4 <SendSensorStatus+0x124>)
 80025a8:	f7fd fe12 	bl	80001d0 <strlen>
 80025ac:	4603      	mov	r3, r0
 80025ae:	647b      	str	r3, [r7, #68]	; 0x44
	unsigned short num = FIFOBufferPutData(&g_StatusTxBuffer,(unsigned char*)g_StatusMsg,len);
 80025b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	461a      	mov	r2, r3
 80025b6:	490f      	ldr	r1, [pc, #60]	; (80025f4 <SendSensorStatus+0x124>)
 80025b8:	4810      	ldr	r0, [pc, #64]	; (80025fc <SendSensorStatus+0x12c>)
 80025ba:	f7fe fd89 	bl	80010d0 <FIFOBufferPutData>
 80025be:	4603      	mov	r3, r0
 80025c0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	//if(num == 0) return;	//F
	
	//YSbN}l
	if(huart1.gState == HAL_UART_STATE_READY){
 80025c4:	4b0e      	ldr	r3, [pc, #56]	; (8002600 <SendSensorStatus+0x130>)
 80025c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	2b20      	cmp	r3, #32
 80025ce:	d10c      	bne.n	80025ea <SendSensorStatus+0x11a>
		if(FIFOBufferGetData(&g_StatusTxBuffer,&g_StatusOutData,1)){
 80025d0:	2201      	movs	r2, #1
 80025d2:	490c      	ldr	r1, [pc, #48]	; (8002604 <SendSensorStatus+0x134>)
 80025d4:	4809      	ldr	r0, [pc, #36]	; (80025fc <SendSensorStatus+0x12c>)
 80025d6:	f7fe fd40 	bl	800105a <FIFOBufferGetData>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d004      	beq.n	80025ea <SendSensorStatus+0x11a>
			HAL_UART_Transmit_IT(&huart1, &g_StatusOutData,1);
 80025e0:	2201      	movs	r2, #1
 80025e2:	4908      	ldr	r1, [pc, #32]	; (8002604 <SendSensorStatus+0x134>)
 80025e4:	4806      	ldr	r0, [pc, #24]	; (8002600 <SendSensorStatus+0x130>)
 80025e6:	f002 ff22 	bl	800542e <HAL_UART_Transmit_IT>
		}
	}
}
 80025ea:	bf00      	nop
 80025ec:	374c      	adds	r7, #76	; 0x4c
 80025ee:	46bd      	mov	sp, r7
 80025f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025f4:	20000464 	.word	0x20000464
 80025f8:	080088e0 	.word	0x080088e0
 80025fc:	20000688 	.word	0x20000688
 8002600:	20000608 	.word	0x20000608
 8002604:	20000460 	.word	0x20000460

08002608 <ContinueStatusSend>:

void ContinueStatusSend(UART_HandleTypeDef *UartHandle){
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
	if(UartHandle->Instance != USART1) return;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a0a      	ldr	r2, [pc, #40]	; (8002640 <ContinueStatusSend+0x38>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d10d      	bne.n	8002636 <ContinueStatusSend+0x2e>
	
	//pGg_TxBufferN~eU@
  if(FIFOBufferGetData(&g_StatusTxBuffer,&g_StatusOutData,1)){
 800261a:	2201      	movs	r2, #1
 800261c:	4909      	ldr	r1, [pc, #36]	; (8002644 <ContinueStatusSend+0x3c>)
 800261e:	480a      	ldr	r0, [pc, #40]	; (8002648 <ContinueStatusSend+0x40>)
 8002620:	f7fe fd1b 	bl	800105a <FIFOBufferGetData>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d006      	beq.n	8002638 <ContinueStatusSend+0x30>
		HAL_UART_Transmit_IT(&huart1, &g_StatusOutData,1);
 800262a:	2201      	movs	r2, #1
 800262c:	4905      	ldr	r1, [pc, #20]	; (8002644 <ContinueStatusSend+0x3c>)
 800262e:	4807      	ldr	r0, [pc, #28]	; (800264c <ContinueStatusSend+0x44>)
 8002630:	f002 fefd 	bl	800542e <HAL_UART_Transmit_IT>
 8002634:	e000      	b.n	8002638 <ContinueStatusSend+0x30>
	if(UartHandle->Instance != USART1) return;
 8002636:	bf00      	nop
	}
}
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40011000 	.word	0x40011000
 8002644:	20000460 	.word	0x20000460
 8002648:	20000688 	.word	0x20000688
 800264c:	20000608 	.word	0x20000608

08002650 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002656:	2300      	movs	r3, #0
 8002658:	607b      	str	r3, [r7, #4]
 800265a:	4b10      	ldr	r3, [pc, #64]	; (800269c <HAL_MspInit+0x4c>)
 800265c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265e:	4a0f      	ldr	r2, [pc, #60]	; (800269c <HAL_MspInit+0x4c>)
 8002660:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002664:	6453      	str	r3, [r2, #68]	; 0x44
 8002666:	4b0d      	ldr	r3, [pc, #52]	; (800269c <HAL_MspInit+0x4c>)
 8002668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800266e:	607b      	str	r3, [r7, #4]
 8002670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002672:	2300      	movs	r3, #0
 8002674:	603b      	str	r3, [r7, #0]
 8002676:	4b09      	ldr	r3, [pc, #36]	; (800269c <HAL_MspInit+0x4c>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	4a08      	ldr	r2, [pc, #32]	; (800269c <HAL_MspInit+0x4c>)
 800267c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002680:	6413      	str	r3, [r2, #64]	; 0x40
 8002682:	4b06      	ldr	r3, [pc, #24]	; (800269c <HAL_MspInit+0x4c>)
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268a:	603b      	str	r3, [r7, #0]
 800268c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	40023800 	.word	0x40023800

080026a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b08e      	sub	sp, #56	; 0x38
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	605a      	str	r2, [r3, #4]
 80026b2:	609a      	str	r2, [r3, #8]
 80026b4:	60da      	str	r2, [r3, #12]
 80026b6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026c0:	d134      	bne.n	800272c <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	623b      	str	r3, [r7, #32]
 80026c6:	4b5f      	ldr	r3, [pc, #380]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	4a5e      	ldr	r2, [pc, #376]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	6413      	str	r3, [r2, #64]	; 0x40
 80026d2:	4b5c      	ldr	r3, [pc, #368]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 80026d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	623b      	str	r3, [r7, #32]
 80026dc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]
 80026e2:	4b58      	ldr	r3, [pc, #352]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	4a57      	ldr	r2, [pc, #348]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 80026e8:	f043 0301 	orr.w	r3, r3, #1
 80026ec:	6313      	str	r3, [r2, #48]	; 0x30
 80026ee:	4b55      	ldr	r3, [pc, #340]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	61fb      	str	r3, [r7, #28]
 80026f8:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = US_LB_Receive_Pin|US_B_Receive_Pin|US_RB_Receive_Pin;
 80026fa:	230e      	movs	r3, #14
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fe:	2302      	movs	r3, #2
 8002700:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002702:	2302      	movs	r3, #2
 8002704:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002706:	2300      	movs	r3, #0
 8002708:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800270a:	2301      	movs	r3, #1
 800270c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002712:	4619      	mov	r1, r3
 8002714:	484c      	ldr	r0, [pc, #304]	; (8002848 <HAL_TIM_Base_MspInit+0x1a8>)
 8002716:	f000 fdf5 	bl	8003304 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800271a:	2200      	movs	r2, #0
 800271c:	2100      	movs	r1, #0
 800271e:	201c      	movs	r0, #28
 8002720:	f000 fd97 	bl	8003252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002724:	201c      	movs	r0, #28
 8002726:	f000 fdb0 	bl	800328a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800272a:	e086      	b.n	800283a <HAL_TIM_Base_MspInit+0x19a>
  else if(htim_base->Instance==TIM3)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a46      	ldr	r2, [pc, #280]	; (800284c <HAL_TIM_Base_MspInit+0x1ac>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d152      	bne.n	80027dc <HAL_TIM_Base_MspInit+0x13c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	61bb      	str	r3, [r7, #24]
 800273a:	4b42      	ldr	r3, [pc, #264]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	4a41      	ldr	r2, [pc, #260]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 8002740:	f043 0302 	orr.w	r3, r3, #2
 8002744:	6413      	str	r3, [r2, #64]	; 0x40
 8002746:	4b3f      	ldr	r3, [pc, #252]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	61bb      	str	r3, [r7, #24]
 8002750:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	617b      	str	r3, [r7, #20]
 8002756:	4b3b      	ldr	r3, [pc, #236]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	4a3a      	ldr	r2, [pc, #232]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 800275c:	f043 0301 	orr.w	r3, r3, #1
 8002760:	6313      	str	r3, [r2, #48]	; 0x30
 8002762:	4b38      	ldr	r3, [pc, #224]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	617b      	str	r3, [r7, #20]
 800276c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800276e:	2300      	movs	r3, #0
 8002770:	613b      	str	r3, [r7, #16]
 8002772:	4b34      	ldr	r3, [pc, #208]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	4a33      	ldr	r2, [pc, #204]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 8002778:	f043 0302 	orr.w	r3, r3, #2
 800277c:	6313      	str	r3, [r2, #48]	; 0x30
 800277e:	4b31      	ldr	r3, [pc, #196]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	613b      	str	r3, [r7, #16]
 8002788:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = US_LF_Receive_Pin|US_F_Receive_Pin;
 800278a:	23c0      	movs	r3, #192	; 0xc0
 800278c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278e:	2302      	movs	r3, #2
 8002790:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002792:	2302      	movs	r3, #2
 8002794:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002796:	2300      	movs	r3, #0
 8002798:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800279a:	2302      	movs	r3, #2
 800279c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027a2:	4619      	mov	r1, r3
 80027a4:	4828      	ldr	r0, [pc, #160]	; (8002848 <HAL_TIM_Base_MspInit+0x1a8>)
 80027a6:	f000 fdad 	bl	8003304 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = US_RF_Receive_Pin;
 80027aa:	2301      	movs	r3, #1
 80027ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ae:	2302      	movs	r3, #2
 80027b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80027b2:	2302      	movs	r3, #2
 80027b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b6:	2300      	movs	r3, #0
 80027b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80027ba:	2302      	movs	r3, #2
 80027bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(US_RF_Receive_GPIO_Port, &GPIO_InitStruct);
 80027be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027c2:	4619      	mov	r1, r3
 80027c4:	4822      	ldr	r0, [pc, #136]	; (8002850 <HAL_TIM_Base_MspInit+0x1b0>)
 80027c6:	f000 fd9d 	bl	8003304 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80027ca:	2200      	movs	r2, #0
 80027cc:	2100      	movs	r1, #0
 80027ce:	201d      	movs	r0, #29
 80027d0:	f000 fd3f 	bl	8003252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80027d4:	201d      	movs	r0, #29
 80027d6:	f000 fd58 	bl	800328a <HAL_NVIC_EnableIRQ>
}
 80027da:	e02e      	b.n	800283a <HAL_TIM_Base_MspInit+0x19a>
  else if(htim_base->Instance==TIM4)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a1c      	ldr	r2, [pc, #112]	; (8002854 <HAL_TIM_Base_MspInit+0x1b4>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d116      	bne.n	8002814 <HAL_TIM_Base_MspInit+0x174>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	60fb      	str	r3, [r7, #12]
 80027ea:	4b16      	ldr	r3, [pc, #88]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	4a15      	ldr	r2, [pc, #84]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 80027f0:	f043 0304 	orr.w	r3, r3, #4
 80027f4:	6413      	str	r3, [r2, #64]	; 0x40
 80027f6:	4b13      	ldr	r3, [pc, #76]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	60fb      	str	r3, [r7, #12]
 8002800:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002802:	2200      	movs	r2, #0
 8002804:	2100      	movs	r1, #0
 8002806:	201e      	movs	r0, #30
 8002808:	f000 fd23 	bl	8003252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800280c:	201e      	movs	r0, #30
 800280e:	f000 fd3c 	bl	800328a <HAL_NVIC_EnableIRQ>
}
 8002812:	e012      	b.n	800283a <HAL_TIM_Base_MspInit+0x19a>
  else if(htim_base->Instance==TIM8)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a0f      	ldr	r2, [pc, #60]	; (8002858 <HAL_TIM_Base_MspInit+0x1b8>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d10d      	bne.n	800283a <HAL_TIM_Base_MspInit+0x19a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	60bb      	str	r3, [r7, #8]
 8002822:	4b08      	ldr	r3, [pc, #32]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 8002824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002826:	4a07      	ldr	r2, [pc, #28]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 8002828:	f043 0302 	orr.w	r3, r3, #2
 800282c:	6453      	str	r3, [r2, #68]	; 0x44
 800282e:	4b05      	ldr	r3, [pc, #20]	; (8002844 <HAL_TIM_Base_MspInit+0x1a4>)
 8002830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	60bb      	str	r3, [r7, #8]
 8002838:	68bb      	ldr	r3, [r7, #8]
}
 800283a:	bf00      	nop
 800283c:	3738      	adds	r7, #56	; 0x38
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40023800 	.word	0x40023800
 8002848:	40020000 	.word	0x40020000
 800284c:	40000400 	.word	0x40000400
 8002850:	40020400 	.word	0x40020400
 8002854:	40000800 	.word	0x40000800
 8002858:	40010400 	.word	0x40010400

0800285c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b088      	sub	sp, #32
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002864:	f107 030c 	add.w	r3, r7, #12
 8002868:	2200      	movs	r2, #0
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	605a      	str	r2, [r3, #4]
 800286e:	609a      	str	r2, [r3, #8]
 8002870:	60da      	str	r2, [r3, #12]
 8002872:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a12      	ldr	r2, [pc, #72]	; (80028c4 <HAL_TIM_MspPostInit+0x68>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d11d      	bne.n	80028ba <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	4b11      	ldr	r3, [pc, #68]	; (80028c8 <HAL_TIM_MspPostInit+0x6c>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002886:	4a10      	ldr	r2, [pc, #64]	; (80028c8 <HAL_TIM_MspPostInit+0x6c>)
 8002888:	f043 0304 	orr.w	r3, r3, #4
 800288c:	6313      	str	r3, [r2, #48]	; 0x30
 800288e:	4b0e      	ldr	r3, [pc, #56]	; (80028c8 <HAL_TIM_MspPostInit+0x6c>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = Motor_Forward_Pin|Motor_Turn_Pin;
 800289a:	23c0      	movs	r3, #192	; 0xc0
 800289c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289e:	2302      	movs	r3, #2
 80028a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a6:	2300      	movs	r3, #0
 80028a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80028aa:	2303      	movs	r3, #3
 80028ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028ae:	f107 030c 	add.w	r3, r7, #12
 80028b2:	4619      	mov	r1, r3
 80028b4:	4805      	ldr	r0, [pc, #20]	; (80028cc <HAL_TIM_MspPostInit+0x70>)
 80028b6:	f000 fd25 	bl	8003304 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80028ba:	bf00      	nop
 80028bc:	3720      	adds	r7, #32
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40010400 	.word	0x40010400
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40020800 	.word	0x40020800

080028d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b08c      	sub	sp, #48	; 0x30
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d8:	f107 031c 	add.w	r3, r7, #28
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	60da      	str	r2, [r3, #12]
 80028e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a3b      	ldr	r2, [pc, #236]	; (80029dc <HAL_UART_MspInit+0x10c>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d135      	bne.n	800295e <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028f2:	2300      	movs	r3, #0
 80028f4:	61bb      	str	r3, [r7, #24]
 80028f6:	4b3a      	ldr	r3, [pc, #232]	; (80029e0 <HAL_UART_MspInit+0x110>)
 80028f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fa:	4a39      	ldr	r2, [pc, #228]	; (80029e0 <HAL_UART_MspInit+0x110>)
 80028fc:	f043 0310 	orr.w	r3, r3, #16
 8002900:	6453      	str	r3, [r2, #68]	; 0x44
 8002902:	4b37      	ldr	r3, [pc, #220]	; (80029e0 <HAL_UART_MspInit+0x110>)
 8002904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002906:	f003 0310 	and.w	r3, r3, #16
 800290a:	61bb      	str	r3, [r7, #24]
 800290c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	617b      	str	r3, [r7, #20]
 8002912:	4b33      	ldr	r3, [pc, #204]	; (80029e0 <HAL_UART_MspInit+0x110>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002916:	4a32      	ldr	r2, [pc, #200]	; (80029e0 <HAL_UART_MspInit+0x110>)
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	6313      	str	r3, [r2, #48]	; 0x30
 800291e:	4b30      	ldr	r3, [pc, #192]	; (80029e0 <HAL_UART_MspInit+0x110>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	617b      	str	r3, [r7, #20]
 8002928:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Master_TX_Pin|Master_RX_Pin;
 800292a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800292e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002930:	2302      	movs	r3, #2
 8002932:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002934:	2300      	movs	r3, #0
 8002936:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002938:	2303      	movs	r3, #3
 800293a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800293c:	2307      	movs	r3, #7
 800293e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002940:	f107 031c 	add.w	r3, r7, #28
 8002944:	4619      	mov	r1, r3
 8002946:	4827      	ldr	r0, [pc, #156]	; (80029e4 <HAL_UART_MspInit+0x114>)
 8002948:	f000 fcdc 	bl	8003304 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800294c:	2200      	movs	r2, #0
 800294e:	2100      	movs	r1, #0
 8002950:	2025      	movs	r0, #37	; 0x25
 8002952:	f000 fc7e 	bl	8003252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002956:	2025      	movs	r0, #37	; 0x25
 8002958:	f000 fc97 	bl	800328a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800295c:	e039      	b.n	80029d2 <HAL_UART_MspInit+0x102>
  else if(huart->Instance==USART3)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a21      	ldr	r2, [pc, #132]	; (80029e8 <HAL_UART_MspInit+0x118>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d134      	bne.n	80029d2 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002968:	2300      	movs	r3, #0
 800296a:	613b      	str	r3, [r7, #16]
 800296c:	4b1c      	ldr	r3, [pc, #112]	; (80029e0 <HAL_UART_MspInit+0x110>)
 800296e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002970:	4a1b      	ldr	r2, [pc, #108]	; (80029e0 <HAL_UART_MspInit+0x110>)
 8002972:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002976:	6413      	str	r3, [r2, #64]	; 0x40
 8002978:	4b19      	ldr	r3, [pc, #100]	; (80029e0 <HAL_UART_MspInit+0x110>)
 800297a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002980:	613b      	str	r3, [r7, #16]
 8002982:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002984:	2300      	movs	r3, #0
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	4b15      	ldr	r3, [pc, #84]	; (80029e0 <HAL_UART_MspInit+0x110>)
 800298a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298c:	4a14      	ldr	r2, [pc, #80]	; (80029e0 <HAL_UART_MspInit+0x110>)
 800298e:	f043 0304 	orr.w	r3, r3, #4
 8002992:	6313      	str	r3, [r2, #48]	; 0x30
 8002994:	4b12      	ldr	r3, [pc, #72]	; (80029e0 <HAL_UART_MspInit+0x110>)
 8002996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	60fb      	str	r3, [r7, #12]
 800299e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 80029a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80029a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a6:	2302      	movs	r3, #2
 80029a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ae:	2303      	movs	r3, #3
 80029b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029b2:	2307      	movs	r3, #7
 80029b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029b6:	f107 031c 	add.w	r3, r7, #28
 80029ba:	4619      	mov	r1, r3
 80029bc:	480b      	ldr	r0, [pc, #44]	; (80029ec <HAL_UART_MspInit+0x11c>)
 80029be:	f000 fca1 	bl	8003304 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80029c2:	2200      	movs	r2, #0
 80029c4:	2100      	movs	r1, #0
 80029c6:	2027      	movs	r0, #39	; 0x27
 80029c8:	f000 fc43 	bl	8003252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80029cc:	2027      	movs	r0, #39	; 0x27
 80029ce:	f000 fc5c 	bl	800328a <HAL_NVIC_EnableIRQ>
}
 80029d2:	bf00      	nop
 80029d4:	3730      	adds	r7, #48	; 0x30
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40011000 	.word	0x40011000
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40020000 	.word	0x40020000
 80029e8:	40004800 	.word	0x40004800
 80029ec:	40020800 	.word	0x40020800

080029f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80029f4:	bf00      	nop
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	StopMotor();
 8002a02:	f7ff fc91 	bl	8002328 <StopMotor>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a06:	e7fe      	b.n	8002a06 <HardFault_Handler+0x8>

08002a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a0c:	e7fe      	b.n	8002a0c <MemManage_Handler+0x4>

08002a0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a12:	e7fe      	b.n	8002a12 <BusFault_Handler+0x4>

08002a14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a18:	e7fe      	b.n	8002a18 <UsageFault_Handler+0x4>

08002a1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a1e:	bf00      	nop
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a36:	b480      	push	{r7}
 8002a38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a48:	f000 fae6 	bl	8003018 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a4c:	bf00      	nop
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a54:	4802      	ldr	r0, [pc, #8]	; (8002a60 <TIM2_IRQHandler+0x10>)
 8002a56:	f001 fbfd 	bl	8004254 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a5a:	bf00      	nop
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20000648 	.word	0x20000648

08002a64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a68:	4802      	ldr	r0, [pc, #8]	; (8002a74 <TIM3_IRQHandler+0x10>)
 8002a6a:	f001 fbf3 	bl	8004254 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	200005c8 	.word	0x200005c8

08002a78 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002a7c:	4802      	ldr	r0, [pc, #8]	; (8002a88 <TIM4_IRQHandler+0x10>)
 8002a7e:	f001 fbe9 	bl	8004254 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002a82:	bf00      	nop
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	20000548 	.word	0x20000548

08002a8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a90:	4802      	ldr	r0, [pc, #8]	; (8002a9c <USART1_IRQHandler+0x10>)
 8002a92:	f002 fd67 	bl	8005564 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a96:	bf00      	nop
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000608 	.word	0x20000608

08002aa0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002aa4:	4802      	ldr	r0, [pc, #8]	; (8002ab0 <USART3_IRQHandler+0x10>)
 8002aa6:	f002 fd5d 	bl	8005564 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	20000588 	.word	0x20000588

08002ab4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002abc:	4a14      	ldr	r2, [pc, #80]	; (8002b10 <_sbrk+0x5c>)
 8002abe:	4b15      	ldr	r3, [pc, #84]	; (8002b14 <_sbrk+0x60>)
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ac8:	4b13      	ldr	r3, [pc, #76]	; (8002b18 <_sbrk+0x64>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d102      	bne.n	8002ad6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ad0:	4b11      	ldr	r3, [pc, #68]	; (8002b18 <_sbrk+0x64>)
 8002ad2:	4a12      	ldr	r2, [pc, #72]	; (8002b1c <_sbrk+0x68>)
 8002ad4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ad6:	4b10      	ldr	r3, [pc, #64]	; (8002b18 <_sbrk+0x64>)
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4413      	add	r3, r2
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d207      	bcs.n	8002af4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ae4:	f003 faee 	bl	80060c4 <__errno>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	230c      	movs	r3, #12
 8002aec:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002aee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002af2:	e009      	b.n	8002b08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002af4:	4b08      	ldr	r3, [pc, #32]	; (8002b18 <_sbrk+0x64>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002afa:	4b07      	ldr	r3, [pc, #28]	; (8002b18 <_sbrk+0x64>)
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4413      	add	r3, r2
 8002b02:	4a05      	ldr	r2, [pc, #20]	; (8002b18 <_sbrk+0x64>)
 8002b04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b06:	68fb      	ldr	r3, [r7, #12]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	20020000 	.word	0x20020000
 8002b14:	00000400 	.word	0x00000400
 8002b18:	200004e4 	.word	0x200004e4
 8002b1c:	20000798 	.word	0x20000798

08002b20 <StartUltrasound>:
	UltrasoundInstance* pRB;
}UltrasoundResource;

static UltrasoundResource g_UR;

void StartUltrasound(UltrasoundInstance* pInstance){
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
	switch(pInstance->dir){
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	2b05      	cmp	r3, #5
 8002b2e:	d83f      	bhi.n	8002bb0 <StartUltrasound+0x90>
 8002b30:	a201      	add	r2, pc, #4	; (adr r2, 8002b38 <StartUltrasound+0x18>)
 8002b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b36:	bf00      	nop
 8002b38:	08002b51 	.word	0x08002b51
 8002b3c:	08002b61 	.word	0x08002b61
 8002b40:	08002b71 	.word	0x08002b71
 8002b44:	08002b81 	.word	0x08002b81
 8002b48:	08002b91 	.word	0x08002b91
 8002b4c:	08002ba1 	.word	0x08002ba1
		case US_LF:
			g_UR.pLF = pInstance;
 8002b50:	4a1a      	ldr	r2, [pc, #104]	; (8002bbc <StartUltrasound+0x9c>)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6013      	str	r3, [r2, #0]
			HAL_TIM_IC_Start_IT(&htim3,TIM_CHANNEL_1);
 8002b56:	2100      	movs	r1, #0
 8002b58:	4819      	ldr	r0, [pc, #100]	; (8002bc0 <StartUltrasound+0xa0>)
 8002b5a:	f001 fb13 	bl	8004184 <HAL_TIM_IC_Start_IT>
			break;
 8002b5e:	e028      	b.n	8002bb2 <StartUltrasound+0x92>
		case US_F:
			g_UR.pF = pInstance;
 8002b60:	4a16      	ldr	r2, [pc, #88]	; (8002bbc <StartUltrasound+0x9c>)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6053      	str	r3, [r2, #4]
			HAL_TIM_IC_Start_IT(&htim3,TIM_CHANNEL_2);
 8002b66:	2104      	movs	r1, #4
 8002b68:	4815      	ldr	r0, [pc, #84]	; (8002bc0 <StartUltrasound+0xa0>)
 8002b6a:	f001 fb0b 	bl	8004184 <HAL_TIM_IC_Start_IT>
			break;
 8002b6e:	e020      	b.n	8002bb2 <StartUltrasound+0x92>
		case US_RF:
			g_UR.pRF = pInstance;
 8002b70:	4a12      	ldr	r2, [pc, #72]	; (8002bbc <StartUltrasound+0x9c>)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6093      	str	r3, [r2, #8]
			HAL_TIM_IC_Start_IT(&htim3,TIM_CHANNEL_3);
 8002b76:	2108      	movs	r1, #8
 8002b78:	4811      	ldr	r0, [pc, #68]	; (8002bc0 <StartUltrasound+0xa0>)
 8002b7a:	f001 fb03 	bl	8004184 <HAL_TIM_IC_Start_IT>
			break;
 8002b7e:	e018      	b.n	8002bb2 <StartUltrasound+0x92>
		case US_LB:
			g_UR.pLB = pInstance;
 8002b80:	4a0e      	ldr	r2, [pc, #56]	; (8002bbc <StartUltrasound+0x9c>)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	60d3      	str	r3, [r2, #12]
			HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_2);
 8002b86:	2104      	movs	r1, #4
 8002b88:	480e      	ldr	r0, [pc, #56]	; (8002bc4 <StartUltrasound+0xa4>)
 8002b8a:	f001 fafb 	bl	8004184 <HAL_TIM_IC_Start_IT>
			break;
 8002b8e:	e010      	b.n	8002bb2 <StartUltrasound+0x92>
		case US_B:
			g_UR.pB = pInstance;
 8002b90:	4a0a      	ldr	r2, [pc, #40]	; (8002bbc <StartUltrasound+0x9c>)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6113      	str	r3, [r2, #16]
			HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_3);
 8002b96:	2108      	movs	r1, #8
 8002b98:	480a      	ldr	r0, [pc, #40]	; (8002bc4 <StartUltrasound+0xa4>)
 8002b9a:	f001 faf3 	bl	8004184 <HAL_TIM_IC_Start_IT>
			break;
 8002b9e:	e008      	b.n	8002bb2 <StartUltrasound+0x92>
		case US_RB:
			g_UR.pRB = pInstance;
 8002ba0:	4a06      	ldr	r2, [pc, #24]	; (8002bbc <StartUltrasound+0x9c>)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6153      	str	r3, [r2, #20]
			HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_4);
 8002ba6:	210c      	movs	r1, #12
 8002ba8:	4806      	ldr	r0, [pc, #24]	; (8002bc4 <StartUltrasound+0xa4>)
 8002baa:	f001 faeb 	bl	8004184 <HAL_TIM_IC_Start_IT>
			break;
 8002bae:	e000      	b.n	8002bb2 <StartUltrasound+0x92>
		default:
			break;
 8002bb0:	bf00      	nop
	}
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	200004e8 	.word	0x200004e8
 8002bc0:	200005c8 	.word	0x200005c8
 8002bc4:	20000648 	.word	0x20000648

08002bc8 <SendUltrasoundTrigger>:
			break;
	}
}


void SendUltrasoundTrigger(){
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(US_Trigger_GPIO_Port,US_Trigger_Pin,GPIO_PIN_SET);
 8002bcc:	2201      	movs	r2, #1
 8002bce:	2108      	movs	r1, #8
 8002bd0:	4806      	ldr	r0, [pc, #24]	; (8002bec <SendUltrasoundTrigger+0x24>)
 8002bd2:	f000 fd31 	bl	8003638 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	f000 fa3e 	bl	8003058 <HAL_Delay>
	HAL_GPIO_WritePin(US_Trigger_GPIO_Port,US_Trigger_Pin,GPIO_PIN_RESET);
 8002bdc:	2200      	movs	r2, #0
 8002bde:	2108      	movs	r1, #8
 8002be0:	4802      	ldr	r0, [pc, #8]	; (8002bec <SendUltrasoundTrigger+0x24>)
 8002be2:	f000 fd29 	bl	8003638 <HAL_GPIO_WritePin>
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	40020400 	.word	0x40020400

08002bf0 <ComputeUltrasoundDist>:

void ComputeUltrasoundDist(TIM_HandleTypeDef *htim){
 8002bf0:	b590      	push	{r4, r7, lr}
 8002bf2:	b087      	sub	sp, #28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
	UltrasoundInstance* target = NULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	617b      	str	r3, [r7, #20]
	uint32_t channel = 0;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	613b      	str	r3, [r7, #16]
	int diff = 0;
 8002c00:	2300      	movs	r3, #0
 8002c02:	60fb      	str	r3, [r7, #12]
	
	if(htim->Instance == TIM3){
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a8f      	ldr	r2, [pc, #572]	; (8002e48 <ComputeUltrasoundDist+0x258>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d11a      	bne.n	8002c44 <ComputeUltrasoundDist+0x54>
		switch(htim->Channel){
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	7f1b      	ldrb	r3, [r3, #28]
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d00a      	beq.n	8002c2c <ComputeUltrasoundDist+0x3c>
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	d00e      	beq.n	8002c38 <ComputeUltrasoundDist+0x48>
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d000      	beq.n	8002c20 <ComputeUltrasoundDist+0x30>
			case HAL_TIM_ACTIVE_CHANNEL_3:
				target = g_UR.pRF;
				channel = TIM_CHANNEL_3;
				break;
			default:
				break;
 8002c1e:	e032      	b.n	8002c86 <ComputeUltrasoundDist+0x96>
				target = g_UR.pLF;
 8002c20:	4b8a      	ldr	r3, [pc, #552]	; (8002e4c <ComputeUltrasoundDist+0x25c>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	617b      	str	r3, [r7, #20]
				channel = TIM_CHANNEL_1;
 8002c26:	2300      	movs	r3, #0
 8002c28:	613b      	str	r3, [r7, #16]
				break;
 8002c2a:	e02c      	b.n	8002c86 <ComputeUltrasoundDist+0x96>
				target = g_UR.pF;
 8002c2c:	4b87      	ldr	r3, [pc, #540]	; (8002e4c <ComputeUltrasoundDist+0x25c>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	617b      	str	r3, [r7, #20]
				channel = TIM_CHANNEL_2;
 8002c32:	2304      	movs	r3, #4
 8002c34:	613b      	str	r3, [r7, #16]
				break;
 8002c36:	e026      	b.n	8002c86 <ComputeUltrasoundDist+0x96>
				target = g_UR.pRF;
 8002c38:	4b84      	ldr	r3, [pc, #528]	; (8002e4c <ComputeUltrasoundDist+0x25c>)
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	617b      	str	r3, [r7, #20]
				channel = TIM_CHANNEL_3;
 8002c3e:	2308      	movs	r3, #8
 8002c40:	613b      	str	r3, [r7, #16]
				break;
 8002c42:	e020      	b.n	8002c86 <ComputeUltrasoundDist+0x96>
		}
	}
	else if(htim->Instance == TIM2){
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c4c:	d11a      	bne.n	8002c84 <ComputeUltrasoundDist+0x94>
		switch(htim->Channel){
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	7f1b      	ldrb	r3, [r3, #28]
 8002c52:	2b04      	cmp	r3, #4
 8002c54:	d00a      	beq.n	8002c6c <ComputeUltrasoundDist+0x7c>
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d00e      	beq.n	8002c78 <ComputeUltrasoundDist+0x88>
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d000      	beq.n	8002c60 <ComputeUltrasoundDist+0x70>
			case HAL_TIM_ACTIVE_CHANNEL_4:
				target = g_UR.pRB;
				channel = TIM_CHANNEL_4;
				break;
			default:
				break;
 8002c5e:	e012      	b.n	8002c86 <ComputeUltrasoundDist+0x96>
				target = g_UR.pLB;
 8002c60:	4b7a      	ldr	r3, [pc, #488]	; (8002e4c <ComputeUltrasoundDist+0x25c>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	617b      	str	r3, [r7, #20]
				channel = TIM_CHANNEL_2;
 8002c66:	2304      	movs	r3, #4
 8002c68:	613b      	str	r3, [r7, #16]
				break;
 8002c6a:	e00c      	b.n	8002c86 <ComputeUltrasoundDist+0x96>
				target = g_UR.pB;
 8002c6c:	4b77      	ldr	r3, [pc, #476]	; (8002e4c <ComputeUltrasoundDist+0x25c>)
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	617b      	str	r3, [r7, #20]
				channel = TIM_CHANNEL_3;
 8002c72:	2308      	movs	r3, #8
 8002c74:	613b      	str	r3, [r7, #16]
				break;
 8002c76:	e006      	b.n	8002c86 <ComputeUltrasoundDist+0x96>
				target = g_UR.pRB;
 8002c78:	4b74      	ldr	r3, [pc, #464]	; (8002e4c <ComputeUltrasoundDist+0x25c>)
 8002c7a:	695b      	ldr	r3, [r3, #20]
 8002c7c:	617b      	str	r3, [r7, #20]
				channel = TIM_CHANNEL_4;
 8002c7e:	230c      	movs	r3, #12
 8002c80:	613b      	str	r3, [r7, #16]
				break;
 8002c82:	e000      	b.n	8002c86 <ComputeUltrasoundDist+0x96>
		}
	}
 8002c84:	bf00      	nop
	if(!target) return;
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f000 80f2 	beq.w	8002e72 <ComputeUltrasoundDist+0x282>
	
	if(target->firstCapture == 0){
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	7a1b      	ldrb	r3, [r3, #8]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d162      	bne.n	8002d5c <ComputeUltrasoundDist+0x16c>
		target->value1 = HAL_TIM_ReadCapturedValue(htim, channel);
 8002c96:	6939      	ldr	r1, [r7, #16]
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f001 fdfd 	bl	8004898 <HAL_TIM_ReadCapturedValue>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	60da      	str	r2, [r3, #12]
		target->firstCapture = 1;
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	721a      	strb	r2, [r3, #8]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d108      	bne.n	8002cc2 <ComputeUltrasoundDist+0xd2>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6a1a      	ldr	r2, [r3, #32]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 020a 	bic.w	r2, r2, #10
 8002cbe:	621a      	str	r2, [r3, #32]
 8002cc0:	e01f      	b.n	8002d02 <ComputeUltrasoundDist+0x112>
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	2b04      	cmp	r3, #4
 8002cc6:	d108      	bne.n	8002cda <ComputeUltrasoundDist+0xea>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	6a1a      	ldr	r2, [r3, #32]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002cd6:	621a      	str	r2, [r3, #32]
 8002cd8:	e013      	b.n	8002d02 <ComputeUltrasoundDist+0x112>
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	2b08      	cmp	r3, #8
 8002cde:	d108      	bne.n	8002cf2 <ComputeUltrasoundDist+0x102>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	6a1a      	ldr	r2, [r3, #32]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8002cee:	621a      	str	r2, [r3, #32]
 8002cf0:	e007      	b.n	8002d02 <ComputeUltrasoundDist+0x112>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6a1a      	ldr	r2, [r3, #32]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8002d00:	621a      	str	r2, [r3, #32]
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d108      	bne.n	8002d1a <ComputeUltrasoundDist+0x12a>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6a1a      	ldr	r2, [r3, #32]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0202 	orr.w	r2, r2, #2
 8002d16:	621a      	str	r2, [r3, #32]
 8002d18:	e0ac      	b.n	8002e74 <ComputeUltrasoundDist+0x284>
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	2b04      	cmp	r3, #4
 8002d1e:	d108      	bne.n	8002d32 <ComputeUltrasoundDist+0x142>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6a1a      	ldr	r2, [r3, #32]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0220 	orr.w	r2, r2, #32
 8002d2e:	621a      	str	r2, [r3, #32]
 8002d30:	e0a0      	b.n	8002e74 <ComputeUltrasoundDist+0x284>
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	2b08      	cmp	r3, #8
 8002d36:	d108      	bne.n	8002d4a <ComputeUltrasoundDist+0x15a>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6a1a      	ldr	r2, [r3, #32]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d46:	621a      	str	r2, [r3, #32]
 8002d48:	e094      	b.n	8002e74 <ComputeUltrasoundDist+0x284>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6a1a      	ldr	r2, [r3, #32]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d58:	621a      	str	r2, [r3, #32]
 8002d5a:	e08b      	b.n	8002e74 <ComputeUltrasoundDist+0x284>
	}
	else{
		target->value2 = HAL_TIM_ReadCapturedValue(htim, channel);
 8002d5c:	6939      	ldr	r1, [r7, #16]
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f001 fd9a 	bl	8004898 <HAL_TIM_ReadCapturedValue>
 8002d64:	4602      	mov	r2, r0
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	611a      	str	r2, [r3, #16]
		if (target->value2 >= target->value1){
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	691a      	ldr	r2, [r3, #16]
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d306      	bcc.n	8002d84 <ComputeUltrasoundDist+0x194>
			diff = target->value2 - target->value1;
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	691a      	ldr	r2, [r3, #16]
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	e008      	b.n	8002d96 <ComputeUltrasoundDist+0x1a6>
		}
		else{
			diff = (htim->Init.Period - target->value1) + target->value2;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68da      	ldr	r2, [r3, #12]
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	1ad2      	subs	r2, r2, r3
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	4413      	add	r3, r2
 8002d94:	60fb      	str	r3, [r7, #12]
		}

		//iZ=tx =diff(us ]timer]w1m hz) t=t=340(m/s)
		//giZ=Z*2 =>Z=diff*10^-6*340*0.5(m) = diff*0.17*10^-3(m)=diff*0.017(cm)
		target->dist = diff*0.017;
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f7fd fbc4 	bl	8000524 <__aeabi_i2d>
 8002d9c:	a328      	add	r3, pc, #160	; (adr r3, 8002e40 <ComputeUltrasoundDist+0x250>)
 8002d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da2:	f7fd fc29 	bl	80005f8 <__aeabi_dmul>
 8002da6:	4603      	mov	r3, r0
 8002da8:	460c      	mov	r4, r1
 8002daa:	4618      	mov	r0, r3
 8002dac:	4621      	mov	r1, r4
 8002dae:	f7fd ff1b 	bl	8000be8 <__aeabi_d2f>
 8002db2:	4602      	mov	r2, r0
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	605a      	str	r2, [r3, #4]
		target->firstCapture = 0;
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	721a      	strb	r2, [r3, #8]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d108      	bne.n	8002dd6 <ComputeUltrasoundDist+0x1e6>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6a1a      	ldr	r2, [r3, #32]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 020a 	bic.w	r2, r2, #10
 8002dd2:	621a      	str	r2, [r3, #32]
 8002dd4:	e01f      	b.n	8002e16 <ComputeUltrasoundDist+0x226>
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	2b04      	cmp	r3, #4
 8002dda:	d108      	bne.n	8002dee <ComputeUltrasoundDist+0x1fe>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6a1a      	ldr	r2, [r3, #32]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002dea:	621a      	str	r2, [r3, #32]
 8002dec:	e013      	b.n	8002e16 <ComputeUltrasoundDist+0x226>
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	2b08      	cmp	r3, #8
 8002df2:	d108      	bne.n	8002e06 <ComputeUltrasoundDist+0x216>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6a1a      	ldr	r2, [r3, #32]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8002e02:	621a      	str	r2, [r3, #32]
 8002e04:	e007      	b.n	8002e16 <ComputeUltrasoundDist+0x226>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6a1a      	ldr	r2, [r3, #32]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8002e14:	621a      	str	r2, [r3, #32]
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d106      	bne.n	8002e2a <ComputeUltrasoundDist+0x23a>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6a12      	ldr	r2, [r2, #32]
 8002e26:	621a      	str	r2, [r3, #32]
 8002e28:	e024      	b.n	8002e74 <ComputeUltrasoundDist+0x284>
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	2b04      	cmp	r3, #4
 8002e2e:	d10f      	bne.n	8002e50 <ComputeUltrasoundDist+0x260>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6a12      	ldr	r2, [r2, #32]
 8002e3a:	621a      	str	r2, [r3, #32]
 8002e3c:	e01a      	b.n	8002e74 <ComputeUltrasoundDist+0x284>
 8002e3e:	bf00      	nop
 8002e40:	b020c49c 	.word	0xb020c49c
 8002e44:	3f916872 	.word	0x3f916872
 8002e48:	40000400 	.word	0x40000400
 8002e4c:	200004e8 	.word	0x200004e8
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	2b08      	cmp	r3, #8
 8002e54:	d106      	bne.n	8002e64 <ComputeUltrasoundDist+0x274>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	6a12      	ldr	r2, [r2, #32]
 8002e60:	621a      	str	r2, [r3, #32]
 8002e62:	e007      	b.n	8002e74 <ComputeUltrasoundDist+0x284>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6a12      	ldr	r2, [r2, #32]
 8002e6e:	621a      	str	r2, [r3, #32]
 8002e70:	e000      	b.n	8002e74 <ComputeUltrasoundDist+0x284>
	if(!target) return;
 8002e72:	bf00      	nop
	}
}
 8002e74:	371c      	adds	r7, #28
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd90      	pop	{r4, r7, pc}
 8002e7a:	bf00      	nop

08002e7c <GetUltrasoundDist>:

void GetUltrasoundDist(float* distArr){
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
	if(g_UR.pLF) distArr[US_LF] = g_UR.pLF->dist;
 8002e84:	4b2e      	ldr	r3, [pc, #184]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d005      	beq.n	8002e98 <GetUltrasoundDist+0x1c>
 8002e8c:	4b2c      	ldr	r3, [pc, #176]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	e002      	b.n	8002e9e <GetUltrasoundDist+0x22>
	else distArr[US_LF] = -1;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a2a      	ldr	r2, [pc, #168]	; (8002f44 <GetUltrasoundDist+0xc8>)
 8002e9c:	601a      	str	r2, [r3, #0]
	
	if(g_UR.pF) distArr[US_F] = g_UR.pF->dist;
 8002e9e:	4b28      	ldr	r3, [pc, #160]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d006      	beq.n	8002eb4 <GetUltrasoundDist+0x38>
 8002ea6:	4b26      	ldr	r3, [pc, #152]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	3304      	adds	r3, #4
 8002eae:	6852      	ldr	r2, [r2, #4]
 8002eb0:	601a      	str	r2, [r3, #0]
 8002eb2:	e003      	b.n	8002ebc <GetUltrasoundDist+0x40>
	else distArr[US_F] = -1;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	3304      	adds	r3, #4
 8002eb8:	4a22      	ldr	r2, [pc, #136]	; (8002f44 <GetUltrasoundDist+0xc8>)
 8002eba:	601a      	str	r2, [r3, #0]
	
	if(g_UR.pRF) distArr[US_RF] = g_UR.pRF->dist;
 8002ebc:	4b20      	ldr	r3, [pc, #128]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d006      	beq.n	8002ed2 <GetUltrasoundDist+0x56>
 8002ec4:	4b1e      	ldr	r3, [pc, #120]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	3308      	adds	r3, #8
 8002ecc:	6852      	ldr	r2, [r2, #4]
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	e003      	b.n	8002eda <GetUltrasoundDist+0x5e>
	else distArr[US_RF] = -1;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	3308      	adds	r3, #8
 8002ed6:	4a1b      	ldr	r2, [pc, #108]	; (8002f44 <GetUltrasoundDist+0xc8>)
 8002ed8:	601a      	str	r2, [r3, #0]
	
	if(g_UR.pLB) distArr[US_LB] = g_UR.pLB->dist;
 8002eda:	4b19      	ldr	r3, [pc, #100]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d006      	beq.n	8002ef0 <GetUltrasoundDist+0x74>
 8002ee2:	4b17      	ldr	r3, [pc, #92]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002ee4:	68da      	ldr	r2, [r3, #12]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	330c      	adds	r3, #12
 8002eea:	6852      	ldr	r2, [r2, #4]
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	e003      	b.n	8002ef8 <GetUltrasoundDist+0x7c>
	else distArr[US_LB] = -1;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	330c      	adds	r3, #12
 8002ef4:	4a13      	ldr	r2, [pc, #76]	; (8002f44 <GetUltrasoundDist+0xc8>)
 8002ef6:	601a      	str	r2, [r3, #0]
	
	if(g_UR.pB) distArr[US_B] = g_UR.pB->dist;
 8002ef8:	4b11      	ldr	r3, [pc, #68]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002efa:	691b      	ldr	r3, [r3, #16]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d006      	beq.n	8002f0e <GetUltrasoundDist+0x92>
 8002f00:	4b0f      	ldr	r3, [pc, #60]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002f02:	691a      	ldr	r2, [r3, #16]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3310      	adds	r3, #16
 8002f08:	6852      	ldr	r2, [r2, #4]
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	e003      	b.n	8002f16 <GetUltrasoundDist+0x9a>
	else distArr[US_B] = -1;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	3310      	adds	r3, #16
 8002f12:	4a0c      	ldr	r2, [pc, #48]	; (8002f44 <GetUltrasoundDist+0xc8>)
 8002f14:	601a      	str	r2, [r3, #0]
	
	if(g_UR.pRB) distArr[US_RB] = g_UR.pRB->dist;
 8002f16:	4b0a      	ldr	r3, [pc, #40]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002f18:	695b      	ldr	r3, [r3, #20]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d006      	beq.n	8002f2c <GetUltrasoundDist+0xb0>
 8002f1e:	4b08      	ldr	r3, [pc, #32]	; (8002f40 <GetUltrasoundDist+0xc4>)
 8002f20:	695a      	ldr	r2, [r3, #20]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3314      	adds	r3, #20
 8002f26:	6852      	ldr	r2, [r2, #4]
 8002f28:	601a      	str	r2, [r3, #0]
	else distArr[US_RB] = -1;
}
 8002f2a:	e003      	b.n	8002f34 <GetUltrasoundDist+0xb8>
	else distArr[US_RB] = -1;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3314      	adds	r3, #20
 8002f30:	4a04      	ldr	r2, [pc, #16]	; (8002f44 <GetUltrasoundDist+0xc8>)
 8002f32:	601a      	str	r2, [r3, #0]
}
 8002f34:	bf00      	nop
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	200004e8 	.word	0x200004e8
 8002f44:	bf800000 	.word	0xbf800000

08002f48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f4c:	4b08      	ldr	r3, [pc, #32]	; (8002f70 <SystemInit+0x28>)
 8002f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f52:	4a07      	ldr	r2, [pc, #28]	; (8002f70 <SystemInit+0x28>)
 8002f54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f5c:	4b04      	ldr	r3, [pc, #16]	; (8002f70 <SystemInit+0x28>)
 8002f5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f62:	609a      	str	r2, [r3, #8]
#endif
}
 8002f64:	bf00      	nop
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	e000ed00 	.word	0xe000ed00

08002f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f78:	4b0e      	ldr	r3, [pc, #56]	; (8002fb4 <HAL_Init+0x40>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a0d      	ldr	r2, [pc, #52]	; (8002fb4 <HAL_Init+0x40>)
 8002f7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f84:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <HAL_Init+0x40>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a0a      	ldr	r2, [pc, #40]	; (8002fb4 <HAL_Init+0x40>)
 8002f8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f90:	4b08      	ldr	r3, [pc, #32]	; (8002fb4 <HAL_Init+0x40>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a07      	ldr	r2, [pc, #28]	; (8002fb4 <HAL_Init+0x40>)
 8002f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f9c:	2003      	movs	r0, #3
 8002f9e:	f000 f94d 	bl	800323c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fa2:	2000      	movs	r0, #0
 8002fa4:	f000 f808 	bl	8002fb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fa8:	f7ff fb52 	bl	8002650 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	40023c00 	.word	0x40023c00

08002fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fc0:	4b12      	ldr	r3, [pc, #72]	; (800300c <HAL_InitTick+0x54>)
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	4b12      	ldr	r3, [pc, #72]	; (8003010 <HAL_InitTick+0x58>)
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	4619      	mov	r1, r3
 8002fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fce:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 f965 	bl	80032a6 <HAL_SYSTICK_Config>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e00e      	b.n	8003004 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2b0f      	cmp	r3, #15
 8002fea:	d80a      	bhi.n	8003002 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fec:	2200      	movs	r2, #0
 8002fee:	6879      	ldr	r1, [r7, #4]
 8002ff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ff4:	f000 f92d 	bl	8003252 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ff8:	4a06      	ldr	r2, [pc, #24]	; (8003014 <HAL_InitTick+0x5c>)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
 8003000:	e000      	b.n	8003004 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
}
 8003004:	4618      	mov	r0, r3
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	20000000 	.word	0x20000000
 8003010:	20000008 	.word	0x20000008
 8003014:	20000004 	.word	0x20000004

08003018 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800301c:	4b06      	ldr	r3, [pc, #24]	; (8003038 <HAL_IncTick+0x20>)
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	461a      	mov	r2, r3
 8003022:	4b06      	ldr	r3, [pc, #24]	; (800303c <HAL_IncTick+0x24>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4413      	add	r3, r2
 8003028:	4a04      	ldr	r2, [pc, #16]	; (800303c <HAL_IncTick+0x24>)
 800302a:	6013      	str	r3, [r2, #0]
}
 800302c:	bf00      	nop
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	20000008 	.word	0x20000008
 800303c:	2000078c 	.word	0x2000078c

08003040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  return uwTick;
 8003044:	4b03      	ldr	r3, [pc, #12]	; (8003054 <HAL_GetTick+0x14>)
 8003046:	681b      	ldr	r3, [r3, #0]
}
 8003048:	4618      	mov	r0, r3
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	2000078c 	.word	0x2000078c

08003058 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003060:	f7ff ffee 	bl	8003040 <HAL_GetTick>
 8003064:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003070:	d005      	beq.n	800307e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003072:	4b09      	ldr	r3, [pc, #36]	; (8003098 <HAL_Delay+0x40>)
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	461a      	mov	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4413      	add	r3, r2
 800307c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800307e:	bf00      	nop
 8003080:	f7ff ffde 	bl	8003040 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	429a      	cmp	r2, r3
 800308e:	d8f7      	bhi.n	8003080 <HAL_Delay+0x28>
  {
  }
}
 8003090:	bf00      	nop
 8003092:	3710      	adds	r7, #16
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	20000008 	.word	0x20000008

0800309c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030ac:	4b0c      	ldr	r3, [pc, #48]	; (80030e0 <__NVIC_SetPriorityGrouping+0x44>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030b8:	4013      	ands	r3, r2
 80030ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ce:	4a04      	ldr	r2, [pc, #16]	; (80030e0 <__NVIC_SetPriorityGrouping+0x44>)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	60d3      	str	r3, [r2, #12]
}
 80030d4:	bf00      	nop
 80030d6:	3714      	adds	r7, #20
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	e000ed00 	.word	0xe000ed00

080030e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030e8:	4b04      	ldr	r3, [pc, #16]	; (80030fc <__NVIC_GetPriorityGrouping+0x18>)
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	0a1b      	lsrs	r3, r3, #8
 80030ee:	f003 0307 	and.w	r3, r3, #7
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr
 80030fc:	e000ed00 	.word	0xe000ed00

08003100 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	4603      	mov	r3, r0
 8003108:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	2b00      	cmp	r3, #0
 8003110:	db0b      	blt.n	800312a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	f003 021f 	and.w	r2, r3, #31
 8003118:	4907      	ldr	r1, [pc, #28]	; (8003138 <__NVIC_EnableIRQ+0x38>)
 800311a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311e:	095b      	lsrs	r3, r3, #5
 8003120:	2001      	movs	r0, #1
 8003122:	fa00 f202 	lsl.w	r2, r0, r2
 8003126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	e000e100 	.word	0xe000e100

0800313c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	6039      	str	r1, [r7, #0]
 8003146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314c:	2b00      	cmp	r3, #0
 800314e:	db0a      	blt.n	8003166 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	b2da      	uxtb	r2, r3
 8003154:	490c      	ldr	r1, [pc, #48]	; (8003188 <__NVIC_SetPriority+0x4c>)
 8003156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315a:	0112      	lsls	r2, r2, #4
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	440b      	add	r3, r1
 8003160:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003164:	e00a      	b.n	800317c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	b2da      	uxtb	r2, r3
 800316a:	4908      	ldr	r1, [pc, #32]	; (800318c <__NVIC_SetPriority+0x50>)
 800316c:	79fb      	ldrb	r3, [r7, #7]
 800316e:	f003 030f 	and.w	r3, r3, #15
 8003172:	3b04      	subs	r3, #4
 8003174:	0112      	lsls	r2, r2, #4
 8003176:	b2d2      	uxtb	r2, r2
 8003178:	440b      	add	r3, r1
 800317a:	761a      	strb	r2, [r3, #24]
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	e000e100 	.word	0xe000e100
 800318c:	e000ed00 	.word	0xe000ed00

08003190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003190:	b480      	push	{r7}
 8003192:	b089      	sub	sp, #36	; 0x24
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	f1c3 0307 	rsb	r3, r3, #7
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	bf28      	it	cs
 80031ae:	2304      	movcs	r3, #4
 80031b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	3304      	adds	r3, #4
 80031b6:	2b06      	cmp	r3, #6
 80031b8:	d902      	bls.n	80031c0 <NVIC_EncodePriority+0x30>
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	3b03      	subs	r3, #3
 80031be:	e000      	b.n	80031c2 <NVIC_EncodePriority+0x32>
 80031c0:	2300      	movs	r3, #0
 80031c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	43da      	mvns	r2, r3
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	401a      	ands	r2, r3
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	fa01 f303 	lsl.w	r3, r1, r3
 80031e2:	43d9      	mvns	r1, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e8:	4313      	orrs	r3, r2
         );
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3724      	adds	r7, #36	; 0x24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
	...

080031f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3b01      	subs	r3, #1
 8003204:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003208:	d301      	bcc.n	800320e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800320a:	2301      	movs	r3, #1
 800320c:	e00f      	b.n	800322e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800320e:	4a0a      	ldr	r2, [pc, #40]	; (8003238 <SysTick_Config+0x40>)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	3b01      	subs	r3, #1
 8003214:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003216:	210f      	movs	r1, #15
 8003218:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800321c:	f7ff ff8e 	bl	800313c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003220:	4b05      	ldr	r3, [pc, #20]	; (8003238 <SysTick_Config+0x40>)
 8003222:	2200      	movs	r2, #0
 8003224:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003226:	4b04      	ldr	r3, [pc, #16]	; (8003238 <SysTick_Config+0x40>)
 8003228:	2207      	movs	r2, #7
 800322a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	e000e010 	.word	0xe000e010

0800323c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f7ff ff29 	bl	800309c <__NVIC_SetPriorityGrouping>
}
 800324a:	bf00      	nop
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003252:	b580      	push	{r7, lr}
 8003254:	b086      	sub	sp, #24
 8003256:	af00      	add	r7, sp, #0
 8003258:	4603      	mov	r3, r0
 800325a:	60b9      	str	r1, [r7, #8]
 800325c:	607a      	str	r2, [r7, #4]
 800325e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003260:	2300      	movs	r3, #0
 8003262:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003264:	f7ff ff3e 	bl	80030e4 <__NVIC_GetPriorityGrouping>
 8003268:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	68b9      	ldr	r1, [r7, #8]
 800326e:	6978      	ldr	r0, [r7, #20]
 8003270:	f7ff ff8e 	bl	8003190 <NVIC_EncodePriority>
 8003274:	4602      	mov	r2, r0
 8003276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800327a:	4611      	mov	r1, r2
 800327c:	4618      	mov	r0, r3
 800327e:	f7ff ff5d 	bl	800313c <__NVIC_SetPriority>
}
 8003282:	bf00      	nop
 8003284:	3718      	adds	r7, #24
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	b082      	sub	sp, #8
 800328e:	af00      	add	r7, sp, #0
 8003290:	4603      	mov	r3, r0
 8003292:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff ff31 	bl	8003100 <__NVIC_EnableIRQ>
}
 800329e:	bf00      	nop
 80032a0:	3708      	adds	r7, #8
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f7ff ffa2 	bl	80031f8 <SysTick_Config>
 80032b4:	4603      	mov	r3, r0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032be:	b480      	push	{r7}
 80032c0:	b083      	sub	sp, #12
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d004      	beq.n	80032dc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2280      	movs	r2, #128	; 0x80
 80032d6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e00c      	b.n	80032f6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2205      	movs	r2, #5
 80032e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f022 0201 	bic.w	r2, r2, #1
 80032f2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
	...

08003304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003304:	b480      	push	{r7}
 8003306:	b089      	sub	sp, #36	; 0x24
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003312:	2300      	movs	r3, #0
 8003314:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003316:	2300      	movs	r3, #0
 8003318:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
 800331e:	e16b      	b.n	80035f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003320:	2201      	movs	r2, #1
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	4013      	ands	r3, r2
 8003332:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	429a      	cmp	r2, r3
 800333a:	f040 815a 	bne.w	80035f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d00b      	beq.n	800335e <HAL_GPIO_Init+0x5a>
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	2b02      	cmp	r3, #2
 800334c:	d007      	beq.n	800335e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003352:	2b11      	cmp	r3, #17
 8003354:	d003      	beq.n	800335e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b12      	cmp	r3, #18
 800335c:	d130      	bne.n	80033c0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	2203      	movs	r2, #3
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43db      	mvns	r3, r3
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	4013      	ands	r3, r2
 8003374:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	68da      	ldr	r2, [r3, #12]
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4313      	orrs	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003394:	2201      	movs	r2, #1
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	69ba      	ldr	r2, [r7, #24]
 80033a0:	4013      	ands	r3, r2
 80033a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	091b      	lsrs	r3, r3, #4
 80033aa:	f003 0201 	and.w	r2, r3, #1
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69ba      	ldr	r2, [r7, #24]
 80033be:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	2203      	movs	r2, #3
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	43db      	mvns	r3, r3
 80033d2:	69ba      	ldr	r2, [r7, #24]
 80033d4:	4013      	ands	r3, r2
 80033d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d003      	beq.n	8003400 <HAL_GPIO_Init+0xfc>
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	2b12      	cmp	r3, #18
 80033fe:	d123      	bne.n	8003448 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	08da      	lsrs	r2, r3, #3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3208      	adds	r2, #8
 8003408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800340c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	220f      	movs	r2, #15
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4013      	ands	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	691a      	ldr	r2, [r3, #16]
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4313      	orrs	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	08da      	lsrs	r2, r3, #3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	3208      	adds	r2, #8
 8003442:	69b9      	ldr	r1, [r7, #24]
 8003444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	2203      	movs	r2, #3
 8003454:	fa02 f303 	lsl.w	r3, r2, r3
 8003458:	43db      	mvns	r3, r3
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	4013      	ands	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f003 0203 	and.w	r2, r3, #3
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	4313      	orrs	r3, r2
 8003474:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 80b4 	beq.w	80035f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800348a:	2300      	movs	r3, #0
 800348c:	60fb      	str	r3, [r7, #12]
 800348e:	4b5f      	ldr	r3, [pc, #380]	; (800360c <HAL_GPIO_Init+0x308>)
 8003490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003492:	4a5e      	ldr	r2, [pc, #376]	; (800360c <HAL_GPIO_Init+0x308>)
 8003494:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003498:	6453      	str	r3, [r2, #68]	; 0x44
 800349a:	4b5c      	ldr	r3, [pc, #368]	; (800360c <HAL_GPIO_Init+0x308>)
 800349c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034a6:	4a5a      	ldr	r2, [pc, #360]	; (8003610 <HAL_GPIO_Init+0x30c>)
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	089b      	lsrs	r3, r3, #2
 80034ac:	3302      	adds	r3, #2
 80034ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f003 0303 	and.w	r3, r3, #3
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	220f      	movs	r2, #15
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a51      	ldr	r2, [pc, #324]	; (8003614 <HAL_GPIO_Init+0x310>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d02b      	beq.n	800352a <HAL_GPIO_Init+0x226>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a50      	ldr	r2, [pc, #320]	; (8003618 <HAL_GPIO_Init+0x314>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d025      	beq.n	8003526 <HAL_GPIO_Init+0x222>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a4f      	ldr	r2, [pc, #316]	; (800361c <HAL_GPIO_Init+0x318>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d01f      	beq.n	8003522 <HAL_GPIO_Init+0x21e>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a4e      	ldr	r2, [pc, #312]	; (8003620 <HAL_GPIO_Init+0x31c>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d019      	beq.n	800351e <HAL_GPIO_Init+0x21a>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a4d      	ldr	r2, [pc, #308]	; (8003624 <HAL_GPIO_Init+0x320>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d013      	beq.n	800351a <HAL_GPIO_Init+0x216>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a4c      	ldr	r2, [pc, #304]	; (8003628 <HAL_GPIO_Init+0x324>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d00d      	beq.n	8003516 <HAL_GPIO_Init+0x212>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a4b      	ldr	r2, [pc, #300]	; (800362c <HAL_GPIO_Init+0x328>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d007      	beq.n	8003512 <HAL_GPIO_Init+0x20e>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a4a      	ldr	r2, [pc, #296]	; (8003630 <HAL_GPIO_Init+0x32c>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d101      	bne.n	800350e <HAL_GPIO_Init+0x20a>
 800350a:	2307      	movs	r3, #7
 800350c:	e00e      	b.n	800352c <HAL_GPIO_Init+0x228>
 800350e:	2308      	movs	r3, #8
 8003510:	e00c      	b.n	800352c <HAL_GPIO_Init+0x228>
 8003512:	2306      	movs	r3, #6
 8003514:	e00a      	b.n	800352c <HAL_GPIO_Init+0x228>
 8003516:	2305      	movs	r3, #5
 8003518:	e008      	b.n	800352c <HAL_GPIO_Init+0x228>
 800351a:	2304      	movs	r3, #4
 800351c:	e006      	b.n	800352c <HAL_GPIO_Init+0x228>
 800351e:	2303      	movs	r3, #3
 8003520:	e004      	b.n	800352c <HAL_GPIO_Init+0x228>
 8003522:	2302      	movs	r3, #2
 8003524:	e002      	b.n	800352c <HAL_GPIO_Init+0x228>
 8003526:	2301      	movs	r3, #1
 8003528:	e000      	b.n	800352c <HAL_GPIO_Init+0x228>
 800352a:	2300      	movs	r3, #0
 800352c:	69fa      	ldr	r2, [r7, #28]
 800352e:	f002 0203 	and.w	r2, r2, #3
 8003532:	0092      	lsls	r2, r2, #2
 8003534:	4093      	lsls	r3, r2
 8003536:	69ba      	ldr	r2, [r7, #24]
 8003538:	4313      	orrs	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800353c:	4934      	ldr	r1, [pc, #208]	; (8003610 <HAL_GPIO_Init+0x30c>)
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	089b      	lsrs	r3, r3, #2
 8003542:	3302      	adds	r3, #2
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800354a:	4b3a      	ldr	r3, [pc, #232]	; (8003634 <HAL_GPIO_Init+0x330>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	43db      	mvns	r3, r3
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	4013      	ands	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	4313      	orrs	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800356e:	4a31      	ldr	r2, [pc, #196]	; (8003634 <HAL_GPIO_Init+0x330>)
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003574:	4b2f      	ldr	r3, [pc, #188]	; (8003634 <HAL_GPIO_Init+0x330>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	43db      	mvns	r3, r3
 800357e:	69ba      	ldr	r2, [r7, #24]
 8003580:	4013      	ands	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d003      	beq.n	8003598 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	4313      	orrs	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003598:	4a26      	ldr	r2, [pc, #152]	; (8003634 <HAL_GPIO_Init+0x330>)
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800359e:	4b25      	ldr	r3, [pc, #148]	; (8003634 <HAL_GPIO_Init+0x330>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	43db      	mvns	r3, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4013      	ands	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	4313      	orrs	r3, r2
 80035c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035c2:	4a1c      	ldr	r2, [pc, #112]	; (8003634 <HAL_GPIO_Init+0x330>)
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035c8:	4b1a      	ldr	r3, [pc, #104]	; (8003634 <HAL_GPIO_Init+0x330>)
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	43db      	mvns	r3, r3
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	4013      	ands	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d003      	beq.n	80035ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035ec:	4a11      	ldr	r2, [pc, #68]	; (8003634 <HAL_GPIO_Init+0x330>)
 80035ee:	69bb      	ldr	r3, [r7, #24]
 80035f0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	3301      	adds	r3, #1
 80035f6:	61fb      	str	r3, [r7, #28]
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	2b0f      	cmp	r3, #15
 80035fc:	f67f ae90 	bls.w	8003320 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003600:	bf00      	nop
 8003602:	3724      	adds	r7, #36	; 0x24
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr
 800360c:	40023800 	.word	0x40023800
 8003610:	40013800 	.word	0x40013800
 8003614:	40020000 	.word	0x40020000
 8003618:	40020400 	.word	0x40020400
 800361c:	40020800 	.word	0x40020800
 8003620:	40020c00 	.word	0x40020c00
 8003624:	40021000 	.word	0x40021000
 8003628:	40021400 	.word	0x40021400
 800362c:	40021800 	.word	0x40021800
 8003630:	40021c00 	.word	0x40021c00
 8003634:	40013c00 	.word	0x40013c00

08003638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	460b      	mov	r3, r1
 8003642:	807b      	strh	r3, [r7, #2]
 8003644:	4613      	mov	r3, r2
 8003646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003648:	787b      	ldrb	r3, [r7, #1]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d003      	beq.n	8003656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800364e:	887a      	ldrh	r2, [r7, #2]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003654:	e003      	b.n	800365e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003656:	887b      	ldrh	r3, [r7, #2]
 8003658:	041a      	lsls	r2, r3, #16
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	619a      	str	r2, [r3, #24]
}
 800365e:	bf00      	nop
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
	...

0800366c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e25b      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b00      	cmp	r3, #0
 8003688:	d075      	beq.n	8003776 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800368a:	4ba3      	ldr	r3, [pc, #652]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f003 030c 	and.w	r3, r3, #12
 8003692:	2b04      	cmp	r3, #4
 8003694:	d00c      	beq.n	80036b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003696:	4ba0      	ldr	r3, [pc, #640]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d112      	bne.n	80036c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036a2:	4b9d      	ldr	r3, [pc, #628]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036ae:	d10b      	bne.n	80036c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b0:	4b99      	ldr	r3, [pc, #612]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d05b      	beq.n	8003774 <HAL_RCC_OscConfig+0x108>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d157      	bne.n	8003774 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e236      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036d0:	d106      	bne.n	80036e0 <HAL_RCC_OscConfig+0x74>
 80036d2:	4b91      	ldr	r3, [pc, #580]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a90      	ldr	r2, [pc, #576]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80036d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036dc:	6013      	str	r3, [r2, #0]
 80036de:	e01d      	b.n	800371c <HAL_RCC_OscConfig+0xb0>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036e8:	d10c      	bne.n	8003704 <HAL_RCC_OscConfig+0x98>
 80036ea:	4b8b      	ldr	r3, [pc, #556]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a8a      	ldr	r2, [pc, #552]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80036f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036f4:	6013      	str	r3, [r2, #0]
 80036f6:	4b88      	ldr	r3, [pc, #544]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a87      	ldr	r2, [pc, #540]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80036fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003700:	6013      	str	r3, [r2, #0]
 8003702:	e00b      	b.n	800371c <HAL_RCC_OscConfig+0xb0>
 8003704:	4b84      	ldr	r3, [pc, #528]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a83      	ldr	r2, [pc, #524]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 800370a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800370e:	6013      	str	r3, [r2, #0]
 8003710:	4b81      	ldr	r3, [pc, #516]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a80      	ldr	r2, [pc, #512]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003716:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800371a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d013      	beq.n	800374c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003724:	f7ff fc8c 	bl	8003040 <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800372a:	e008      	b.n	800373e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800372c:	f7ff fc88 	bl	8003040 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b64      	cmp	r3, #100	; 0x64
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e1fb      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800373e:	4b76      	ldr	r3, [pc, #472]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d0f0      	beq.n	800372c <HAL_RCC_OscConfig+0xc0>
 800374a:	e014      	b.n	8003776 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800374c:	f7ff fc78 	bl	8003040 <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003754:	f7ff fc74 	bl	8003040 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b64      	cmp	r3, #100	; 0x64
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e1e7      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003766:	4b6c      	ldr	r3, [pc, #432]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1f0      	bne.n	8003754 <HAL_RCC_OscConfig+0xe8>
 8003772:	e000      	b.n	8003776 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003774:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d063      	beq.n	800384a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003782:	4b65      	ldr	r3, [pc, #404]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 030c 	and.w	r3, r3, #12
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00b      	beq.n	80037a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800378e:	4b62      	ldr	r3, [pc, #392]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003796:	2b08      	cmp	r3, #8
 8003798:	d11c      	bne.n	80037d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800379a:	4b5f      	ldr	r3, [pc, #380]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d116      	bne.n	80037d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037a6:	4b5c      	ldr	r3, [pc, #368]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d005      	beq.n	80037be <HAL_RCC_OscConfig+0x152>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d001      	beq.n	80037be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e1bb      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037be:	4b56      	ldr	r3, [pc, #344]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	00db      	lsls	r3, r3, #3
 80037cc:	4952      	ldr	r1, [pc, #328]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037d2:	e03a      	b.n	800384a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d020      	beq.n	800381e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037dc:	4b4f      	ldr	r3, [pc, #316]	; (800391c <HAL_RCC_OscConfig+0x2b0>)
 80037de:	2201      	movs	r2, #1
 80037e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e2:	f7ff fc2d 	bl	8003040 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037ea:	f7ff fc29 	bl	8003040 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e19c      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037fc:	4b46      	ldr	r3, [pc, #280]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0f0      	beq.n	80037ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003808:	4b43      	ldr	r3, [pc, #268]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	00db      	lsls	r3, r3, #3
 8003816:	4940      	ldr	r1, [pc, #256]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003818:	4313      	orrs	r3, r2
 800381a:	600b      	str	r3, [r1, #0]
 800381c:	e015      	b.n	800384a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800381e:	4b3f      	ldr	r3, [pc, #252]	; (800391c <HAL_RCC_OscConfig+0x2b0>)
 8003820:	2200      	movs	r2, #0
 8003822:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003824:	f7ff fc0c 	bl	8003040 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800382a:	e008      	b.n	800383e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800382c:	f7ff fc08 	bl	8003040 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e17b      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800383e:	4b36      	ldr	r3, [pc, #216]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d1f0      	bne.n	800382c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0308 	and.w	r3, r3, #8
 8003852:	2b00      	cmp	r3, #0
 8003854:	d030      	beq.n	80038b8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d016      	beq.n	800388c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800385e:	4b30      	ldr	r3, [pc, #192]	; (8003920 <HAL_RCC_OscConfig+0x2b4>)
 8003860:	2201      	movs	r2, #1
 8003862:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003864:	f7ff fbec 	bl	8003040 <HAL_GetTick>
 8003868:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800386a:	e008      	b.n	800387e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800386c:	f7ff fbe8 	bl	8003040 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b02      	cmp	r3, #2
 8003878:	d901      	bls.n	800387e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e15b      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800387e:	4b26      	ldr	r3, [pc, #152]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 8003880:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	2b00      	cmp	r3, #0
 8003888:	d0f0      	beq.n	800386c <HAL_RCC_OscConfig+0x200>
 800388a:	e015      	b.n	80038b8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800388c:	4b24      	ldr	r3, [pc, #144]	; (8003920 <HAL_RCC_OscConfig+0x2b4>)
 800388e:	2200      	movs	r2, #0
 8003890:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003892:	f7ff fbd5 	bl	8003040 <HAL_GetTick>
 8003896:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003898:	e008      	b.n	80038ac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800389a:	f7ff fbd1 	bl	8003040 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d901      	bls.n	80038ac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e144      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038ac:	4b1a      	ldr	r3, [pc, #104]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80038ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038b0:	f003 0302 	and.w	r3, r3, #2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1f0      	bne.n	800389a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 80a0 	beq.w	8003a06 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038c6:	2300      	movs	r3, #0
 80038c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038ca:	4b13      	ldr	r3, [pc, #76]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d10f      	bne.n	80038f6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038d6:	2300      	movs	r3, #0
 80038d8:	60bb      	str	r3, [r7, #8]
 80038da:	4b0f      	ldr	r3, [pc, #60]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	4a0e      	ldr	r2, [pc, #56]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80038e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038e4:	6413      	str	r3, [r2, #64]	; 0x40
 80038e6:	4b0c      	ldr	r3, [pc, #48]	; (8003918 <HAL_RCC_OscConfig+0x2ac>)
 80038e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ee:	60bb      	str	r3, [r7, #8]
 80038f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038f2:	2301      	movs	r3, #1
 80038f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f6:	4b0b      	ldr	r3, [pc, #44]	; (8003924 <HAL_RCC_OscConfig+0x2b8>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d121      	bne.n	8003946 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003902:	4b08      	ldr	r3, [pc, #32]	; (8003924 <HAL_RCC_OscConfig+0x2b8>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a07      	ldr	r2, [pc, #28]	; (8003924 <HAL_RCC_OscConfig+0x2b8>)
 8003908:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800390c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800390e:	f7ff fb97 	bl	8003040 <HAL_GetTick>
 8003912:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003914:	e011      	b.n	800393a <HAL_RCC_OscConfig+0x2ce>
 8003916:	bf00      	nop
 8003918:	40023800 	.word	0x40023800
 800391c:	42470000 	.word	0x42470000
 8003920:	42470e80 	.word	0x42470e80
 8003924:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003928:	f7ff fb8a 	bl	8003040 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e0fd      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393a:	4b81      	ldr	r3, [pc, #516]	; (8003b40 <HAL_RCC_OscConfig+0x4d4>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003942:	2b00      	cmp	r3, #0
 8003944:	d0f0      	beq.n	8003928 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	2b01      	cmp	r3, #1
 800394c:	d106      	bne.n	800395c <HAL_RCC_OscConfig+0x2f0>
 800394e:	4b7d      	ldr	r3, [pc, #500]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003952:	4a7c      	ldr	r2, [pc, #496]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003954:	f043 0301 	orr.w	r3, r3, #1
 8003958:	6713      	str	r3, [r2, #112]	; 0x70
 800395a:	e01c      	b.n	8003996 <HAL_RCC_OscConfig+0x32a>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	2b05      	cmp	r3, #5
 8003962:	d10c      	bne.n	800397e <HAL_RCC_OscConfig+0x312>
 8003964:	4b77      	ldr	r3, [pc, #476]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003968:	4a76      	ldr	r2, [pc, #472]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 800396a:	f043 0304 	orr.w	r3, r3, #4
 800396e:	6713      	str	r3, [r2, #112]	; 0x70
 8003970:	4b74      	ldr	r3, [pc, #464]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003974:	4a73      	ldr	r2, [pc, #460]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003976:	f043 0301 	orr.w	r3, r3, #1
 800397a:	6713      	str	r3, [r2, #112]	; 0x70
 800397c:	e00b      	b.n	8003996 <HAL_RCC_OscConfig+0x32a>
 800397e:	4b71      	ldr	r3, [pc, #452]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003980:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003982:	4a70      	ldr	r2, [pc, #448]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003984:	f023 0301 	bic.w	r3, r3, #1
 8003988:	6713      	str	r3, [r2, #112]	; 0x70
 800398a:	4b6e      	ldr	r3, [pc, #440]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 800398c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800398e:	4a6d      	ldr	r2, [pc, #436]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003990:	f023 0304 	bic.w	r3, r3, #4
 8003994:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d015      	beq.n	80039ca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800399e:	f7ff fb4f 	bl	8003040 <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a4:	e00a      	b.n	80039bc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039a6:	f7ff fb4b 	bl	8003040 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e0bc      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039bc:	4b61      	ldr	r3, [pc, #388]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 80039be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0ee      	beq.n	80039a6 <HAL_RCC_OscConfig+0x33a>
 80039c8:	e014      	b.n	80039f4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039ca:	f7ff fb39 	bl	8003040 <HAL_GetTick>
 80039ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039d0:	e00a      	b.n	80039e8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039d2:	f7ff fb35 	bl	8003040 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e0a6      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039e8:	4b56      	ldr	r3, [pc, #344]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 80039ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1ee      	bne.n	80039d2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039f4:	7dfb      	ldrb	r3, [r7, #23]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d105      	bne.n	8003a06 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039fa:	4b52      	ldr	r3, [pc, #328]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 80039fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fe:	4a51      	ldr	r2, [pc, #324]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003a00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a04:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	699b      	ldr	r3, [r3, #24]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	f000 8092 	beq.w	8003b34 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a10:	4b4c      	ldr	r3, [pc, #304]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f003 030c 	and.w	r3, r3, #12
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d05c      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d141      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a24:	4b48      	ldr	r3, [pc, #288]	; (8003b48 <HAL_RCC_OscConfig+0x4dc>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a2a:	f7ff fb09 	bl	8003040 <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a32:	f7ff fb05 	bl	8003040 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e078      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a44:	4b3f      	ldr	r3, [pc, #252]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1f0      	bne.n	8003a32 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	69da      	ldr	r2, [r3, #28]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	431a      	orrs	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5e:	019b      	lsls	r3, r3, #6
 8003a60:	431a      	orrs	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a66:	085b      	lsrs	r3, r3, #1
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	041b      	lsls	r3, r3, #16
 8003a6c:	431a      	orrs	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a72:	061b      	lsls	r3, r3, #24
 8003a74:	4933      	ldr	r1, [pc, #204]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a7a:	4b33      	ldr	r3, [pc, #204]	; (8003b48 <HAL_RCC_OscConfig+0x4dc>)
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a80:	f7ff fade 	bl	8003040 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a88:	f7ff fada 	bl	8003040 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e04d      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a9a:	4b2a      	ldr	r3, [pc, #168]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0f0      	beq.n	8003a88 <HAL_RCC_OscConfig+0x41c>
 8003aa6:	e045      	b.n	8003b34 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa8:	4b27      	ldr	r3, [pc, #156]	; (8003b48 <HAL_RCC_OscConfig+0x4dc>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aae:	f7ff fac7 	bl	8003040 <HAL_GetTick>
 8003ab2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ab4:	e008      	b.n	8003ac8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ab6:	f7ff fac3 	bl	8003040 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d901      	bls.n	8003ac8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e036      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ac8:	4b1e      	ldr	r3, [pc, #120]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1f0      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x44a>
 8003ad4:	e02e      	b.n	8003b34 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d101      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e029      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ae2:	4b18      	ldr	r3, [pc, #96]	; (8003b44 <HAL_RCC_OscConfig+0x4d8>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d11c      	bne.n	8003b30 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d115      	bne.n	8003b30 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d10d      	bne.n	8003b30 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d106      	bne.n	8003b30 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d001      	beq.n	8003b34 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e000      	b.n	8003b36 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3718      	adds	r7, #24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	40007000 	.word	0x40007000
 8003b44:	40023800 	.word	0x40023800
 8003b48:	42470060 	.word	0x42470060

08003b4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e0cc      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b60:	4b68      	ldr	r3, [pc, #416]	; (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 030f 	and.w	r3, r3, #15
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d90c      	bls.n	8003b88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b6e:	4b65      	ldr	r3, [pc, #404]	; (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	b2d2      	uxtb	r2, r2
 8003b74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b76:	4b63      	ldr	r3, [pc, #396]	; (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 030f 	and.w	r3, r3, #15
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d001      	beq.n	8003b88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e0b8      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d020      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d005      	beq.n	8003bac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ba0:	4b59      	ldr	r3, [pc, #356]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	4a58      	ldr	r2, [pc, #352]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003baa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0308 	and.w	r3, r3, #8
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d005      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bb8:	4b53      	ldr	r3, [pc, #332]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	4a52      	ldr	r2, [pc, #328]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003bc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bc4:	4b50      	ldr	r3, [pc, #320]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	494d      	ldr	r1, [pc, #308]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d044      	beq.n	8003c6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d107      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bea:	4b47      	ldr	r3, [pc, #284]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d119      	bne.n	8003c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e07f      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d003      	beq.n	8003c0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c06:	2b03      	cmp	r3, #3
 8003c08:	d107      	bne.n	8003c1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c0a:	4b3f      	ldr	r3, [pc, #252]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d109      	bne.n	8003c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e06f      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c1a:	4b3b      	ldr	r3, [pc, #236]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d101      	bne.n	8003c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e067      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c2a:	4b37      	ldr	r3, [pc, #220]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f023 0203 	bic.w	r2, r3, #3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	4934      	ldr	r1, [pc, #208]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c3c:	f7ff fa00 	bl	8003040 <HAL_GetTick>
 8003c40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c42:	e00a      	b.n	8003c5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c44:	f7ff f9fc 	bl	8003040 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e04f      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c5a:	4b2b      	ldr	r3, [pc, #172]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 020c 	and.w	r2, r3, #12
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d1eb      	bne.n	8003c44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c6c:	4b25      	ldr	r3, [pc, #148]	; (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 030f 	and.w	r3, r3, #15
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d20c      	bcs.n	8003c94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c7a:	4b22      	ldr	r3, [pc, #136]	; (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c82:	4b20      	ldr	r3, [pc, #128]	; (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 030f 	and.w	r3, r3, #15
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d001      	beq.n	8003c94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e032      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d008      	beq.n	8003cb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ca0:	4b19      	ldr	r3, [pc, #100]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	4916      	ldr	r1, [pc, #88]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0308 	and.w	r3, r3, #8
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d009      	beq.n	8003cd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cbe:	4b12      	ldr	r3, [pc, #72]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	00db      	lsls	r3, r3, #3
 8003ccc:	490e      	ldr	r1, [pc, #56]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003cd2:	f000 f821 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 8003cd6:	4601      	mov	r1, r0
 8003cd8:	4b0b      	ldr	r3, [pc, #44]	; (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	091b      	lsrs	r3, r3, #4
 8003cde:	f003 030f 	and.w	r3, r3, #15
 8003ce2:	4a0a      	ldr	r2, [pc, #40]	; (8003d0c <HAL_RCC_ClockConfig+0x1c0>)
 8003ce4:	5cd3      	ldrb	r3, [r2, r3]
 8003ce6:	fa21 f303 	lsr.w	r3, r1, r3
 8003cea:	4a09      	ldr	r2, [pc, #36]	; (8003d10 <HAL_RCC_ClockConfig+0x1c4>)
 8003cec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003cee:	4b09      	ldr	r3, [pc, #36]	; (8003d14 <HAL_RCC_ClockConfig+0x1c8>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7ff f960 	bl	8002fb8 <HAL_InitTick>

  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	40023c00 	.word	0x40023c00
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	080088fc 	.word	0x080088fc
 8003d10:	20000000 	.word	0x20000000
 8003d14:	20000004 	.word	0x20000004

08003d18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d1a:	b085      	sub	sp, #20
 8003d1c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	607b      	str	r3, [r7, #4]
 8003d22:	2300      	movs	r3, #0
 8003d24:	60fb      	str	r3, [r7, #12]
 8003d26:	2300      	movs	r3, #0
 8003d28:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d2e:	4b50      	ldr	r3, [pc, #320]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x158>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 030c 	and.w	r3, r3, #12
 8003d36:	2b04      	cmp	r3, #4
 8003d38:	d007      	beq.n	8003d4a <HAL_RCC_GetSysClockFreq+0x32>
 8003d3a:	2b08      	cmp	r3, #8
 8003d3c:	d008      	beq.n	8003d50 <HAL_RCC_GetSysClockFreq+0x38>
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f040 808d 	bne.w	8003e5e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d44:	4b4b      	ldr	r3, [pc, #300]	; (8003e74 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003d46:	60bb      	str	r3, [r7, #8]
       break;
 8003d48:	e08c      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d4a:	4b4b      	ldr	r3, [pc, #300]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x160>)
 8003d4c:	60bb      	str	r3, [r7, #8]
      break;
 8003d4e:	e089      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d50:	4b47      	ldr	r3, [pc, #284]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x158>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d58:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d5a:	4b45      	ldr	r3, [pc, #276]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x158>)
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d023      	beq.n	8003dae <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d66:	4b42      	ldr	r3, [pc, #264]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x158>)
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	099b      	lsrs	r3, r3, #6
 8003d6c:	f04f 0400 	mov.w	r4, #0
 8003d70:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d74:	f04f 0200 	mov.w	r2, #0
 8003d78:	ea03 0501 	and.w	r5, r3, r1
 8003d7c:	ea04 0602 	and.w	r6, r4, r2
 8003d80:	4a3d      	ldr	r2, [pc, #244]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x160>)
 8003d82:	fb02 f106 	mul.w	r1, r2, r6
 8003d86:	2200      	movs	r2, #0
 8003d88:	fb02 f205 	mul.w	r2, r2, r5
 8003d8c:	440a      	add	r2, r1
 8003d8e:	493a      	ldr	r1, [pc, #232]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x160>)
 8003d90:	fba5 0101 	umull	r0, r1, r5, r1
 8003d94:	1853      	adds	r3, r2, r1
 8003d96:	4619      	mov	r1, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f04f 0400 	mov.w	r4, #0
 8003d9e:	461a      	mov	r2, r3
 8003da0:	4623      	mov	r3, r4
 8003da2:	f7fc ff71 	bl	8000c88 <__aeabi_uldivmod>
 8003da6:	4603      	mov	r3, r0
 8003da8:	460c      	mov	r4, r1
 8003daa:	60fb      	str	r3, [r7, #12]
 8003dac:	e049      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dae:	4b30      	ldr	r3, [pc, #192]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x158>)
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	099b      	lsrs	r3, r3, #6
 8003db4:	f04f 0400 	mov.w	r4, #0
 8003db8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003dbc:	f04f 0200 	mov.w	r2, #0
 8003dc0:	ea03 0501 	and.w	r5, r3, r1
 8003dc4:	ea04 0602 	and.w	r6, r4, r2
 8003dc8:	4629      	mov	r1, r5
 8003dca:	4632      	mov	r2, r6
 8003dcc:	f04f 0300 	mov.w	r3, #0
 8003dd0:	f04f 0400 	mov.w	r4, #0
 8003dd4:	0154      	lsls	r4, r2, #5
 8003dd6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003dda:	014b      	lsls	r3, r1, #5
 8003ddc:	4619      	mov	r1, r3
 8003dde:	4622      	mov	r2, r4
 8003de0:	1b49      	subs	r1, r1, r5
 8003de2:	eb62 0206 	sbc.w	r2, r2, r6
 8003de6:	f04f 0300 	mov.w	r3, #0
 8003dea:	f04f 0400 	mov.w	r4, #0
 8003dee:	0194      	lsls	r4, r2, #6
 8003df0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003df4:	018b      	lsls	r3, r1, #6
 8003df6:	1a5b      	subs	r3, r3, r1
 8003df8:	eb64 0402 	sbc.w	r4, r4, r2
 8003dfc:	f04f 0100 	mov.w	r1, #0
 8003e00:	f04f 0200 	mov.w	r2, #0
 8003e04:	00e2      	lsls	r2, r4, #3
 8003e06:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003e0a:	00d9      	lsls	r1, r3, #3
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	4614      	mov	r4, r2
 8003e10:	195b      	adds	r3, r3, r5
 8003e12:	eb44 0406 	adc.w	r4, r4, r6
 8003e16:	f04f 0100 	mov.w	r1, #0
 8003e1a:	f04f 0200 	mov.w	r2, #0
 8003e1e:	02a2      	lsls	r2, r4, #10
 8003e20:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003e24:	0299      	lsls	r1, r3, #10
 8003e26:	460b      	mov	r3, r1
 8003e28:	4614      	mov	r4, r2
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	4621      	mov	r1, r4
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f04f 0400 	mov.w	r4, #0
 8003e34:	461a      	mov	r2, r3
 8003e36:	4623      	mov	r3, r4
 8003e38:	f7fc ff26 	bl	8000c88 <__aeabi_uldivmod>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	460c      	mov	r4, r1
 8003e40:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e42:	4b0b      	ldr	r3, [pc, #44]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x158>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	0c1b      	lsrs	r3, r3, #16
 8003e48:	f003 0303 	and.w	r3, r3, #3
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e5a:	60bb      	str	r3, [r7, #8]
      break;
 8003e5c:	e002      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e5e:	4b05      	ldr	r3, [pc, #20]	; (8003e74 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003e60:	60bb      	str	r3, [r7, #8]
      break;
 8003e62:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e64:	68bb      	ldr	r3, [r7, #8]
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3714      	adds	r7, #20
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	40023800 	.word	0x40023800
 8003e74:	00f42400 	.word	0x00f42400
 8003e78:	017d7840 	.word	0x017d7840

08003e7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e80:	4b03      	ldr	r3, [pc, #12]	; (8003e90 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e82:	681b      	ldr	r3, [r3, #0]
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	20000000 	.word	0x20000000

08003e94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e98:	f7ff fff0 	bl	8003e7c <HAL_RCC_GetHCLKFreq>
 8003e9c:	4601      	mov	r1, r0
 8003e9e:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	0a9b      	lsrs	r3, r3, #10
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	4a03      	ldr	r2, [pc, #12]	; (8003eb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eaa:	5cd3      	ldrb	r3, [r2, r3]
 8003eac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40023800 	.word	0x40023800
 8003eb8:	0800890c 	.word	0x0800890c

08003ebc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ec0:	f7ff ffdc 	bl	8003e7c <HAL_RCC_GetHCLKFreq>
 8003ec4:	4601      	mov	r1, r0
 8003ec6:	4b05      	ldr	r3, [pc, #20]	; (8003edc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	0b5b      	lsrs	r3, r3, #13
 8003ecc:	f003 0307 	and.w	r3, r3, #7
 8003ed0:	4a03      	ldr	r2, [pc, #12]	; (8003ee0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ed2:	5cd3      	ldrb	r3, [r2, r3]
 8003ed4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	0800890c 	.word	0x0800890c

08003ee4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e01d      	b.n	8003f32 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d106      	bne.n	8003f10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f7fe fbc8 	bl	80026a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2202      	movs	r2, #2
 8003f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	3304      	adds	r3, #4
 8003f20:	4619      	mov	r1, r3
 8003f22:	4610      	mov	r0, r2
 8003f24:	f000 fd1a 	bl	800495c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	b085      	sub	sp, #20
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68da      	ldr	r2, [r3, #12]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f042 0201 	orr.w	r2, r2, #1
 8003f50:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f003 0307 	and.w	r3, r3, #7
 8003f5c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2b06      	cmp	r3, #6
 8003f62:	d007      	beq.n	8003f74 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f042 0201 	orr.w	r2, r2, #1
 8003f72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3714      	adds	r7, #20
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr

08003f82 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b082      	sub	sp, #8
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e01d      	b.n	8003fd0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d106      	bne.n	8003fae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 f815 	bl	8003fd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	3304      	adds	r3, #4
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	4610      	mov	r0, r2
 8003fc2:	f000 fccb 	bl	800495c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fce:	2300      	movs	r3, #0
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3708      	adds	r7, #8
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}

08003fd8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	6839      	ldr	r1, [r7, #0]
 8003ffe:	4618      	mov	r0, r3
 8004000:	f001 f8c0 	bl	8005184 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a15      	ldr	r2, [pc, #84]	; (8004060 <HAL_TIM_PWM_Start+0x74>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d004      	beq.n	8004018 <HAL_TIM_PWM_Start+0x2c>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a14      	ldr	r2, [pc, #80]	; (8004064 <HAL_TIM_PWM_Start+0x78>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d101      	bne.n	800401c <HAL_TIM_PWM_Start+0x30>
 8004018:	2301      	movs	r3, #1
 800401a:	e000      	b.n	800401e <HAL_TIM_PWM_Start+0x32>
 800401c:	2300      	movs	r3, #0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d007      	beq.n	8004032 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004030:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f003 0307 	and.w	r3, r3, #7
 800403c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2b06      	cmp	r3, #6
 8004042:	d007      	beq.n	8004054 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0201 	orr.w	r2, r2, #1
 8004052:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	40010000 	.word	0x40010000
 8004064:	40010400 	.word	0x40010400

08004068 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2200      	movs	r2, #0
 8004078:	6839      	ldr	r1, [r7, #0]
 800407a:	4618      	mov	r0, r3
 800407c:	f001 f882 	bl	8005184 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a22      	ldr	r2, [pc, #136]	; (8004110 <HAL_TIM_PWM_Stop+0xa8>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d004      	beq.n	8004094 <HAL_TIM_PWM_Stop+0x2c>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a21      	ldr	r2, [pc, #132]	; (8004114 <HAL_TIM_PWM_Stop+0xac>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d101      	bne.n	8004098 <HAL_TIM_PWM_Stop+0x30>
 8004094:	2301      	movs	r3, #1
 8004096:	e000      	b.n	800409a <HAL_TIM_PWM_Stop+0x32>
 8004098:	2300      	movs	r3, #0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d017      	beq.n	80040ce <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	6a1a      	ldr	r2, [r3, #32]
 80040a4:	f241 1311 	movw	r3, #4369	; 0x1111
 80040a8:	4013      	ands	r3, r2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d10f      	bne.n	80040ce <HAL_TIM_PWM_Stop+0x66>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	6a1a      	ldr	r2, [r3, #32]
 80040b4:	f240 4344 	movw	r3, #1092	; 0x444
 80040b8:	4013      	ands	r3, r2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d107      	bne.n	80040ce <HAL_TIM_PWM_Stop+0x66>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6a1a      	ldr	r2, [r3, #32]
 80040d4:	f241 1311 	movw	r3, #4369	; 0x1111
 80040d8:	4013      	ands	r3, r2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10f      	bne.n	80040fe <HAL_TIM_PWM_Stop+0x96>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	6a1a      	ldr	r2, [r3, #32]
 80040e4:	f240 4344 	movw	r3, #1092	; 0x444
 80040e8:	4013      	ands	r3, r2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d107      	bne.n	80040fe <HAL_TIM_PWM_Stop+0x96>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0201 	bic.w	r2, r2, #1
 80040fc:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3708      	adds	r7, #8
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	40010000 	.word	0x40010000
 8004114:	40010400 	.word	0x40010400

08004118 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e01d      	b.n	8004166 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d106      	bne.n	8004144 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 f815 	bl	800416e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2202      	movs	r2, #2
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	3304      	adds	r3, #4
 8004154:	4619      	mov	r1, r3
 8004156:	4610      	mov	r0, r2
 8004158:	f000 fc00 	bl	800495c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800416e:	b480      	push	{r7}
 8004170:	b083      	sub	sp, #12
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
	...

08004184 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	2b0c      	cmp	r3, #12
 8004192:	d841      	bhi.n	8004218 <HAL_TIM_IC_Start_IT+0x94>
 8004194:	a201      	add	r2, pc, #4	; (adr r2, 800419c <HAL_TIM_IC_Start_IT+0x18>)
 8004196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800419a:	bf00      	nop
 800419c:	080041d1 	.word	0x080041d1
 80041a0:	08004219 	.word	0x08004219
 80041a4:	08004219 	.word	0x08004219
 80041a8:	08004219 	.word	0x08004219
 80041ac:	080041e3 	.word	0x080041e3
 80041b0:	08004219 	.word	0x08004219
 80041b4:	08004219 	.word	0x08004219
 80041b8:	08004219 	.word	0x08004219
 80041bc:	080041f5 	.word	0x080041f5
 80041c0:	08004219 	.word	0x08004219
 80041c4:	08004219 	.word	0x08004219
 80041c8:	08004219 	.word	0x08004219
 80041cc:	08004207 	.word	0x08004207
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68da      	ldr	r2, [r3, #12]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f042 0202 	orr.w	r2, r2, #2
 80041de:	60da      	str	r2, [r3, #12]
      break;
 80041e0:	e01b      	b.n	800421a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68da      	ldr	r2, [r3, #12]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f042 0204 	orr.w	r2, r2, #4
 80041f0:	60da      	str	r2, [r3, #12]
      break;
 80041f2:	e012      	b.n	800421a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	68da      	ldr	r2, [r3, #12]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0208 	orr.w	r2, r2, #8
 8004202:	60da      	str	r2, [r3, #12]
      break;
 8004204:	e009      	b.n	800421a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68da      	ldr	r2, [r3, #12]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f042 0210 	orr.w	r2, r2, #16
 8004214:	60da      	str	r2, [r3, #12]
      break;
 8004216:	e000      	b.n	800421a <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8004218:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2201      	movs	r2, #1
 8004220:	6839      	ldr	r1, [r7, #0]
 8004222:	4618      	mov	r0, r3
 8004224:	f000 ffae 	bl	8005184 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f003 0307 	and.w	r3, r3, #7
 8004232:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2b06      	cmp	r3, #6
 8004238:	d007      	beq.n	800424a <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f042 0201 	orr.w	r2, r2, #1
 8004248:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b02      	cmp	r3, #2
 8004268:	d122      	bne.n	80042b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b02      	cmp	r3, #2
 8004276:	d11b      	bne.n	80042b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f06f 0202 	mvn.w	r2, #2
 8004280:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	f003 0303 	and.w	r3, r3, #3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d003      	beq.n	800429e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7fd fc08 	bl	8001aac <HAL_TIM_IC_CaptureCallback>
 800429c:	e005      	b.n	80042aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 fb3e 	bl	8004920 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 fb45 	bl	8004934 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	f003 0304 	and.w	r3, r3, #4
 80042ba:	2b04      	cmp	r3, #4
 80042bc:	d122      	bne.n	8004304 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	f003 0304 	and.w	r3, r3, #4
 80042c8:	2b04      	cmp	r3, #4
 80042ca:	d11b      	bne.n	8004304 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f06f 0204 	mvn.w	r2, #4
 80042d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2202      	movs	r2, #2
 80042da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d003      	beq.n	80042f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7fd fbde 	bl	8001aac <HAL_TIM_IC_CaptureCallback>
 80042f0:	e005      	b.n	80042fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 fb14 	bl	8004920 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 fb1b 	bl	8004934 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	f003 0308 	and.w	r3, r3, #8
 800430e:	2b08      	cmp	r3, #8
 8004310:	d122      	bne.n	8004358 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f003 0308 	and.w	r3, r3, #8
 800431c:	2b08      	cmp	r3, #8
 800431e:	d11b      	bne.n	8004358 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f06f 0208 	mvn.w	r2, #8
 8004328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2204      	movs	r2, #4
 800432e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	f003 0303 	and.w	r3, r3, #3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d003      	beq.n	8004346 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7fd fbb4 	bl	8001aac <HAL_TIM_IC_CaptureCallback>
 8004344:	e005      	b.n	8004352 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 faea 	bl	8004920 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 faf1 	bl	8004934 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	f003 0310 	and.w	r3, r3, #16
 8004362:	2b10      	cmp	r3, #16
 8004364:	d122      	bne.n	80043ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	f003 0310 	and.w	r3, r3, #16
 8004370:	2b10      	cmp	r3, #16
 8004372:	d11b      	bne.n	80043ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f06f 0210 	mvn.w	r2, #16
 800437c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2208      	movs	r2, #8
 8004382:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	69db      	ldr	r3, [r3, #28]
 800438a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800438e:	2b00      	cmp	r3, #0
 8004390:	d003      	beq.n	800439a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f7fd fb8a 	bl	8001aac <HAL_TIM_IC_CaptureCallback>
 8004398:	e005      	b.n	80043a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 fac0 	bl	8004920 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 fac7 	bl	8004934 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d10e      	bne.n	80043d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d107      	bne.n	80043d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f06f 0201 	mvn.w	r2, #1
 80043d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f7fd fb76 	bl	8001ac4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043e2:	2b80      	cmp	r3, #128	; 0x80
 80043e4:	d10e      	bne.n	8004404 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043f0:	2b80      	cmp	r3, #128	; 0x80
 80043f2:	d107      	bne.n	8004404 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80043fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 ffbe 	bl	8005380 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800440e:	2b40      	cmp	r3, #64	; 0x40
 8004410:	d10e      	bne.n	8004430 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800441c:	2b40      	cmp	r3, #64	; 0x40
 800441e:	d107      	bne.n	8004430 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 fa8c 	bl	8004948 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	f003 0320 	and.w	r3, r3, #32
 800443a:	2b20      	cmp	r3, #32
 800443c:	d10e      	bne.n	800445c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	f003 0320 	and.w	r3, r3, #32
 8004448:	2b20      	cmp	r3, #32
 800444a:	d107      	bne.n	800445c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f06f 0220 	mvn.w	r2, #32
 8004454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 ff88 	bl	800536c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800445c:	bf00      	nop
 800445e:	3708      	adds	r7, #8
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004476:	2b01      	cmp	r3, #1
 8004478:	d101      	bne.n	800447e <HAL_TIM_IC_ConfigChannel+0x1a>
 800447a:	2302      	movs	r3, #2
 800447c:	e08a      	b.n	8004594 <HAL_TIM_IC_ConfigChannel+0x130>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2202      	movs	r2, #2
 800448a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d11b      	bne.n	80044cc <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6818      	ldr	r0, [r3, #0]
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	6819      	ldr	r1, [r3, #0]
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	f000 fcaa 	bl	8004dfc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	699a      	ldr	r2, [r3, #24]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f022 020c 	bic.w	r2, r2, #12
 80044b6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6999      	ldr	r1, [r3, #24]
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	689a      	ldr	r2, [r3, #8]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	430a      	orrs	r2, r1
 80044c8:	619a      	str	r2, [r3, #24]
 80044ca:	e05a      	b.n	8004582 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b04      	cmp	r3, #4
 80044d0:	d11c      	bne.n	800450c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6818      	ldr	r0, [r3, #0]
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	6819      	ldr	r1, [r3, #0]
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	685a      	ldr	r2, [r3, #4]
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	f000 fd2e 	bl	8004f42 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	699a      	ldr	r2, [r3, #24]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80044f4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6999      	ldr	r1, [r3, #24]
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	021a      	lsls	r2, r3, #8
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	430a      	orrs	r2, r1
 8004508:	619a      	str	r2, [r3, #24]
 800450a:	e03a      	b.n	8004582 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b08      	cmp	r3, #8
 8004510:	d11b      	bne.n	800454a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6818      	ldr	r0, [r3, #0]
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	6819      	ldr	r1, [r3, #0]
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	f000 fd7b 	bl	800501c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	69da      	ldr	r2, [r3, #28]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f022 020c 	bic.w	r2, r2, #12
 8004534:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	69d9      	ldr	r1, [r3, #28]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	689a      	ldr	r2, [r3, #8]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	430a      	orrs	r2, r1
 8004546:	61da      	str	r2, [r3, #28]
 8004548:	e01b      	b.n	8004582 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6818      	ldr	r0, [r3, #0]
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	6819      	ldr	r1, [r3, #0]
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	f000 fd9b 	bl	8005094 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	69da      	ldr	r2, [r3, #28]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800456c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	69d9      	ldr	r1, [r3, #28]
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	021a      	lsls	r2, r3, #8
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	430a      	orrs	r2, r1
 8004580:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d101      	bne.n	80045b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80045b2:	2302      	movs	r3, #2
 80045b4:	e0b4      	b.n	8004720 <HAL_TIM_PWM_ConfigChannel+0x184>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2202      	movs	r2, #2
 80045c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b0c      	cmp	r3, #12
 80045ca:	f200 809f 	bhi.w	800470c <HAL_TIM_PWM_ConfigChannel+0x170>
 80045ce:	a201      	add	r2, pc, #4	; (adr r2, 80045d4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80045d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d4:	08004609 	.word	0x08004609
 80045d8:	0800470d 	.word	0x0800470d
 80045dc:	0800470d 	.word	0x0800470d
 80045e0:	0800470d 	.word	0x0800470d
 80045e4:	08004649 	.word	0x08004649
 80045e8:	0800470d 	.word	0x0800470d
 80045ec:	0800470d 	.word	0x0800470d
 80045f0:	0800470d 	.word	0x0800470d
 80045f4:	0800468b 	.word	0x0800468b
 80045f8:	0800470d 	.word	0x0800470d
 80045fc:	0800470d 	.word	0x0800470d
 8004600:	0800470d 	.word	0x0800470d
 8004604:	080046cb 	.word	0x080046cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68b9      	ldr	r1, [r7, #8]
 800460e:	4618      	mov	r0, r3
 8004610:	f000 fa44 	bl	8004a9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699a      	ldr	r2, [r3, #24]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0208 	orr.w	r2, r2, #8
 8004622:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699a      	ldr	r2, [r3, #24]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0204 	bic.w	r2, r2, #4
 8004632:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6999      	ldr	r1, [r3, #24]
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	691a      	ldr	r2, [r3, #16]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	619a      	str	r2, [r3, #24]
      break;
 8004646:	e062      	b.n	800470e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68b9      	ldr	r1, [r7, #8]
 800464e:	4618      	mov	r0, r3
 8004650:	f000 fa94 	bl	8004b7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	699a      	ldr	r2, [r3, #24]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004662:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	699a      	ldr	r2, [r3, #24]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004672:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6999      	ldr	r1, [r3, #24]
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	021a      	lsls	r2, r3, #8
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	619a      	str	r2, [r3, #24]
      break;
 8004688:	e041      	b.n	800470e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68b9      	ldr	r1, [r7, #8]
 8004690:	4618      	mov	r0, r3
 8004692:	f000 fae9 	bl	8004c68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69da      	ldr	r2, [r3, #28]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f042 0208 	orr.w	r2, r2, #8
 80046a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	69da      	ldr	r2, [r3, #28]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0204 	bic.w	r2, r2, #4
 80046b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	69d9      	ldr	r1, [r3, #28]
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	691a      	ldr	r2, [r3, #16]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	430a      	orrs	r2, r1
 80046c6:	61da      	str	r2, [r3, #28]
      break;
 80046c8:	e021      	b.n	800470e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68b9      	ldr	r1, [r7, #8]
 80046d0:	4618      	mov	r0, r3
 80046d2:	f000 fb3d 	bl	8004d50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	69da      	ldr	r2, [r3, #28]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	69da      	ldr	r2, [r3, #28]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	69d9      	ldr	r1, [r3, #28]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	021a      	lsls	r2, r3, #8
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	430a      	orrs	r2, r1
 8004708:	61da      	str	r2, [r3, #28]
      break;
 800470a:	e000      	b.n	800470e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800470c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2201      	movs	r2, #1
 8004712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_TIM_ConfigClockSource+0x18>
 800473c:	2302      	movs	r3, #2
 800473e:	e0a6      	b.n	800488e <HAL_TIM_ConfigClockSource+0x166>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800475e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004766:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2b40      	cmp	r3, #64	; 0x40
 8004776:	d067      	beq.n	8004848 <HAL_TIM_ConfigClockSource+0x120>
 8004778:	2b40      	cmp	r3, #64	; 0x40
 800477a:	d80b      	bhi.n	8004794 <HAL_TIM_ConfigClockSource+0x6c>
 800477c:	2b10      	cmp	r3, #16
 800477e:	d073      	beq.n	8004868 <HAL_TIM_ConfigClockSource+0x140>
 8004780:	2b10      	cmp	r3, #16
 8004782:	d802      	bhi.n	800478a <HAL_TIM_ConfigClockSource+0x62>
 8004784:	2b00      	cmp	r3, #0
 8004786:	d06f      	beq.n	8004868 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004788:	e078      	b.n	800487c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800478a:	2b20      	cmp	r3, #32
 800478c:	d06c      	beq.n	8004868 <HAL_TIM_ConfigClockSource+0x140>
 800478e:	2b30      	cmp	r3, #48	; 0x30
 8004790:	d06a      	beq.n	8004868 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004792:	e073      	b.n	800487c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004794:	2b70      	cmp	r3, #112	; 0x70
 8004796:	d00d      	beq.n	80047b4 <HAL_TIM_ConfigClockSource+0x8c>
 8004798:	2b70      	cmp	r3, #112	; 0x70
 800479a:	d804      	bhi.n	80047a6 <HAL_TIM_ConfigClockSource+0x7e>
 800479c:	2b50      	cmp	r3, #80	; 0x50
 800479e:	d033      	beq.n	8004808 <HAL_TIM_ConfigClockSource+0xe0>
 80047a0:	2b60      	cmp	r3, #96	; 0x60
 80047a2:	d041      	beq.n	8004828 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80047a4:	e06a      	b.n	800487c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80047a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047aa:	d066      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x152>
 80047ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047b0:	d017      	beq.n	80047e2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80047b2:	e063      	b.n	800487c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6818      	ldr	r0, [r3, #0]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	6899      	ldr	r1, [r3, #8]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685a      	ldr	r2, [r3, #4]
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	f000 fcbe 	bl	8005144 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047d6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68fa      	ldr	r2, [r7, #12]
 80047de:	609a      	str	r2, [r3, #8]
      break;
 80047e0:	e04c      	b.n	800487c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6818      	ldr	r0, [r3, #0]
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	6899      	ldr	r1, [r3, #8]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	685a      	ldr	r2, [r3, #4]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	f000 fca7 	bl	8005144 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	689a      	ldr	r2, [r3, #8]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004804:	609a      	str	r2, [r3, #8]
      break;
 8004806:	e039      	b.n	800487c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6818      	ldr	r0, [r3, #0]
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	6859      	ldr	r1, [r3, #4]
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	461a      	mov	r2, r3
 8004816:	f000 fb65 	bl	8004ee4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2150      	movs	r1, #80	; 0x50
 8004820:	4618      	mov	r0, r3
 8004822:	f000 fc74 	bl	800510e <TIM_ITRx_SetConfig>
      break;
 8004826:	e029      	b.n	800487c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6818      	ldr	r0, [r3, #0]
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	6859      	ldr	r1, [r3, #4]
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	461a      	mov	r2, r3
 8004836:	f000 fbc1 	bl	8004fbc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2160      	movs	r1, #96	; 0x60
 8004840:	4618      	mov	r0, r3
 8004842:	f000 fc64 	bl	800510e <TIM_ITRx_SetConfig>
      break;
 8004846:	e019      	b.n	800487c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6818      	ldr	r0, [r3, #0]
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	6859      	ldr	r1, [r3, #4]
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	461a      	mov	r2, r3
 8004856:	f000 fb45 	bl	8004ee4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2140      	movs	r1, #64	; 0x40
 8004860:	4618      	mov	r0, r3
 8004862:	f000 fc54 	bl	800510e <TIM_ITRx_SetConfig>
      break;
 8004866:	e009      	b.n	800487c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4619      	mov	r1, r3
 8004872:	4610      	mov	r0, r2
 8004874:	f000 fc4b 	bl	800510e <TIM_ITRx_SetConfig>
      break;
 8004878:	e000      	b.n	800487c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800487a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
	...

08004898 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80048a2:	2300      	movs	r3, #0
 80048a4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	2b0c      	cmp	r3, #12
 80048aa:	d831      	bhi.n	8004910 <HAL_TIM_ReadCapturedValue+0x78>
 80048ac:	a201      	add	r2, pc, #4	; (adr r2, 80048b4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80048ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b2:	bf00      	nop
 80048b4:	080048e9 	.word	0x080048e9
 80048b8:	08004911 	.word	0x08004911
 80048bc:	08004911 	.word	0x08004911
 80048c0:	08004911 	.word	0x08004911
 80048c4:	080048f3 	.word	0x080048f3
 80048c8:	08004911 	.word	0x08004911
 80048cc:	08004911 	.word	0x08004911
 80048d0:	08004911 	.word	0x08004911
 80048d4:	080048fd 	.word	0x080048fd
 80048d8:	08004911 	.word	0x08004911
 80048dc:	08004911 	.word	0x08004911
 80048e0:	08004911 	.word	0x08004911
 80048e4:	08004907 	.word	0x08004907
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ee:	60fb      	str	r3, [r7, #12]

      break;
 80048f0:	e00f      	b.n	8004912 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f8:	60fb      	str	r3, [r7, #12]

      break;
 80048fa:	e00a      	b.n	8004912 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004902:	60fb      	str	r3, [r7, #12]

      break;
 8004904:	e005      	b.n	8004912 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490c:	60fb      	str	r3, [r7, #12]

      break;
 800490e:	e000      	b.n	8004912 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004910:	bf00      	nop
  }

  return tmpreg;
 8004912:	68fb      	ldr	r3, [r7, #12]
}
 8004914:	4618      	mov	r0, r3
 8004916:	3714      	adds	r7, #20
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800495c:	b480      	push	{r7}
 800495e:	b085      	sub	sp, #20
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a40      	ldr	r2, [pc, #256]	; (8004a70 <TIM_Base_SetConfig+0x114>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d013      	beq.n	800499c <TIM_Base_SetConfig+0x40>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800497a:	d00f      	beq.n	800499c <TIM_Base_SetConfig+0x40>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a3d      	ldr	r2, [pc, #244]	; (8004a74 <TIM_Base_SetConfig+0x118>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d00b      	beq.n	800499c <TIM_Base_SetConfig+0x40>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a3c      	ldr	r2, [pc, #240]	; (8004a78 <TIM_Base_SetConfig+0x11c>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d007      	beq.n	800499c <TIM_Base_SetConfig+0x40>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a3b      	ldr	r2, [pc, #236]	; (8004a7c <TIM_Base_SetConfig+0x120>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d003      	beq.n	800499c <TIM_Base_SetConfig+0x40>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a3a      	ldr	r2, [pc, #232]	; (8004a80 <TIM_Base_SetConfig+0x124>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d108      	bne.n	80049ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a2f      	ldr	r2, [pc, #188]	; (8004a70 <TIM_Base_SetConfig+0x114>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d02b      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049bc:	d027      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a2c      	ldr	r2, [pc, #176]	; (8004a74 <TIM_Base_SetConfig+0x118>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d023      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a2b      	ldr	r2, [pc, #172]	; (8004a78 <TIM_Base_SetConfig+0x11c>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d01f      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a2a      	ldr	r2, [pc, #168]	; (8004a7c <TIM_Base_SetConfig+0x120>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d01b      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a29      	ldr	r2, [pc, #164]	; (8004a80 <TIM_Base_SetConfig+0x124>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d017      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a28      	ldr	r2, [pc, #160]	; (8004a84 <TIM_Base_SetConfig+0x128>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d013      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a27      	ldr	r2, [pc, #156]	; (8004a88 <TIM_Base_SetConfig+0x12c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d00f      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a26      	ldr	r2, [pc, #152]	; (8004a8c <TIM_Base_SetConfig+0x130>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d00b      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a25      	ldr	r2, [pc, #148]	; (8004a90 <TIM_Base_SetConfig+0x134>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d007      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a24      	ldr	r2, [pc, #144]	; (8004a94 <TIM_Base_SetConfig+0x138>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d003      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a23      	ldr	r2, [pc, #140]	; (8004a98 <TIM_Base_SetConfig+0x13c>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d108      	bne.n	8004a20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	689a      	ldr	r2, [r3, #8]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a0a      	ldr	r2, [pc, #40]	; (8004a70 <TIM_Base_SetConfig+0x114>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d003      	beq.n	8004a54 <TIM_Base_SetConfig+0xf8>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a0c      	ldr	r2, [pc, #48]	; (8004a80 <TIM_Base_SetConfig+0x124>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d103      	bne.n	8004a5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	691a      	ldr	r2, [r3, #16]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	615a      	str	r2, [r3, #20]
}
 8004a62:	bf00      	nop
 8004a64:	3714      	adds	r7, #20
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	40010000 	.word	0x40010000
 8004a74:	40000400 	.word	0x40000400
 8004a78:	40000800 	.word	0x40000800
 8004a7c:	40000c00 	.word	0x40000c00
 8004a80:	40010400 	.word	0x40010400
 8004a84:	40014000 	.word	0x40014000
 8004a88:	40014400 	.word	0x40014400
 8004a8c:	40014800 	.word	0x40014800
 8004a90:	40001800 	.word	0x40001800
 8004a94:	40001c00 	.word	0x40001c00
 8004a98:	40002000 	.word	0x40002000

08004a9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b087      	sub	sp, #28
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	f023 0201 	bic.w	r2, r3, #1
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f023 0303 	bic.w	r3, r3, #3
 8004ad2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f023 0302 	bic.w	r3, r3, #2
 8004ae4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a20      	ldr	r2, [pc, #128]	; (8004b74 <TIM_OC1_SetConfig+0xd8>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d003      	beq.n	8004b00 <TIM_OC1_SetConfig+0x64>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a1f      	ldr	r2, [pc, #124]	; (8004b78 <TIM_OC1_SetConfig+0xdc>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d10c      	bne.n	8004b1a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f023 0308 	bic.w	r3, r3, #8
 8004b06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f023 0304 	bic.w	r3, r3, #4
 8004b18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a15      	ldr	r2, [pc, #84]	; (8004b74 <TIM_OC1_SetConfig+0xd8>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d003      	beq.n	8004b2a <TIM_OC1_SetConfig+0x8e>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a14      	ldr	r2, [pc, #80]	; (8004b78 <TIM_OC1_SetConfig+0xdc>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d111      	bne.n	8004b4e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	693a      	ldr	r2, [r7, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	693a      	ldr	r2, [r7, #16]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	621a      	str	r2, [r3, #32]
}
 8004b68:	bf00      	nop
 8004b6a:	371c      	adds	r7, #28
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	40010000 	.word	0x40010000
 8004b78:	40010400 	.word	0x40010400

08004b7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b087      	sub	sp, #28
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	f023 0210 	bic.w	r2, r3, #16
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	021b      	lsls	r3, r3, #8
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f023 0320 	bic.w	r3, r3, #32
 8004bc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	011b      	lsls	r3, r3, #4
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a22      	ldr	r2, [pc, #136]	; (8004c60 <TIM_OC2_SetConfig+0xe4>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d003      	beq.n	8004be4 <TIM_OC2_SetConfig+0x68>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a21      	ldr	r2, [pc, #132]	; (8004c64 <TIM_OC2_SetConfig+0xe8>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d10d      	bne.n	8004c00 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	011b      	lsls	r3, r3, #4
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bfe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a17      	ldr	r2, [pc, #92]	; (8004c60 <TIM_OC2_SetConfig+0xe4>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d003      	beq.n	8004c10 <TIM_OC2_SetConfig+0x94>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a16      	ldr	r2, [pc, #88]	; (8004c64 <TIM_OC2_SetConfig+0xe8>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d113      	bne.n	8004c38 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	693a      	ldr	r2, [r7, #16]
 8004c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	697a      	ldr	r2, [r7, #20]
 8004c50:	621a      	str	r2, [r3, #32]
}
 8004c52:	bf00      	nop
 8004c54:	371c      	adds	r7, #28
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	40010000 	.word	0x40010000
 8004c64:	40010400 	.word	0x40010400

08004c68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f023 0303 	bic.w	r3, r3, #3
 8004c9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004cb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	021b      	lsls	r3, r3, #8
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a21      	ldr	r2, [pc, #132]	; (8004d48 <TIM_OC3_SetConfig+0xe0>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d003      	beq.n	8004cce <TIM_OC3_SetConfig+0x66>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a20      	ldr	r2, [pc, #128]	; (8004d4c <TIM_OC3_SetConfig+0xe4>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d10d      	bne.n	8004cea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004cd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	021b      	lsls	r3, r3, #8
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ce8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a16      	ldr	r2, [pc, #88]	; (8004d48 <TIM_OC3_SetConfig+0xe0>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d003      	beq.n	8004cfa <TIM_OC3_SetConfig+0x92>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a15      	ldr	r2, [pc, #84]	; (8004d4c <TIM_OC3_SetConfig+0xe4>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d113      	bne.n	8004d22 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	695b      	ldr	r3, [r3, #20]
 8004d0e:	011b      	lsls	r3, r3, #4
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	011b      	lsls	r3, r3, #4
 8004d1c:	693a      	ldr	r2, [r7, #16]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68fa      	ldr	r2, [r7, #12]
 8004d2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685a      	ldr	r2, [r3, #4]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	621a      	str	r2, [r3, #32]
}
 8004d3c:	bf00      	nop
 8004d3e:	371c      	adds	r7, #28
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	40010000 	.word	0x40010000
 8004d4c:	40010400 	.word	0x40010400

08004d50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b087      	sub	sp, #28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a1b      	ldr	r3, [r3, #32]
 8004d6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69db      	ldr	r3, [r3, #28]
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	021b      	lsls	r3, r3, #8
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	031b      	lsls	r3, r3, #12
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a12      	ldr	r2, [pc, #72]	; (8004df4 <TIM_OC4_SetConfig+0xa4>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d003      	beq.n	8004db8 <TIM_OC4_SetConfig+0x68>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a11      	ldr	r2, [pc, #68]	; (8004df8 <TIM_OC4_SetConfig+0xa8>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d109      	bne.n	8004dcc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004dbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	695b      	ldr	r3, [r3, #20]
 8004dc4:	019b      	lsls	r3, r3, #6
 8004dc6:	697a      	ldr	r2, [r7, #20]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	693a      	ldr	r2, [r7, #16]
 8004de4:	621a      	str	r2, [r3, #32]
}
 8004de6:	bf00      	nop
 8004de8:	371c      	adds	r7, #28
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	40010000 	.word	0x40010000
 8004df8:	40010400 	.word	0x40010400

08004dfc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
 8004e08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	f023 0201 	bic.w	r2, r3, #1
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6a1b      	ldr	r3, [r3, #32]
 8004e20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	4a28      	ldr	r2, [pc, #160]	; (8004ec8 <TIM_TI1_SetConfig+0xcc>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d01b      	beq.n	8004e62 <TIM_TI1_SetConfig+0x66>
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e30:	d017      	beq.n	8004e62 <TIM_TI1_SetConfig+0x66>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	4a25      	ldr	r2, [pc, #148]	; (8004ecc <TIM_TI1_SetConfig+0xd0>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d013      	beq.n	8004e62 <TIM_TI1_SetConfig+0x66>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	4a24      	ldr	r2, [pc, #144]	; (8004ed0 <TIM_TI1_SetConfig+0xd4>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d00f      	beq.n	8004e62 <TIM_TI1_SetConfig+0x66>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	4a23      	ldr	r2, [pc, #140]	; (8004ed4 <TIM_TI1_SetConfig+0xd8>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d00b      	beq.n	8004e62 <TIM_TI1_SetConfig+0x66>
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	4a22      	ldr	r2, [pc, #136]	; (8004ed8 <TIM_TI1_SetConfig+0xdc>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d007      	beq.n	8004e62 <TIM_TI1_SetConfig+0x66>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	4a21      	ldr	r2, [pc, #132]	; (8004edc <TIM_TI1_SetConfig+0xe0>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d003      	beq.n	8004e62 <TIM_TI1_SetConfig+0x66>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	4a20      	ldr	r2, [pc, #128]	; (8004ee0 <TIM_TI1_SetConfig+0xe4>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d101      	bne.n	8004e66 <TIM_TI1_SetConfig+0x6a>
 8004e62:	2301      	movs	r3, #1
 8004e64:	e000      	b.n	8004e68 <TIM_TI1_SetConfig+0x6c>
 8004e66:	2300      	movs	r3, #0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d008      	beq.n	8004e7e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	f023 0303 	bic.w	r3, r3, #3
 8004e72:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004e74:	697a      	ldr	r2, [r7, #20]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	617b      	str	r3, [r7, #20]
 8004e7c:	e003      	b.n	8004e86 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	f043 0301 	orr.w	r3, r3, #1
 8004e84:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e8c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	011b      	lsls	r3, r3, #4
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	f023 030a 	bic.w	r3, r3, #10
 8004ea0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	f003 030a 	and.w	r3, r3, #10
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	621a      	str	r2, [r3, #32]
}
 8004eba:	bf00      	nop
 8004ebc:	371c      	adds	r7, #28
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop
 8004ec8:	40010000 	.word	0x40010000
 8004ecc:	40000400 	.word	0x40000400
 8004ed0:	40000800 	.word	0x40000800
 8004ed4:	40000c00 	.word	0x40000c00
 8004ed8:	40010400 	.word	0x40010400
 8004edc:	40014000 	.word	0x40014000
 8004ee0:	40001800 	.word	0x40001800

08004ee4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b087      	sub	sp, #28
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	f023 0201 	bic.w	r2, r3, #1
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	011b      	lsls	r3, r3, #4
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	f023 030a 	bic.w	r3, r3, #10
 8004f20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	693a      	ldr	r2, [r7, #16]
 8004f2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	621a      	str	r2, [r3, #32]
}
 8004f36:	bf00      	nop
 8004f38:	371c      	adds	r7, #28
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f42:	b480      	push	{r7}
 8004f44:	b087      	sub	sp, #28
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	60f8      	str	r0, [r7, #12]
 8004f4a:	60b9      	str	r1, [r7, #8]
 8004f4c:	607a      	str	r2, [r7, #4]
 8004f4e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	f023 0210 	bic.w	r2, r3, #16
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f6e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	021b      	lsls	r3, r3, #8
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	031b      	lsls	r3, r3, #12
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	697a      	ldr	r2, [r7, #20]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f94:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	011b      	lsls	r3, r3, #4
 8004f9a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004f9e:	693a      	ldr	r2, [r7, #16]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	621a      	str	r2, [r3, #32]
}
 8004fb0:	bf00      	nop
 8004fb2:	371c      	adds	r7, #28
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b087      	sub	sp, #28
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	f023 0210 	bic.w	r2, r3, #16
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fe6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	031b      	lsls	r3, r3, #12
 8004fec:	697a      	ldr	r2, [r7, #20]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ff8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	011b      	lsls	r3, r3, #4
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	4313      	orrs	r3, r2
 8005002:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	621a      	str	r2, [r3, #32]
}
 8005010:	bf00      	nop
 8005012:	371c      	adds	r7, #28
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800501c:	b480      	push	{r7}
 800501e:	b087      	sub	sp, #28
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
 8005028:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	69db      	ldr	r3, [r3, #28]
 800503a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f023 0303 	bic.w	r3, r3, #3
 8005048:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4313      	orrs	r3, r2
 8005050:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005058:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	011b      	lsls	r3, r3, #4
 800505e:	b2db      	uxtb	r3, r3
 8005060:	697a      	ldr	r2, [r7, #20]
 8005062:	4313      	orrs	r3, r2
 8005064:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800506c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	021b      	lsls	r3, r3, #8
 8005072:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	4313      	orrs	r3, r2
 800507a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	621a      	str	r2, [r3, #32]
}
 8005088:	bf00      	nop
 800508a:	371c      	adds	r7, #28
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005094:	b480      	push	{r7}
 8005096:	b087      	sub	sp, #28
 8005098:	af00      	add	r7, sp, #0
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
 80050a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6a1b      	ldr	r3, [r3, #32]
 80050b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050c0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	021b      	lsls	r3, r3, #8
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050d2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	031b      	lsls	r3, r3, #12
 80050d8:	b29b      	uxth	r3, r3
 80050da:	697a      	ldr	r2, [r7, #20]
 80050dc:	4313      	orrs	r3, r2
 80050de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80050e6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	031b      	lsls	r3, r3, #12
 80050ec:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	697a      	ldr	r2, [r7, #20]
 80050fa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	621a      	str	r2, [r3, #32]
}
 8005102:	bf00      	nop
 8005104:	371c      	adds	r7, #28
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800510e:	b480      	push	{r7}
 8005110:	b085      	sub	sp, #20
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
 8005116:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005124:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005126:	683a      	ldr	r2, [r7, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	4313      	orrs	r3, r2
 800512c:	f043 0307 	orr.w	r3, r3, #7
 8005130:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	609a      	str	r2, [r3, #8]
}
 8005138:	bf00      	nop
 800513a:	3714      	adds	r7, #20
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005144:	b480      	push	{r7}
 8005146:	b087      	sub	sp, #28
 8005148:	af00      	add	r7, sp, #0
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
 8005150:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800515e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	021a      	lsls	r2, r3, #8
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	431a      	orrs	r2, r3
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4313      	orrs	r3, r2
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	4313      	orrs	r3, r2
 8005170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	697a      	ldr	r2, [r7, #20]
 8005176:	609a      	str	r2, [r3, #8]
}
 8005178:	bf00      	nop
 800517a:	371c      	adds	r7, #28
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005184:	b480      	push	{r7}
 8005186:	b087      	sub	sp, #28
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	f003 031f 	and.w	r3, r3, #31
 8005196:	2201      	movs	r2, #1
 8005198:	fa02 f303 	lsl.w	r3, r2, r3
 800519c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6a1a      	ldr	r2, [r3, #32]
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	43db      	mvns	r3, r3
 80051a6:	401a      	ands	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6a1a      	ldr	r2, [r3, #32]
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	f003 031f 	and.w	r3, r3, #31
 80051b6:	6879      	ldr	r1, [r7, #4]
 80051b8:	fa01 f303 	lsl.w	r3, r1, r3
 80051bc:	431a      	orrs	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	621a      	str	r2, [r3, #32]
}
 80051c2:	bf00      	nop
 80051c4:	371c      	adds	r7, #28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
	...

080051d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d101      	bne.n	80051e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051e4:	2302      	movs	r3, #2
 80051e6:	e05a      	b.n	800529e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800520e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	4313      	orrs	r3, r2
 8005218:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a21      	ldr	r2, [pc, #132]	; (80052ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d022      	beq.n	8005272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005234:	d01d      	beq.n	8005272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a1d      	ldr	r2, [pc, #116]	; (80052b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d018      	beq.n	8005272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a1b      	ldr	r2, [pc, #108]	; (80052b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d013      	beq.n	8005272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a1a      	ldr	r2, [pc, #104]	; (80052b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d00e      	beq.n	8005272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a18      	ldr	r2, [pc, #96]	; (80052bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d009      	beq.n	8005272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a17      	ldr	r2, [pc, #92]	; (80052c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d004      	beq.n	8005272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a15      	ldr	r2, [pc, #84]	; (80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d10c      	bne.n	800528c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005278:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	4313      	orrs	r3, r2
 8005282:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3714      	adds	r7, #20
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	40010000 	.word	0x40010000
 80052b0:	40000400 	.word	0x40000400
 80052b4:	40000800 	.word	0x40000800
 80052b8:	40000c00 	.word	0x40000c00
 80052bc:	40010400 	.word	0x40010400
 80052c0:	40014000 	.word	0x40014000
 80052c4:	40001800 	.word	0x40001800

080052c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b085      	sub	sp, #20
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80052d2:	2300      	movs	r3, #0
 80052d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d101      	bne.n	80052e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80052e0:	2302      	movs	r3, #2
 80052e2:	e03d      	b.n	8005360 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	4313      	orrs	r3, r2
 8005306:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	4313      	orrs	r3, r2
 8005314:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4313      	orrs	r3, r2
 8005322:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	4313      	orrs	r3, r2
 8005330:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	695b      	ldr	r3, [r3, #20]
 800533c:	4313      	orrs	r3, r2
 800533e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	4313      	orrs	r3, r2
 800534c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3714      	adds	r7, #20
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005374:	bf00      	nop
 8005376:	370c      	adds	r7, #12
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e03f      	b.n	8005426 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d106      	bne.n	80053c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7fd fa88 	bl	80028d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2224      	movs	r2, #36	; 0x24
 80053c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	68da      	ldr	r2, [r3, #12]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 faef 	bl	80059bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	691a      	ldr	r2, [r3, #16]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	695a      	ldr	r2, [r3, #20]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68da      	ldr	r2, [r3, #12]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800540c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2220      	movs	r2, #32
 8005418:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2220      	movs	r2, #32
 8005420:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005424:	2300      	movs	r3, #0
}
 8005426:	4618      	mov	r0, r3
 8005428:	3708      	adds	r7, #8
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800542e:	b480      	push	{r7}
 8005430:	b085      	sub	sp, #20
 8005432:	af00      	add	r7, sp, #0
 8005434:	60f8      	str	r0, [r7, #12]
 8005436:	60b9      	str	r1, [r7, #8]
 8005438:	4613      	mov	r3, r2
 800543a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005442:	b2db      	uxtb	r3, r3
 8005444:	2b20      	cmp	r3, #32
 8005446:	d130      	bne.n	80054aa <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d002      	beq.n	8005454 <HAL_UART_Transmit_IT+0x26>
 800544e:	88fb      	ldrh	r3, [r7, #6]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d101      	bne.n	8005458 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e029      	b.n	80054ac <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800545e:	2b01      	cmp	r3, #1
 8005460:	d101      	bne.n	8005466 <HAL_UART_Transmit_IT+0x38>
 8005462:	2302      	movs	r3, #2
 8005464:	e022      	b.n	80054ac <HAL_UART_Transmit_IT+0x7e>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	68ba      	ldr	r2, [r7, #8]
 8005472:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	88fa      	ldrh	r2, [r7, #6]
 8005478:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	88fa      	ldrh	r2, [r7, #6]
 800547e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2221      	movs	r2, #33	; 0x21
 800548a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68da      	ldr	r2, [r3, #12]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80054a4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80054a6:	2300      	movs	r3, #0
 80054a8:	e000      	b.n	80054ac <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80054aa:	2302      	movs	r3, #2
  }
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3714      	adds	r7, #20
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	4613      	mov	r3, r2
 80054c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b20      	cmp	r3, #32
 80054d0:	d140      	bne.n	8005554 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d002      	beq.n	80054de <HAL_UART_Receive_IT+0x26>
 80054d8:	88fb      	ldrh	r3, [r7, #6]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e039      	b.n	8005556 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d101      	bne.n	80054f0 <HAL_UART_Receive_IT+0x38>
 80054ec:	2302      	movs	r3, #2
 80054ee:	e032      	b.n	8005556 <HAL_UART_Receive_IT+0x9e>
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	88fa      	ldrh	r2, [r7, #6]
 8005502:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	88fa      	ldrh	r2, [r7, #6]
 8005508:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2222      	movs	r2, #34	; 0x22
 8005514:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68da      	ldr	r2, [r3, #12]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800552e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	695a      	ldr	r2, [r3, #20]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f042 0201 	orr.w	r2, r2, #1
 800553e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f042 0220 	orr.w	r2, r2, #32
 800554e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005550:	2300      	movs	r3, #0
 8005552:	e000      	b.n	8005556 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005554:	2302      	movs	r3, #2
  }
}
 8005556:	4618      	mov	r0, r3
 8005558:	3714      	adds	r7, #20
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
	...

08005564 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b088      	sub	sp, #32
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005584:	2300      	movs	r3, #0
 8005586:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005588:	2300      	movs	r3, #0
 800558a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	f003 030f 	and.w	r3, r3, #15
 8005592:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10d      	bne.n	80055b6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800559a:	69fb      	ldr	r3, [r7, #28]
 800559c:	f003 0320 	and.w	r3, r3, #32
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d008      	beq.n	80055b6 <HAL_UART_IRQHandler+0x52>
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	f003 0320 	and.w	r3, r3, #32
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d003      	beq.n	80055b6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 f982 	bl	80058b8 <UART_Receive_IT>
      return;
 80055b4:	e0d1      	b.n	800575a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 80b0 	beq.w	800571e <HAL_UART_IRQHandler+0x1ba>
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d105      	bne.n	80055d4 <HAL_UART_IRQHandler+0x70>
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	f000 80a5 	beq.w	800571e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00a      	beq.n	80055f4 <HAL_UART_IRQHandler+0x90>
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d005      	beq.n	80055f4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ec:	f043 0201 	orr.w	r2, r3, #1
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	f003 0304 	and.w	r3, r3, #4
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00a      	beq.n	8005614 <HAL_UART_IRQHandler+0xb0>
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	f003 0301 	and.w	r3, r3, #1
 8005604:	2b00      	cmp	r3, #0
 8005606:	d005      	beq.n	8005614 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800560c:	f043 0202 	orr.w	r2, r3, #2
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	f003 0302 	and.w	r3, r3, #2
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00a      	beq.n	8005634 <HAL_UART_IRQHandler+0xd0>
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f003 0301 	and.w	r3, r3, #1
 8005624:	2b00      	cmp	r3, #0
 8005626:	d005      	beq.n	8005634 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800562c:	f043 0204 	orr.w	r2, r3, #4
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	f003 0308 	and.w	r3, r3, #8
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00f      	beq.n	800565e <HAL_UART_IRQHandler+0xfa>
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	f003 0320 	and.w	r3, r3, #32
 8005644:	2b00      	cmp	r3, #0
 8005646:	d104      	bne.n	8005652 <HAL_UART_IRQHandler+0xee>
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	d005      	beq.n	800565e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005656:	f043 0208 	orr.w	r2, r3, #8
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005662:	2b00      	cmp	r3, #0
 8005664:	d078      	beq.n	8005758 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	f003 0320 	and.w	r3, r3, #32
 800566c:	2b00      	cmp	r3, #0
 800566e:	d007      	beq.n	8005680 <HAL_UART_IRQHandler+0x11c>
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	f003 0320 	and.w	r3, r3, #32
 8005676:	2b00      	cmp	r3, #0
 8005678:	d002      	beq.n	8005680 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 f91c 	bl	80058b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800568a:	2b40      	cmp	r3, #64	; 0x40
 800568c:	bf0c      	ite	eq
 800568e:	2301      	moveq	r3, #1
 8005690:	2300      	movne	r3, #0
 8005692:	b2db      	uxtb	r3, r3
 8005694:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800569a:	f003 0308 	and.w	r3, r3, #8
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d102      	bne.n	80056a8 <HAL_UART_IRQHandler+0x144>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d031      	beq.n	800570c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f000 f865 	bl	8005778 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056b8:	2b40      	cmp	r3, #64	; 0x40
 80056ba:	d123      	bne.n	8005704 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695a      	ldr	r2, [r3, #20]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056ca:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d013      	beq.n	80056fc <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056d8:	4a21      	ldr	r2, [pc, #132]	; (8005760 <HAL_UART_IRQHandler+0x1fc>)
 80056da:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7fd fdec 	bl	80032be <HAL_DMA_Abort_IT>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d016      	beq.n	800571a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80056f6:	4610      	mov	r0, r2
 80056f8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056fa:	e00e      	b.n	800571a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 f831 	bl	8005764 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005702:	e00a      	b.n	800571a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 f82d 	bl	8005764 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800570a:	e006      	b.n	800571a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 f829 	bl	8005764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005718:	e01e      	b.n	8005758 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800571a:	bf00      	nop
    return;
 800571c:	e01c      	b.n	8005758 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005724:	2b00      	cmp	r3, #0
 8005726:	d008      	beq.n	800573a <HAL_UART_IRQHandler+0x1d6>
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800572e:	2b00      	cmp	r3, #0
 8005730:	d003      	beq.n	800573a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f852 	bl	80057dc <UART_Transmit_IT>
    return;
 8005738:	e00f      	b.n	800575a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005740:	2b00      	cmp	r3, #0
 8005742:	d00a      	beq.n	800575a <HAL_UART_IRQHandler+0x1f6>
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800574a:	2b00      	cmp	r3, #0
 800574c:	d005      	beq.n	800575a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f89a 	bl	8005888 <UART_EndTransmit_IT>
    return;
 8005754:	bf00      	nop
 8005756:	e000      	b.n	800575a <HAL_UART_IRQHandler+0x1f6>
    return;
 8005758:	bf00      	nop
  }
}
 800575a:	3720      	adds	r7, #32
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	080057b5 	.word	0x080057b5

08005764 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68da      	ldr	r2, [r3, #12]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800578e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	695a      	ldr	r2, [r3, #20]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 0201 	bic.w	r2, r2, #1
 800579e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2220      	movs	r2, #32
 80057a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80057a8:	bf00      	nop
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f7ff ffc8 	bl	8005764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057d4:	bf00      	nop
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	2b21      	cmp	r3, #33	; 0x21
 80057ee:	d144      	bne.n	800587a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057f8:	d11a      	bne.n	8005830 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	881b      	ldrh	r3, [r3, #0]
 8005804:	461a      	mov	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800580e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d105      	bne.n	8005824 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6a1b      	ldr	r3, [r3, #32]
 800581c:	1c9a      	adds	r2, r3, #2
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	621a      	str	r2, [r3, #32]
 8005822:	e00e      	b.n	8005842 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a1b      	ldr	r3, [r3, #32]
 8005828:	1c5a      	adds	r2, r3, #1
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	621a      	str	r2, [r3, #32]
 800582e:	e008      	b.n	8005842 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	1c59      	adds	r1, r3, #1
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	6211      	str	r1, [r2, #32]
 800583a:	781a      	ldrb	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005846:	b29b      	uxth	r3, r3
 8005848:	3b01      	subs	r3, #1
 800584a:	b29b      	uxth	r3, r3
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	4619      	mov	r1, r3
 8005850:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10f      	bne.n	8005876 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	68da      	ldr	r2, [r3, #12]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005864:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68da      	ldr	r2, [r3, #12]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005874:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005876:	2300      	movs	r3, #0
 8005878:	e000      	b.n	800587c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800587a:	2302      	movs	r3, #2
  }
}
 800587c:	4618      	mov	r0, r3
 800587e:	3714      	adds	r7, #20
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	68da      	ldr	r2, [r3, #12]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800589e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2220      	movs	r2, #32
 80058a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7fc f93d 	bl	8001b28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b22      	cmp	r3, #34	; 0x22
 80058ca:	d171      	bne.n	80059b0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058d4:	d123      	bne.n	800591e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058da:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10e      	bne.n	8005902 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058f0:	b29a      	uxth	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058fa:	1c9a      	adds	r2, r3, #2
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	629a      	str	r2, [r3, #40]	; 0x28
 8005900:	e029      	b.n	8005956 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	b29b      	uxth	r3, r3
 800590a:	b2db      	uxtb	r3, r3
 800590c:	b29a      	uxth	r2, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005916:	1c5a      	adds	r2, r3, #1
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	629a      	str	r2, [r3, #40]	; 0x28
 800591c:	e01b      	b.n	8005956 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10a      	bne.n	800593c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	6858      	ldr	r0, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005930:	1c59      	adds	r1, r3, #1
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	6291      	str	r1, [r2, #40]	; 0x28
 8005936:	b2c2      	uxtb	r2, r0
 8005938:	701a      	strb	r2, [r3, #0]
 800593a:	e00c      	b.n	8005956 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	b2da      	uxtb	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005948:	1c58      	adds	r0, r3, #1
 800594a:	6879      	ldr	r1, [r7, #4]
 800594c:	6288      	str	r0, [r1, #40]	; 0x28
 800594e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005952:	b2d2      	uxtb	r2, r2
 8005954:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b01      	subs	r3, #1
 800595e:	b29b      	uxth	r3, r3
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	4619      	mov	r1, r3
 8005964:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005966:	2b00      	cmp	r3, #0
 8005968:	d120      	bne.n	80059ac <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0220 	bic.w	r2, r2, #32
 8005978:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68da      	ldr	r2, [r3, #12]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005988:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	695a      	ldr	r2, [r3, #20]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 0201 	bic.w	r2, r2, #1
 8005998:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2220      	movs	r2, #32
 800599e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7fc f8b2 	bl	8001b0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80059a8:	2300      	movs	r3, #0
 80059aa:	e002      	b.n	80059b2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80059ac:	2300      	movs	r3, #0
 80059ae:	e000      	b.n	80059b2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80059b0:	2302      	movs	r3, #2
  }
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
	...

080059bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c0:	b085      	sub	sp, #20
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	68da      	ldr	r2, [r3, #12]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	430a      	orrs	r2, r1
 80059da:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	689a      	ldr	r2, [r3, #8]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	431a      	orrs	r2, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	431a      	orrs	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	69db      	ldr	r3, [r3, #28]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80059fe:	f023 030c 	bic.w	r3, r3, #12
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	6812      	ldr	r2, [r2, #0]
 8005a06:	68f9      	ldr	r1, [r7, #12]
 8005a08:	430b      	orrs	r3, r1
 8005a0a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	699a      	ldr	r2, [r3, #24]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a2a:	f040 818b 	bne.w	8005d44 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4ac1      	ldr	r2, [pc, #772]	; (8005d38 <UART_SetConfig+0x37c>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d005      	beq.n	8005a44 <UART_SetConfig+0x88>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4abf      	ldr	r2, [pc, #764]	; (8005d3c <UART_SetConfig+0x380>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	f040 80bd 	bne.w	8005bbe <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a44:	f7fe fa3a 	bl	8003ebc <HAL_RCC_GetPCLK2Freq>
 8005a48:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	461d      	mov	r5, r3
 8005a4e:	f04f 0600 	mov.w	r6, #0
 8005a52:	46a8      	mov	r8, r5
 8005a54:	46b1      	mov	r9, r6
 8005a56:	eb18 0308 	adds.w	r3, r8, r8
 8005a5a:	eb49 0409 	adc.w	r4, r9, r9
 8005a5e:	4698      	mov	r8, r3
 8005a60:	46a1      	mov	r9, r4
 8005a62:	eb18 0805 	adds.w	r8, r8, r5
 8005a66:	eb49 0906 	adc.w	r9, r9, r6
 8005a6a:	f04f 0100 	mov.w	r1, #0
 8005a6e:	f04f 0200 	mov.w	r2, #0
 8005a72:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005a76:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005a7a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005a7e:	4688      	mov	r8, r1
 8005a80:	4691      	mov	r9, r2
 8005a82:	eb18 0005 	adds.w	r0, r8, r5
 8005a86:	eb49 0106 	adc.w	r1, r9, r6
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	461d      	mov	r5, r3
 8005a90:	f04f 0600 	mov.w	r6, #0
 8005a94:	196b      	adds	r3, r5, r5
 8005a96:	eb46 0406 	adc.w	r4, r6, r6
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	4623      	mov	r3, r4
 8005a9e:	f7fb f8f3 	bl	8000c88 <__aeabi_uldivmod>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	460c      	mov	r4, r1
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	4ba5      	ldr	r3, [pc, #660]	; (8005d40 <UART_SetConfig+0x384>)
 8005aaa:	fba3 2302 	umull	r2, r3, r3, r2
 8005aae:	095b      	lsrs	r3, r3, #5
 8005ab0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	461d      	mov	r5, r3
 8005ab8:	f04f 0600 	mov.w	r6, #0
 8005abc:	46a9      	mov	r9, r5
 8005abe:	46b2      	mov	sl, r6
 8005ac0:	eb19 0309 	adds.w	r3, r9, r9
 8005ac4:	eb4a 040a 	adc.w	r4, sl, sl
 8005ac8:	4699      	mov	r9, r3
 8005aca:	46a2      	mov	sl, r4
 8005acc:	eb19 0905 	adds.w	r9, r9, r5
 8005ad0:	eb4a 0a06 	adc.w	sl, sl, r6
 8005ad4:	f04f 0100 	mov.w	r1, #0
 8005ad8:	f04f 0200 	mov.w	r2, #0
 8005adc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ae0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005ae4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005ae8:	4689      	mov	r9, r1
 8005aea:	4692      	mov	sl, r2
 8005aec:	eb19 0005 	adds.w	r0, r9, r5
 8005af0:	eb4a 0106 	adc.w	r1, sl, r6
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	461d      	mov	r5, r3
 8005afa:	f04f 0600 	mov.w	r6, #0
 8005afe:	196b      	adds	r3, r5, r5
 8005b00:	eb46 0406 	adc.w	r4, r6, r6
 8005b04:	461a      	mov	r2, r3
 8005b06:	4623      	mov	r3, r4
 8005b08:	f7fb f8be 	bl	8000c88 <__aeabi_uldivmod>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	460c      	mov	r4, r1
 8005b10:	461a      	mov	r2, r3
 8005b12:	4b8b      	ldr	r3, [pc, #556]	; (8005d40 <UART_SetConfig+0x384>)
 8005b14:	fba3 1302 	umull	r1, r3, r3, r2
 8005b18:	095b      	lsrs	r3, r3, #5
 8005b1a:	2164      	movs	r1, #100	; 0x64
 8005b1c:	fb01 f303 	mul.w	r3, r1, r3
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	00db      	lsls	r3, r3, #3
 8005b24:	3332      	adds	r3, #50	; 0x32
 8005b26:	4a86      	ldr	r2, [pc, #536]	; (8005d40 <UART_SetConfig+0x384>)
 8005b28:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2c:	095b      	lsrs	r3, r3, #5
 8005b2e:	005b      	lsls	r3, r3, #1
 8005b30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b34:	4498      	add	r8, r3
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	461d      	mov	r5, r3
 8005b3a:	f04f 0600 	mov.w	r6, #0
 8005b3e:	46a9      	mov	r9, r5
 8005b40:	46b2      	mov	sl, r6
 8005b42:	eb19 0309 	adds.w	r3, r9, r9
 8005b46:	eb4a 040a 	adc.w	r4, sl, sl
 8005b4a:	4699      	mov	r9, r3
 8005b4c:	46a2      	mov	sl, r4
 8005b4e:	eb19 0905 	adds.w	r9, r9, r5
 8005b52:	eb4a 0a06 	adc.w	sl, sl, r6
 8005b56:	f04f 0100 	mov.w	r1, #0
 8005b5a:	f04f 0200 	mov.w	r2, #0
 8005b5e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b62:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005b66:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005b6a:	4689      	mov	r9, r1
 8005b6c:	4692      	mov	sl, r2
 8005b6e:	eb19 0005 	adds.w	r0, r9, r5
 8005b72:	eb4a 0106 	adc.w	r1, sl, r6
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	461d      	mov	r5, r3
 8005b7c:	f04f 0600 	mov.w	r6, #0
 8005b80:	196b      	adds	r3, r5, r5
 8005b82:	eb46 0406 	adc.w	r4, r6, r6
 8005b86:	461a      	mov	r2, r3
 8005b88:	4623      	mov	r3, r4
 8005b8a:	f7fb f87d 	bl	8000c88 <__aeabi_uldivmod>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	460c      	mov	r4, r1
 8005b92:	461a      	mov	r2, r3
 8005b94:	4b6a      	ldr	r3, [pc, #424]	; (8005d40 <UART_SetConfig+0x384>)
 8005b96:	fba3 1302 	umull	r1, r3, r3, r2
 8005b9a:	095b      	lsrs	r3, r3, #5
 8005b9c:	2164      	movs	r1, #100	; 0x64
 8005b9e:	fb01 f303 	mul.w	r3, r1, r3
 8005ba2:	1ad3      	subs	r3, r2, r3
 8005ba4:	00db      	lsls	r3, r3, #3
 8005ba6:	3332      	adds	r3, #50	; 0x32
 8005ba8:	4a65      	ldr	r2, [pc, #404]	; (8005d40 <UART_SetConfig+0x384>)
 8005baa:	fba2 2303 	umull	r2, r3, r2, r3
 8005bae:	095b      	lsrs	r3, r3, #5
 8005bb0:	f003 0207 	and.w	r2, r3, #7
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4442      	add	r2, r8
 8005bba:	609a      	str	r2, [r3, #8]
 8005bbc:	e26f      	b.n	800609e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bbe:	f7fe f969 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 8005bc2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	461d      	mov	r5, r3
 8005bc8:	f04f 0600 	mov.w	r6, #0
 8005bcc:	46a8      	mov	r8, r5
 8005bce:	46b1      	mov	r9, r6
 8005bd0:	eb18 0308 	adds.w	r3, r8, r8
 8005bd4:	eb49 0409 	adc.w	r4, r9, r9
 8005bd8:	4698      	mov	r8, r3
 8005bda:	46a1      	mov	r9, r4
 8005bdc:	eb18 0805 	adds.w	r8, r8, r5
 8005be0:	eb49 0906 	adc.w	r9, r9, r6
 8005be4:	f04f 0100 	mov.w	r1, #0
 8005be8:	f04f 0200 	mov.w	r2, #0
 8005bec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005bf0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005bf4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005bf8:	4688      	mov	r8, r1
 8005bfa:	4691      	mov	r9, r2
 8005bfc:	eb18 0005 	adds.w	r0, r8, r5
 8005c00:	eb49 0106 	adc.w	r1, r9, r6
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	461d      	mov	r5, r3
 8005c0a:	f04f 0600 	mov.w	r6, #0
 8005c0e:	196b      	adds	r3, r5, r5
 8005c10:	eb46 0406 	adc.w	r4, r6, r6
 8005c14:	461a      	mov	r2, r3
 8005c16:	4623      	mov	r3, r4
 8005c18:	f7fb f836 	bl	8000c88 <__aeabi_uldivmod>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	460c      	mov	r4, r1
 8005c20:	461a      	mov	r2, r3
 8005c22:	4b47      	ldr	r3, [pc, #284]	; (8005d40 <UART_SetConfig+0x384>)
 8005c24:	fba3 2302 	umull	r2, r3, r3, r2
 8005c28:	095b      	lsrs	r3, r3, #5
 8005c2a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	461d      	mov	r5, r3
 8005c32:	f04f 0600 	mov.w	r6, #0
 8005c36:	46a9      	mov	r9, r5
 8005c38:	46b2      	mov	sl, r6
 8005c3a:	eb19 0309 	adds.w	r3, r9, r9
 8005c3e:	eb4a 040a 	adc.w	r4, sl, sl
 8005c42:	4699      	mov	r9, r3
 8005c44:	46a2      	mov	sl, r4
 8005c46:	eb19 0905 	adds.w	r9, r9, r5
 8005c4a:	eb4a 0a06 	adc.w	sl, sl, r6
 8005c4e:	f04f 0100 	mov.w	r1, #0
 8005c52:	f04f 0200 	mov.w	r2, #0
 8005c56:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c5a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c5e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c62:	4689      	mov	r9, r1
 8005c64:	4692      	mov	sl, r2
 8005c66:	eb19 0005 	adds.w	r0, r9, r5
 8005c6a:	eb4a 0106 	adc.w	r1, sl, r6
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	461d      	mov	r5, r3
 8005c74:	f04f 0600 	mov.w	r6, #0
 8005c78:	196b      	adds	r3, r5, r5
 8005c7a:	eb46 0406 	adc.w	r4, r6, r6
 8005c7e:	461a      	mov	r2, r3
 8005c80:	4623      	mov	r3, r4
 8005c82:	f7fb f801 	bl	8000c88 <__aeabi_uldivmod>
 8005c86:	4603      	mov	r3, r0
 8005c88:	460c      	mov	r4, r1
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	4b2c      	ldr	r3, [pc, #176]	; (8005d40 <UART_SetConfig+0x384>)
 8005c8e:	fba3 1302 	umull	r1, r3, r3, r2
 8005c92:	095b      	lsrs	r3, r3, #5
 8005c94:	2164      	movs	r1, #100	; 0x64
 8005c96:	fb01 f303 	mul.w	r3, r1, r3
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	00db      	lsls	r3, r3, #3
 8005c9e:	3332      	adds	r3, #50	; 0x32
 8005ca0:	4a27      	ldr	r2, [pc, #156]	; (8005d40 <UART_SetConfig+0x384>)
 8005ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca6:	095b      	lsrs	r3, r3, #5
 8005ca8:	005b      	lsls	r3, r3, #1
 8005caa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005cae:	4498      	add	r8, r3
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	461d      	mov	r5, r3
 8005cb4:	f04f 0600 	mov.w	r6, #0
 8005cb8:	46a9      	mov	r9, r5
 8005cba:	46b2      	mov	sl, r6
 8005cbc:	eb19 0309 	adds.w	r3, r9, r9
 8005cc0:	eb4a 040a 	adc.w	r4, sl, sl
 8005cc4:	4699      	mov	r9, r3
 8005cc6:	46a2      	mov	sl, r4
 8005cc8:	eb19 0905 	adds.w	r9, r9, r5
 8005ccc:	eb4a 0a06 	adc.w	sl, sl, r6
 8005cd0:	f04f 0100 	mov.w	r1, #0
 8005cd4:	f04f 0200 	mov.w	r2, #0
 8005cd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cdc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005ce0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005ce4:	4689      	mov	r9, r1
 8005ce6:	4692      	mov	sl, r2
 8005ce8:	eb19 0005 	adds.w	r0, r9, r5
 8005cec:	eb4a 0106 	adc.w	r1, sl, r6
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	461d      	mov	r5, r3
 8005cf6:	f04f 0600 	mov.w	r6, #0
 8005cfa:	196b      	adds	r3, r5, r5
 8005cfc:	eb46 0406 	adc.w	r4, r6, r6
 8005d00:	461a      	mov	r2, r3
 8005d02:	4623      	mov	r3, r4
 8005d04:	f7fa ffc0 	bl	8000c88 <__aeabi_uldivmod>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	460c      	mov	r4, r1
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	4b0c      	ldr	r3, [pc, #48]	; (8005d40 <UART_SetConfig+0x384>)
 8005d10:	fba3 1302 	umull	r1, r3, r3, r2
 8005d14:	095b      	lsrs	r3, r3, #5
 8005d16:	2164      	movs	r1, #100	; 0x64
 8005d18:	fb01 f303 	mul.w	r3, r1, r3
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	00db      	lsls	r3, r3, #3
 8005d20:	3332      	adds	r3, #50	; 0x32
 8005d22:	4a07      	ldr	r2, [pc, #28]	; (8005d40 <UART_SetConfig+0x384>)
 8005d24:	fba2 2303 	umull	r2, r3, r2, r3
 8005d28:	095b      	lsrs	r3, r3, #5
 8005d2a:	f003 0207 	and.w	r2, r3, #7
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4442      	add	r2, r8
 8005d34:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005d36:	e1b2      	b.n	800609e <UART_SetConfig+0x6e2>
 8005d38:	40011000 	.word	0x40011000
 8005d3c:	40011400 	.word	0x40011400
 8005d40:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4ad7      	ldr	r2, [pc, #860]	; (80060a8 <UART_SetConfig+0x6ec>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d005      	beq.n	8005d5a <UART_SetConfig+0x39e>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4ad6      	ldr	r2, [pc, #856]	; (80060ac <UART_SetConfig+0x6f0>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	f040 80d1 	bne.w	8005efc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d5a:	f7fe f8af 	bl	8003ebc <HAL_RCC_GetPCLK2Freq>
 8005d5e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	469a      	mov	sl, r3
 8005d64:	f04f 0b00 	mov.w	fp, #0
 8005d68:	46d0      	mov	r8, sl
 8005d6a:	46d9      	mov	r9, fp
 8005d6c:	eb18 0308 	adds.w	r3, r8, r8
 8005d70:	eb49 0409 	adc.w	r4, r9, r9
 8005d74:	4698      	mov	r8, r3
 8005d76:	46a1      	mov	r9, r4
 8005d78:	eb18 080a 	adds.w	r8, r8, sl
 8005d7c:	eb49 090b 	adc.w	r9, r9, fp
 8005d80:	f04f 0100 	mov.w	r1, #0
 8005d84:	f04f 0200 	mov.w	r2, #0
 8005d88:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005d8c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005d90:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005d94:	4688      	mov	r8, r1
 8005d96:	4691      	mov	r9, r2
 8005d98:	eb1a 0508 	adds.w	r5, sl, r8
 8005d9c:	eb4b 0609 	adc.w	r6, fp, r9
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	4619      	mov	r1, r3
 8005da6:	f04f 0200 	mov.w	r2, #0
 8005daa:	f04f 0300 	mov.w	r3, #0
 8005dae:	f04f 0400 	mov.w	r4, #0
 8005db2:	0094      	lsls	r4, r2, #2
 8005db4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005db8:	008b      	lsls	r3, r1, #2
 8005dba:	461a      	mov	r2, r3
 8005dbc:	4623      	mov	r3, r4
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	4631      	mov	r1, r6
 8005dc2:	f7fa ff61 	bl	8000c88 <__aeabi_uldivmod>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	460c      	mov	r4, r1
 8005dca:	461a      	mov	r2, r3
 8005dcc:	4bb8      	ldr	r3, [pc, #736]	; (80060b0 <UART_SetConfig+0x6f4>)
 8005dce:	fba3 2302 	umull	r2, r3, r3, r2
 8005dd2:	095b      	lsrs	r3, r3, #5
 8005dd4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	469b      	mov	fp, r3
 8005ddc:	f04f 0c00 	mov.w	ip, #0
 8005de0:	46d9      	mov	r9, fp
 8005de2:	46e2      	mov	sl, ip
 8005de4:	eb19 0309 	adds.w	r3, r9, r9
 8005de8:	eb4a 040a 	adc.w	r4, sl, sl
 8005dec:	4699      	mov	r9, r3
 8005dee:	46a2      	mov	sl, r4
 8005df0:	eb19 090b 	adds.w	r9, r9, fp
 8005df4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005df8:	f04f 0100 	mov.w	r1, #0
 8005dfc:	f04f 0200 	mov.w	r2, #0
 8005e00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e04:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e08:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005e0c:	4689      	mov	r9, r1
 8005e0e:	4692      	mov	sl, r2
 8005e10:	eb1b 0509 	adds.w	r5, fp, r9
 8005e14:	eb4c 060a 	adc.w	r6, ip, sl
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	f04f 0200 	mov.w	r2, #0
 8005e22:	f04f 0300 	mov.w	r3, #0
 8005e26:	f04f 0400 	mov.w	r4, #0
 8005e2a:	0094      	lsls	r4, r2, #2
 8005e2c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005e30:	008b      	lsls	r3, r1, #2
 8005e32:	461a      	mov	r2, r3
 8005e34:	4623      	mov	r3, r4
 8005e36:	4628      	mov	r0, r5
 8005e38:	4631      	mov	r1, r6
 8005e3a:	f7fa ff25 	bl	8000c88 <__aeabi_uldivmod>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	460c      	mov	r4, r1
 8005e42:	461a      	mov	r2, r3
 8005e44:	4b9a      	ldr	r3, [pc, #616]	; (80060b0 <UART_SetConfig+0x6f4>)
 8005e46:	fba3 1302 	umull	r1, r3, r3, r2
 8005e4a:	095b      	lsrs	r3, r3, #5
 8005e4c:	2164      	movs	r1, #100	; 0x64
 8005e4e:	fb01 f303 	mul.w	r3, r1, r3
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	011b      	lsls	r3, r3, #4
 8005e56:	3332      	adds	r3, #50	; 0x32
 8005e58:	4a95      	ldr	r2, [pc, #596]	; (80060b0 <UART_SetConfig+0x6f4>)
 8005e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e5e:	095b      	lsrs	r3, r3, #5
 8005e60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e64:	4498      	add	r8, r3
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	469b      	mov	fp, r3
 8005e6a:	f04f 0c00 	mov.w	ip, #0
 8005e6e:	46d9      	mov	r9, fp
 8005e70:	46e2      	mov	sl, ip
 8005e72:	eb19 0309 	adds.w	r3, r9, r9
 8005e76:	eb4a 040a 	adc.w	r4, sl, sl
 8005e7a:	4699      	mov	r9, r3
 8005e7c:	46a2      	mov	sl, r4
 8005e7e:	eb19 090b 	adds.w	r9, r9, fp
 8005e82:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005e86:	f04f 0100 	mov.w	r1, #0
 8005e8a:	f04f 0200 	mov.w	r2, #0
 8005e8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e92:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e96:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005e9a:	4689      	mov	r9, r1
 8005e9c:	4692      	mov	sl, r2
 8005e9e:	eb1b 0509 	adds.w	r5, fp, r9
 8005ea2:	eb4c 060a 	adc.w	r6, ip, sl
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	4619      	mov	r1, r3
 8005eac:	f04f 0200 	mov.w	r2, #0
 8005eb0:	f04f 0300 	mov.w	r3, #0
 8005eb4:	f04f 0400 	mov.w	r4, #0
 8005eb8:	0094      	lsls	r4, r2, #2
 8005eba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005ebe:	008b      	lsls	r3, r1, #2
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	4623      	mov	r3, r4
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	f7fa fede 	bl	8000c88 <__aeabi_uldivmod>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	460c      	mov	r4, r1
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	4b77      	ldr	r3, [pc, #476]	; (80060b0 <UART_SetConfig+0x6f4>)
 8005ed4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ed8:	095b      	lsrs	r3, r3, #5
 8005eda:	2164      	movs	r1, #100	; 0x64
 8005edc:	fb01 f303 	mul.w	r3, r1, r3
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	011b      	lsls	r3, r3, #4
 8005ee4:	3332      	adds	r3, #50	; 0x32
 8005ee6:	4a72      	ldr	r2, [pc, #456]	; (80060b0 <UART_SetConfig+0x6f4>)
 8005ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8005eec:	095b      	lsrs	r3, r3, #5
 8005eee:	f003 020f 	and.w	r2, r3, #15
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4442      	add	r2, r8
 8005ef8:	609a      	str	r2, [r3, #8]
 8005efa:	e0d0      	b.n	800609e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005efc:	f7fd ffca 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 8005f00:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	469a      	mov	sl, r3
 8005f06:	f04f 0b00 	mov.w	fp, #0
 8005f0a:	46d0      	mov	r8, sl
 8005f0c:	46d9      	mov	r9, fp
 8005f0e:	eb18 0308 	adds.w	r3, r8, r8
 8005f12:	eb49 0409 	adc.w	r4, r9, r9
 8005f16:	4698      	mov	r8, r3
 8005f18:	46a1      	mov	r9, r4
 8005f1a:	eb18 080a 	adds.w	r8, r8, sl
 8005f1e:	eb49 090b 	adc.w	r9, r9, fp
 8005f22:	f04f 0100 	mov.w	r1, #0
 8005f26:	f04f 0200 	mov.w	r2, #0
 8005f2a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005f2e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005f32:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005f36:	4688      	mov	r8, r1
 8005f38:	4691      	mov	r9, r2
 8005f3a:	eb1a 0508 	adds.w	r5, sl, r8
 8005f3e:	eb4b 0609 	adc.w	r6, fp, r9
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	4619      	mov	r1, r3
 8005f48:	f04f 0200 	mov.w	r2, #0
 8005f4c:	f04f 0300 	mov.w	r3, #0
 8005f50:	f04f 0400 	mov.w	r4, #0
 8005f54:	0094      	lsls	r4, r2, #2
 8005f56:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005f5a:	008b      	lsls	r3, r1, #2
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	4623      	mov	r3, r4
 8005f60:	4628      	mov	r0, r5
 8005f62:	4631      	mov	r1, r6
 8005f64:	f7fa fe90 	bl	8000c88 <__aeabi_uldivmod>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	460c      	mov	r4, r1
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	4b50      	ldr	r3, [pc, #320]	; (80060b0 <UART_SetConfig+0x6f4>)
 8005f70:	fba3 2302 	umull	r2, r3, r3, r2
 8005f74:	095b      	lsrs	r3, r3, #5
 8005f76:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	469b      	mov	fp, r3
 8005f7e:	f04f 0c00 	mov.w	ip, #0
 8005f82:	46d9      	mov	r9, fp
 8005f84:	46e2      	mov	sl, ip
 8005f86:	eb19 0309 	adds.w	r3, r9, r9
 8005f8a:	eb4a 040a 	adc.w	r4, sl, sl
 8005f8e:	4699      	mov	r9, r3
 8005f90:	46a2      	mov	sl, r4
 8005f92:	eb19 090b 	adds.w	r9, r9, fp
 8005f96:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005f9a:	f04f 0100 	mov.w	r1, #0
 8005f9e:	f04f 0200 	mov.w	r2, #0
 8005fa2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fa6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005faa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005fae:	4689      	mov	r9, r1
 8005fb0:	4692      	mov	sl, r2
 8005fb2:	eb1b 0509 	adds.w	r5, fp, r9
 8005fb6:	eb4c 060a 	adc.w	r6, ip, sl
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	f04f 0200 	mov.w	r2, #0
 8005fc4:	f04f 0300 	mov.w	r3, #0
 8005fc8:	f04f 0400 	mov.w	r4, #0
 8005fcc:	0094      	lsls	r4, r2, #2
 8005fce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005fd2:	008b      	lsls	r3, r1, #2
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	4623      	mov	r3, r4
 8005fd8:	4628      	mov	r0, r5
 8005fda:	4631      	mov	r1, r6
 8005fdc:	f7fa fe54 	bl	8000c88 <__aeabi_uldivmod>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	460c      	mov	r4, r1
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	4b32      	ldr	r3, [pc, #200]	; (80060b0 <UART_SetConfig+0x6f4>)
 8005fe8:	fba3 1302 	umull	r1, r3, r3, r2
 8005fec:	095b      	lsrs	r3, r3, #5
 8005fee:	2164      	movs	r1, #100	; 0x64
 8005ff0:	fb01 f303 	mul.w	r3, r1, r3
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	011b      	lsls	r3, r3, #4
 8005ff8:	3332      	adds	r3, #50	; 0x32
 8005ffa:	4a2d      	ldr	r2, [pc, #180]	; (80060b0 <UART_SetConfig+0x6f4>)
 8005ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8006000:	095b      	lsrs	r3, r3, #5
 8006002:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006006:	4498      	add	r8, r3
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	469b      	mov	fp, r3
 800600c:	f04f 0c00 	mov.w	ip, #0
 8006010:	46d9      	mov	r9, fp
 8006012:	46e2      	mov	sl, ip
 8006014:	eb19 0309 	adds.w	r3, r9, r9
 8006018:	eb4a 040a 	adc.w	r4, sl, sl
 800601c:	4699      	mov	r9, r3
 800601e:	46a2      	mov	sl, r4
 8006020:	eb19 090b 	adds.w	r9, r9, fp
 8006024:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006028:	f04f 0100 	mov.w	r1, #0
 800602c:	f04f 0200 	mov.w	r2, #0
 8006030:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006034:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006038:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800603c:	4689      	mov	r9, r1
 800603e:	4692      	mov	sl, r2
 8006040:	eb1b 0509 	adds.w	r5, fp, r9
 8006044:	eb4c 060a 	adc.w	r6, ip, sl
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	4619      	mov	r1, r3
 800604e:	f04f 0200 	mov.w	r2, #0
 8006052:	f04f 0300 	mov.w	r3, #0
 8006056:	f04f 0400 	mov.w	r4, #0
 800605a:	0094      	lsls	r4, r2, #2
 800605c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006060:	008b      	lsls	r3, r1, #2
 8006062:	461a      	mov	r2, r3
 8006064:	4623      	mov	r3, r4
 8006066:	4628      	mov	r0, r5
 8006068:	4631      	mov	r1, r6
 800606a:	f7fa fe0d 	bl	8000c88 <__aeabi_uldivmod>
 800606e:	4603      	mov	r3, r0
 8006070:	460c      	mov	r4, r1
 8006072:	461a      	mov	r2, r3
 8006074:	4b0e      	ldr	r3, [pc, #56]	; (80060b0 <UART_SetConfig+0x6f4>)
 8006076:	fba3 1302 	umull	r1, r3, r3, r2
 800607a:	095b      	lsrs	r3, r3, #5
 800607c:	2164      	movs	r1, #100	; 0x64
 800607e:	fb01 f303 	mul.w	r3, r1, r3
 8006082:	1ad3      	subs	r3, r2, r3
 8006084:	011b      	lsls	r3, r3, #4
 8006086:	3332      	adds	r3, #50	; 0x32
 8006088:	4a09      	ldr	r2, [pc, #36]	; (80060b0 <UART_SetConfig+0x6f4>)
 800608a:	fba2 2303 	umull	r2, r3, r2, r3
 800608e:	095b      	lsrs	r3, r3, #5
 8006090:	f003 020f 	and.w	r2, r3, #15
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4442      	add	r2, r8
 800609a:	609a      	str	r2, [r3, #8]
}
 800609c:	e7ff      	b.n	800609e <UART_SetConfig+0x6e2>
 800609e:	bf00      	nop
 80060a0:	3714      	adds	r7, #20
 80060a2:	46bd      	mov	sp, r7
 80060a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a8:	40011000 	.word	0x40011000
 80060ac:	40011400 	.word	0x40011400
 80060b0:	51eb851f 	.word	0x51eb851f

080060b4 <atof>:
 80060b4:	2100      	movs	r1, #0
 80060b6:	f000 be87 	b.w	8006dc8 <strtod>

080060ba <atoi>:
 80060ba:	220a      	movs	r2, #10
 80060bc:	2100      	movs	r1, #0
 80060be:	f000 bf13 	b.w	8006ee8 <strtol>
	...

080060c4 <__errno>:
 80060c4:	4b01      	ldr	r3, [pc, #4]	; (80060cc <__errno+0x8>)
 80060c6:	6818      	ldr	r0, [r3, #0]
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	2000000c 	.word	0x2000000c

080060d0 <__libc_init_array>:
 80060d0:	b570      	push	{r4, r5, r6, lr}
 80060d2:	4e0d      	ldr	r6, [pc, #52]	; (8006108 <__libc_init_array+0x38>)
 80060d4:	4c0d      	ldr	r4, [pc, #52]	; (800610c <__libc_init_array+0x3c>)
 80060d6:	1ba4      	subs	r4, r4, r6
 80060d8:	10a4      	asrs	r4, r4, #2
 80060da:	2500      	movs	r5, #0
 80060dc:	42a5      	cmp	r5, r4
 80060de:	d109      	bne.n	80060f4 <__libc_init_array+0x24>
 80060e0:	4e0b      	ldr	r6, [pc, #44]	; (8006110 <__libc_init_array+0x40>)
 80060e2:	4c0c      	ldr	r4, [pc, #48]	; (8006114 <__libc_init_array+0x44>)
 80060e4:	f002 fbe8 	bl	80088b8 <_init>
 80060e8:	1ba4      	subs	r4, r4, r6
 80060ea:	10a4      	asrs	r4, r4, #2
 80060ec:	2500      	movs	r5, #0
 80060ee:	42a5      	cmp	r5, r4
 80060f0:	d105      	bne.n	80060fe <__libc_init_array+0x2e>
 80060f2:	bd70      	pop	{r4, r5, r6, pc}
 80060f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060f8:	4798      	blx	r3
 80060fa:	3501      	adds	r5, #1
 80060fc:	e7ee      	b.n	80060dc <__libc_init_array+0xc>
 80060fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006102:	4798      	blx	r3
 8006104:	3501      	adds	r5, #1
 8006106:	e7f2      	b.n	80060ee <__libc_init_array+0x1e>
 8006108:	08008bd0 	.word	0x08008bd0
 800610c:	08008bd0 	.word	0x08008bd0
 8006110:	08008bd0 	.word	0x08008bd0
 8006114:	08008bd4 	.word	0x08008bd4

08006118 <memset>:
 8006118:	4402      	add	r2, r0
 800611a:	4603      	mov	r3, r0
 800611c:	4293      	cmp	r3, r2
 800611e:	d100      	bne.n	8006122 <memset+0xa>
 8006120:	4770      	bx	lr
 8006122:	f803 1b01 	strb.w	r1, [r3], #1
 8006126:	e7f9      	b.n	800611c <memset+0x4>

08006128 <siprintf>:
 8006128:	b40e      	push	{r1, r2, r3}
 800612a:	b500      	push	{lr}
 800612c:	b09c      	sub	sp, #112	; 0x70
 800612e:	ab1d      	add	r3, sp, #116	; 0x74
 8006130:	9002      	str	r0, [sp, #8]
 8006132:	9006      	str	r0, [sp, #24]
 8006134:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006138:	4809      	ldr	r0, [pc, #36]	; (8006160 <siprintf+0x38>)
 800613a:	9107      	str	r1, [sp, #28]
 800613c:	9104      	str	r1, [sp, #16]
 800613e:	4909      	ldr	r1, [pc, #36]	; (8006164 <siprintf+0x3c>)
 8006140:	f853 2b04 	ldr.w	r2, [r3], #4
 8006144:	9105      	str	r1, [sp, #20]
 8006146:	6800      	ldr	r0, [r0, #0]
 8006148:	9301      	str	r3, [sp, #4]
 800614a:	a902      	add	r1, sp, #8
 800614c:	f001 feec 	bl	8007f28 <_svfiprintf_r>
 8006150:	9b02      	ldr	r3, [sp, #8]
 8006152:	2200      	movs	r2, #0
 8006154:	701a      	strb	r2, [r3, #0]
 8006156:	b01c      	add	sp, #112	; 0x70
 8006158:	f85d eb04 	ldr.w	lr, [sp], #4
 800615c:	b003      	add	sp, #12
 800615e:	4770      	bx	lr
 8006160:	2000000c 	.word	0x2000000c
 8006164:	ffff0208 	.word	0xffff0208

08006168 <strcpy>:
 8006168:	4603      	mov	r3, r0
 800616a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800616e:	f803 2b01 	strb.w	r2, [r3], #1
 8006172:	2a00      	cmp	r2, #0
 8006174:	d1f9      	bne.n	800616a <strcpy+0x2>
 8006176:	4770      	bx	lr

08006178 <strncpy>:
 8006178:	b570      	push	{r4, r5, r6, lr}
 800617a:	3901      	subs	r1, #1
 800617c:	4604      	mov	r4, r0
 800617e:	b902      	cbnz	r2, 8006182 <strncpy+0xa>
 8006180:	bd70      	pop	{r4, r5, r6, pc}
 8006182:	4623      	mov	r3, r4
 8006184:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8006188:	f803 5b01 	strb.w	r5, [r3], #1
 800618c:	1e56      	subs	r6, r2, #1
 800618e:	b92d      	cbnz	r5, 800619c <strncpy+0x24>
 8006190:	4414      	add	r4, r2
 8006192:	42a3      	cmp	r3, r4
 8006194:	d0f4      	beq.n	8006180 <strncpy+0x8>
 8006196:	f803 5b01 	strb.w	r5, [r3], #1
 800619a:	e7fa      	b.n	8006192 <strncpy+0x1a>
 800619c:	461c      	mov	r4, r3
 800619e:	4632      	mov	r2, r6
 80061a0:	e7ed      	b.n	800617e <strncpy+0x6>

080061a2 <sulp>:
 80061a2:	b570      	push	{r4, r5, r6, lr}
 80061a4:	4604      	mov	r4, r0
 80061a6:	460d      	mov	r5, r1
 80061a8:	ec45 4b10 	vmov	d0, r4, r5
 80061ac:	4616      	mov	r6, r2
 80061ae:	f001 fcc5 	bl	8007b3c <__ulp>
 80061b2:	ec51 0b10 	vmov	r0, r1, d0
 80061b6:	b17e      	cbz	r6, 80061d8 <sulp+0x36>
 80061b8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80061bc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	dd09      	ble.n	80061d8 <sulp+0x36>
 80061c4:	051b      	lsls	r3, r3, #20
 80061c6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80061ca:	2400      	movs	r4, #0
 80061cc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80061d0:	4622      	mov	r2, r4
 80061d2:	462b      	mov	r3, r5
 80061d4:	f7fa fa10 	bl	80005f8 <__aeabi_dmul>
 80061d8:	bd70      	pop	{r4, r5, r6, pc}
 80061da:	0000      	movs	r0, r0
 80061dc:	0000      	movs	r0, r0
	...

080061e0 <_strtod_l>:
 80061e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e4:	461f      	mov	r7, r3
 80061e6:	b0a1      	sub	sp, #132	; 0x84
 80061e8:	2300      	movs	r3, #0
 80061ea:	4681      	mov	r9, r0
 80061ec:	4638      	mov	r0, r7
 80061ee:	460e      	mov	r6, r1
 80061f0:	9217      	str	r2, [sp, #92]	; 0x5c
 80061f2:	931c      	str	r3, [sp, #112]	; 0x70
 80061f4:	f001 f9b7 	bl	8007566 <__localeconv_l>
 80061f8:	4680      	mov	r8, r0
 80061fa:	6800      	ldr	r0, [r0, #0]
 80061fc:	f7f9 ffe8 	bl	80001d0 <strlen>
 8006200:	f04f 0a00 	mov.w	sl, #0
 8006204:	4604      	mov	r4, r0
 8006206:	f04f 0b00 	mov.w	fp, #0
 800620a:	961b      	str	r6, [sp, #108]	; 0x6c
 800620c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800620e:	781a      	ldrb	r2, [r3, #0]
 8006210:	2a0d      	cmp	r2, #13
 8006212:	d832      	bhi.n	800627a <_strtod_l+0x9a>
 8006214:	2a09      	cmp	r2, #9
 8006216:	d236      	bcs.n	8006286 <_strtod_l+0xa6>
 8006218:	2a00      	cmp	r2, #0
 800621a:	d03e      	beq.n	800629a <_strtod_l+0xba>
 800621c:	2300      	movs	r3, #0
 800621e:	930d      	str	r3, [sp, #52]	; 0x34
 8006220:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006222:	782b      	ldrb	r3, [r5, #0]
 8006224:	2b30      	cmp	r3, #48	; 0x30
 8006226:	f040 80ac 	bne.w	8006382 <_strtod_l+0x1a2>
 800622a:	786b      	ldrb	r3, [r5, #1]
 800622c:	2b58      	cmp	r3, #88	; 0x58
 800622e:	d001      	beq.n	8006234 <_strtod_l+0x54>
 8006230:	2b78      	cmp	r3, #120	; 0x78
 8006232:	d167      	bne.n	8006304 <_strtod_l+0x124>
 8006234:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006236:	9301      	str	r3, [sp, #4]
 8006238:	ab1c      	add	r3, sp, #112	; 0x70
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	9702      	str	r7, [sp, #8]
 800623e:	ab1d      	add	r3, sp, #116	; 0x74
 8006240:	4a88      	ldr	r2, [pc, #544]	; (8006464 <_strtod_l+0x284>)
 8006242:	a91b      	add	r1, sp, #108	; 0x6c
 8006244:	4648      	mov	r0, r9
 8006246:	f000 feb4 	bl	8006fb2 <__gethex>
 800624a:	f010 0407 	ands.w	r4, r0, #7
 800624e:	4606      	mov	r6, r0
 8006250:	d005      	beq.n	800625e <_strtod_l+0x7e>
 8006252:	2c06      	cmp	r4, #6
 8006254:	d12b      	bne.n	80062ae <_strtod_l+0xce>
 8006256:	3501      	adds	r5, #1
 8006258:	2300      	movs	r3, #0
 800625a:	951b      	str	r5, [sp, #108]	; 0x6c
 800625c:	930d      	str	r3, [sp, #52]	; 0x34
 800625e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006260:	2b00      	cmp	r3, #0
 8006262:	f040 859a 	bne.w	8006d9a <_strtod_l+0xbba>
 8006266:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006268:	b1e3      	cbz	r3, 80062a4 <_strtod_l+0xc4>
 800626a:	4652      	mov	r2, sl
 800626c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006270:	ec43 2b10 	vmov	d0, r2, r3
 8006274:	b021      	add	sp, #132	; 0x84
 8006276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800627a:	2a2b      	cmp	r2, #43	; 0x2b
 800627c:	d015      	beq.n	80062aa <_strtod_l+0xca>
 800627e:	2a2d      	cmp	r2, #45	; 0x2d
 8006280:	d004      	beq.n	800628c <_strtod_l+0xac>
 8006282:	2a20      	cmp	r2, #32
 8006284:	d1ca      	bne.n	800621c <_strtod_l+0x3c>
 8006286:	3301      	adds	r3, #1
 8006288:	931b      	str	r3, [sp, #108]	; 0x6c
 800628a:	e7bf      	b.n	800620c <_strtod_l+0x2c>
 800628c:	2201      	movs	r2, #1
 800628e:	920d      	str	r2, [sp, #52]	; 0x34
 8006290:	1c5a      	adds	r2, r3, #1
 8006292:	921b      	str	r2, [sp, #108]	; 0x6c
 8006294:	785b      	ldrb	r3, [r3, #1]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d1c2      	bne.n	8006220 <_strtod_l+0x40>
 800629a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800629c:	961b      	str	r6, [sp, #108]	; 0x6c
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f040 8579 	bne.w	8006d96 <_strtod_l+0xbb6>
 80062a4:	4652      	mov	r2, sl
 80062a6:	465b      	mov	r3, fp
 80062a8:	e7e2      	b.n	8006270 <_strtod_l+0x90>
 80062aa:	2200      	movs	r2, #0
 80062ac:	e7ef      	b.n	800628e <_strtod_l+0xae>
 80062ae:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80062b0:	b13a      	cbz	r2, 80062c2 <_strtod_l+0xe2>
 80062b2:	2135      	movs	r1, #53	; 0x35
 80062b4:	a81e      	add	r0, sp, #120	; 0x78
 80062b6:	f001 fd39 	bl	8007d2c <__copybits>
 80062ba:	991c      	ldr	r1, [sp, #112]	; 0x70
 80062bc:	4648      	mov	r0, r9
 80062be:	f001 f9a5 	bl	800760c <_Bfree>
 80062c2:	3c01      	subs	r4, #1
 80062c4:	2c04      	cmp	r4, #4
 80062c6:	d806      	bhi.n	80062d6 <_strtod_l+0xf6>
 80062c8:	e8df f004 	tbb	[pc, r4]
 80062cc:	1714030a 	.word	0x1714030a
 80062d0:	0a          	.byte	0x0a
 80062d1:	00          	.byte	0x00
 80062d2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80062d6:	0730      	lsls	r0, r6, #28
 80062d8:	d5c1      	bpl.n	800625e <_strtod_l+0x7e>
 80062da:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80062de:	e7be      	b.n	800625e <_strtod_l+0x7e>
 80062e0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80062e4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80062e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80062ea:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80062ee:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80062f2:	e7f0      	b.n	80062d6 <_strtod_l+0xf6>
 80062f4:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006468 <_strtod_l+0x288>
 80062f8:	e7ed      	b.n	80062d6 <_strtod_l+0xf6>
 80062fa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80062fe:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006302:	e7e8      	b.n	80062d6 <_strtod_l+0xf6>
 8006304:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006306:	1c5a      	adds	r2, r3, #1
 8006308:	921b      	str	r2, [sp, #108]	; 0x6c
 800630a:	785b      	ldrb	r3, [r3, #1]
 800630c:	2b30      	cmp	r3, #48	; 0x30
 800630e:	d0f9      	beq.n	8006304 <_strtod_l+0x124>
 8006310:	2b00      	cmp	r3, #0
 8006312:	d0a4      	beq.n	800625e <_strtod_l+0x7e>
 8006314:	2301      	movs	r3, #1
 8006316:	2500      	movs	r5, #0
 8006318:	9306      	str	r3, [sp, #24]
 800631a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800631c:	9308      	str	r3, [sp, #32]
 800631e:	9507      	str	r5, [sp, #28]
 8006320:	9505      	str	r5, [sp, #20]
 8006322:	220a      	movs	r2, #10
 8006324:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006326:	7807      	ldrb	r7, [r0, #0]
 8006328:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800632c:	b2d9      	uxtb	r1, r3
 800632e:	2909      	cmp	r1, #9
 8006330:	d929      	bls.n	8006386 <_strtod_l+0x1a6>
 8006332:	4622      	mov	r2, r4
 8006334:	f8d8 1000 	ldr.w	r1, [r8]
 8006338:	f002 f886 	bl	8008448 <strncmp>
 800633c:	2800      	cmp	r0, #0
 800633e:	d031      	beq.n	80063a4 <_strtod_l+0x1c4>
 8006340:	2000      	movs	r0, #0
 8006342:	9c05      	ldr	r4, [sp, #20]
 8006344:	9004      	str	r0, [sp, #16]
 8006346:	463b      	mov	r3, r7
 8006348:	4602      	mov	r2, r0
 800634a:	2b65      	cmp	r3, #101	; 0x65
 800634c:	d001      	beq.n	8006352 <_strtod_l+0x172>
 800634e:	2b45      	cmp	r3, #69	; 0x45
 8006350:	d114      	bne.n	800637c <_strtod_l+0x19c>
 8006352:	b924      	cbnz	r4, 800635e <_strtod_l+0x17e>
 8006354:	b910      	cbnz	r0, 800635c <_strtod_l+0x17c>
 8006356:	9b06      	ldr	r3, [sp, #24]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d09e      	beq.n	800629a <_strtod_l+0xba>
 800635c:	2400      	movs	r4, #0
 800635e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006360:	1c73      	adds	r3, r6, #1
 8006362:	931b      	str	r3, [sp, #108]	; 0x6c
 8006364:	7873      	ldrb	r3, [r6, #1]
 8006366:	2b2b      	cmp	r3, #43	; 0x2b
 8006368:	d078      	beq.n	800645c <_strtod_l+0x27c>
 800636a:	2b2d      	cmp	r3, #45	; 0x2d
 800636c:	d070      	beq.n	8006450 <_strtod_l+0x270>
 800636e:	f04f 0c00 	mov.w	ip, #0
 8006372:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006376:	2f09      	cmp	r7, #9
 8006378:	d97c      	bls.n	8006474 <_strtod_l+0x294>
 800637a:	961b      	str	r6, [sp, #108]	; 0x6c
 800637c:	f04f 0e00 	mov.w	lr, #0
 8006380:	e09a      	b.n	80064b8 <_strtod_l+0x2d8>
 8006382:	2300      	movs	r3, #0
 8006384:	e7c7      	b.n	8006316 <_strtod_l+0x136>
 8006386:	9905      	ldr	r1, [sp, #20]
 8006388:	2908      	cmp	r1, #8
 800638a:	bfdd      	ittte	le
 800638c:	9907      	ldrle	r1, [sp, #28]
 800638e:	fb02 3301 	mlale	r3, r2, r1, r3
 8006392:	9307      	strle	r3, [sp, #28]
 8006394:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006398:	9b05      	ldr	r3, [sp, #20]
 800639a:	3001      	adds	r0, #1
 800639c:	3301      	adds	r3, #1
 800639e:	9305      	str	r3, [sp, #20]
 80063a0:	901b      	str	r0, [sp, #108]	; 0x6c
 80063a2:	e7bf      	b.n	8006324 <_strtod_l+0x144>
 80063a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80063a6:	191a      	adds	r2, r3, r4
 80063a8:	921b      	str	r2, [sp, #108]	; 0x6c
 80063aa:	9a05      	ldr	r2, [sp, #20]
 80063ac:	5d1b      	ldrb	r3, [r3, r4]
 80063ae:	2a00      	cmp	r2, #0
 80063b0:	d037      	beq.n	8006422 <_strtod_l+0x242>
 80063b2:	9c05      	ldr	r4, [sp, #20]
 80063b4:	4602      	mov	r2, r0
 80063b6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80063ba:	2909      	cmp	r1, #9
 80063bc:	d913      	bls.n	80063e6 <_strtod_l+0x206>
 80063be:	2101      	movs	r1, #1
 80063c0:	9104      	str	r1, [sp, #16]
 80063c2:	e7c2      	b.n	800634a <_strtod_l+0x16a>
 80063c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	921b      	str	r2, [sp, #108]	; 0x6c
 80063ca:	785b      	ldrb	r3, [r3, #1]
 80063cc:	3001      	adds	r0, #1
 80063ce:	2b30      	cmp	r3, #48	; 0x30
 80063d0:	d0f8      	beq.n	80063c4 <_strtod_l+0x1e4>
 80063d2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80063d6:	2a08      	cmp	r2, #8
 80063d8:	f200 84e4 	bhi.w	8006da4 <_strtod_l+0xbc4>
 80063dc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80063de:	9208      	str	r2, [sp, #32]
 80063e0:	4602      	mov	r2, r0
 80063e2:	2000      	movs	r0, #0
 80063e4:	4604      	mov	r4, r0
 80063e6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80063ea:	f100 0101 	add.w	r1, r0, #1
 80063ee:	d012      	beq.n	8006416 <_strtod_l+0x236>
 80063f0:	440a      	add	r2, r1
 80063f2:	eb00 0c04 	add.w	ip, r0, r4
 80063f6:	4621      	mov	r1, r4
 80063f8:	270a      	movs	r7, #10
 80063fa:	458c      	cmp	ip, r1
 80063fc:	d113      	bne.n	8006426 <_strtod_l+0x246>
 80063fe:	1821      	adds	r1, r4, r0
 8006400:	2908      	cmp	r1, #8
 8006402:	f104 0401 	add.w	r4, r4, #1
 8006406:	4404      	add	r4, r0
 8006408:	dc19      	bgt.n	800643e <_strtod_l+0x25e>
 800640a:	9b07      	ldr	r3, [sp, #28]
 800640c:	210a      	movs	r1, #10
 800640e:	fb01 e303 	mla	r3, r1, r3, lr
 8006412:	9307      	str	r3, [sp, #28]
 8006414:	2100      	movs	r1, #0
 8006416:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006418:	1c58      	adds	r0, r3, #1
 800641a:	901b      	str	r0, [sp, #108]	; 0x6c
 800641c:	785b      	ldrb	r3, [r3, #1]
 800641e:	4608      	mov	r0, r1
 8006420:	e7c9      	b.n	80063b6 <_strtod_l+0x1d6>
 8006422:	9805      	ldr	r0, [sp, #20]
 8006424:	e7d3      	b.n	80063ce <_strtod_l+0x1ee>
 8006426:	2908      	cmp	r1, #8
 8006428:	f101 0101 	add.w	r1, r1, #1
 800642c:	dc03      	bgt.n	8006436 <_strtod_l+0x256>
 800642e:	9b07      	ldr	r3, [sp, #28]
 8006430:	437b      	muls	r3, r7
 8006432:	9307      	str	r3, [sp, #28]
 8006434:	e7e1      	b.n	80063fa <_strtod_l+0x21a>
 8006436:	2910      	cmp	r1, #16
 8006438:	bfd8      	it	le
 800643a:	437d      	mulle	r5, r7
 800643c:	e7dd      	b.n	80063fa <_strtod_l+0x21a>
 800643e:	2c10      	cmp	r4, #16
 8006440:	bfdc      	itt	le
 8006442:	210a      	movle	r1, #10
 8006444:	fb01 e505 	mlale	r5, r1, r5, lr
 8006448:	e7e4      	b.n	8006414 <_strtod_l+0x234>
 800644a:	2301      	movs	r3, #1
 800644c:	9304      	str	r3, [sp, #16]
 800644e:	e781      	b.n	8006354 <_strtod_l+0x174>
 8006450:	f04f 0c01 	mov.w	ip, #1
 8006454:	1cb3      	adds	r3, r6, #2
 8006456:	931b      	str	r3, [sp, #108]	; 0x6c
 8006458:	78b3      	ldrb	r3, [r6, #2]
 800645a:	e78a      	b.n	8006372 <_strtod_l+0x192>
 800645c:	f04f 0c00 	mov.w	ip, #0
 8006460:	e7f8      	b.n	8006454 <_strtod_l+0x274>
 8006462:	bf00      	nop
 8006464:	08008920 	.word	0x08008920
 8006468:	7ff00000 	.word	0x7ff00000
 800646c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800646e:	1c5f      	adds	r7, r3, #1
 8006470:	971b      	str	r7, [sp, #108]	; 0x6c
 8006472:	785b      	ldrb	r3, [r3, #1]
 8006474:	2b30      	cmp	r3, #48	; 0x30
 8006476:	d0f9      	beq.n	800646c <_strtod_l+0x28c>
 8006478:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800647c:	2f08      	cmp	r7, #8
 800647e:	f63f af7d 	bhi.w	800637c <_strtod_l+0x19c>
 8006482:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006486:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006488:	930a      	str	r3, [sp, #40]	; 0x28
 800648a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800648c:	1c5f      	adds	r7, r3, #1
 800648e:	971b      	str	r7, [sp, #108]	; 0x6c
 8006490:	785b      	ldrb	r3, [r3, #1]
 8006492:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8006496:	f1b8 0f09 	cmp.w	r8, #9
 800649a:	d937      	bls.n	800650c <_strtod_l+0x32c>
 800649c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800649e:	1a7f      	subs	r7, r7, r1
 80064a0:	2f08      	cmp	r7, #8
 80064a2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80064a6:	dc37      	bgt.n	8006518 <_strtod_l+0x338>
 80064a8:	45be      	cmp	lr, r7
 80064aa:	bfa8      	it	ge
 80064ac:	46be      	movge	lr, r7
 80064ae:	f1bc 0f00 	cmp.w	ip, #0
 80064b2:	d001      	beq.n	80064b8 <_strtod_l+0x2d8>
 80064b4:	f1ce 0e00 	rsb	lr, lr, #0
 80064b8:	2c00      	cmp	r4, #0
 80064ba:	d151      	bne.n	8006560 <_strtod_l+0x380>
 80064bc:	2800      	cmp	r0, #0
 80064be:	f47f aece 	bne.w	800625e <_strtod_l+0x7e>
 80064c2:	9a06      	ldr	r2, [sp, #24]
 80064c4:	2a00      	cmp	r2, #0
 80064c6:	f47f aeca 	bne.w	800625e <_strtod_l+0x7e>
 80064ca:	9a04      	ldr	r2, [sp, #16]
 80064cc:	2a00      	cmp	r2, #0
 80064ce:	f47f aee4 	bne.w	800629a <_strtod_l+0xba>
 80064d2:	2b4e      	cmp	r3, #78	; 0x4e
 80064d4:	d027      	beq.n	8006526 <_strtod_l+0x346>
 80064d6:	dc21      	bgt.n	800651c <_strtod_l+0x33c>
 80064d8:	2b49      	cmp	r3, #73	; 0x49
 80064da:	f47f aede 	bne.w	800629a <_strtod_l+0xba>
 80064de:	49a0      	ldr	r1, [pc, #640]	; (8006760 <_strtod_l+0x580>)
 80064e0:	a81b      	add	r0, sp, #108	; 0x6c
 80064e2:	f000 ff99 	bl	8007418 <__match>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	f43f aed7 	beq.w	800629a <_strtod_l+0xba>
 80064ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80064ee:	499d      	ldr	r1, [pc, #628]	; (8006764 <_strtod_l+0x584>)
 80064f0:	3b01      	subs	r3, #1
 80064f2:	a81b      	add	r0, sp, #108	; 0x6c
 80064f4:	931b      	str	r3, [sp, #108]	; 0x6c
 80064f6:	f000 ff8f 	bl	8007418 <__match>
 80064fa:	b910      	cbnz	r0, 8006502 <_strtod_l+0x322>
 80064fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80064fe:	3301      	adds	r3, #1
 8006500:	931b      	str	r3, [sp, #108]	; 0x6c
 8006502:	f8df b274 	ldr.w	fp, [pc, #628]	; 8006778 <_strtod_l+0x598>
 8006506:	f04f 0a00 	mov.w	sl, #0
 800650a:	e6a8      	b.n	800625e <_strtod_l+0x7e>
 800650c:	210a      	movs	r1, #10
 800650e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006512:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006516:	e7b8      	b.n	800648a <_strtod_l+0x2aa>
 8006518:	46be      	mov	lr, r7
 800651a:	e7c8      	b.n	80064ae <_strtod_l+0x2ce>
 800651c:	2b69      	cmp	r3, #105	; 0x69
 800651e:	d0de      	beq.n	80064de <_strtod_l+0x2fe>
 8006520:	2b6e      	cmp	r3, #110	; 0x6e
 8006522:	f47f aeba 	bne.w	800629a <_strtod_l+0xba>
 8006526:	4990      	ldr	r1, [pc, #576]	; (8006768 <_strtod_l+0x588>)
 8006528:	a81b      	add	r0, sp, #108	; 0x6c
 800652a:	f000 ff75 	bl	8007418 <__match>
 800652e:	2800      	cmp	r0, #0
 8006530:	f43f aeb3 	beq.w	800629a <_strtod_l+0xba>
 8006534:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006536:	781b      	ldrb	r3, [r3, #0]
 8006538:	2b28      	cmp	r3, #40	; 0x28
 800653a:	d10e      	bne.n	800655a <_strtod_l+0x37a>
 800653c:	aa1e      	add	r2, sp, #120	; 0x78
 800653e:	498b      	ldr	r1, [pc, #556]	; (800676c <_strtod_l+0x58c>)
 8006540:	a81b      	add	r0, sp, #108	; 0x6c
 8006542:	f000 ff7d 	bl	8007440 <__hexnan>
 8006546:	2805      	cmp	r0, #5
 8006548:	d107      	bne.n	800655a <_strtod_l+0x37a>
 800654a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800654c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8006550:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006554:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006558:	e681      	b.n	800625e <_strtod_l+0x7e>
 800655a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8006780 <_strtod_l+0x5a0>
 800655e:	e7d2      	b.n	8006506 <_strtod_l+0x326>
 8006560:	ebae 0302 	sub.w	r3, lr, r2
 8006564:	9306      	str	r3, [sp, #24]
 8006566:	9b05      	ldr	r3, [sp, #20]
 8006568:	9807      	ldr	r0, [sp, #28]
 800656a:	2b00      	cmp	r3, #0
 800656c:	bf08      	it	eq
 800656e:	4623      	moveq	r3, r4
 8006570:	2c10      	cmp	r4, #16
 8006572:	9305      	str	r3, [sp, #20]
 8006574:	46a0      	mov	r8, r4
 8006576:	bfa8      	it	ge
 8006578:	f04f 0810 	movge.w	r8, #16
 800657c:	f7f9 ffc2 	bl	8000504 <__aeabi_ui2d>
 8006580:	2c09      	cmp	r4, #9
 8006582:	4682      	mov	sl, r0
 8006584:	468b      	mov	fp, r1
 8006586:	dc13      	bgt.n	80065b0 <_strtod_l+0x3d0>
 8006588:	9b06      	ldr	r3, [sp, #24]
 800658a:	2b00      	cmp	r3, #0
 800658c:	f43f ae67 	beq.w	800625e <_strtod_l+0x7e>
 8006590:	9b06      	ldr	r3, [sp, #24]
 8006592:	dd7a      	ble.n	800668a <_strtod_l+0x4aa>
 8006594:	2b16      	cmp	r3, #22
 8006596:	dc61      	bgt.n	800665c <_strtod_l+0x47c>
 8006598:	4a75      	ldr	r2, [pc, #468]	; (8006770 <_strtod_l+0x590>)
 800659a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800659e:	e9de 0100 	ldrd	r0, r1, [lr]
 80065a2:	4652      	mov	r2, sl
 80065a4:	465b      	mov	r3, fp
 80065a6:	f7fa f827 	bl	80005f8 <__aeabi_dmul>
 80065aa:	4682      	mov	sl, r0
 80065ac:	468b      	mov	fp, r1
 80065ae:	e656      	b.n	800625e <_strtod_l+0x7e>
 80065b0:	4b6f      	ldr	r3, [pc, #444]	; (8006770 <_strtod_l+0x590>)
 80065b2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80065b6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80065ba:	f7fa f81d 	bl	80005f8 <__aeabi_dmul>
 80065be:	4606      	mov	r6, r0
 80065c0:	4628      	mov	r0, r5
 80065c2:	460f      	mov	r7, r1
 80065c4:	f7f9 ff9e 	bl	8000504 <__aeabi_ui2d>
 80065c8:	4602      	mov	r2, r0
 80065ca:	460b      	mov	r3, r1
 80065cc:	4630      	mov	r0, r6
 80065ce:	4639      	mov	r1, r7
 80065d0:	f7f9 fe5c 	bl	800028c <__adddf3>
 80065d4:	2c0f      	cmp	r4, #15
 80065d6:	4682      	mov	sl, r0
 80065d8:	468b      	mov	fp, r1
 80065da:	ddd5      	ble.n	8006588 <_strtod_l+0x3a8>
 80065dc:	9b06      	ldr	r3, [sp, #24]
 80065de:	eba4 0808 	sub.w	r8, r4, r8
 80065e2:	4498      	add	r8, r3
 80065e4:	f1b8 0f00 	cmp.w	r8, #0
 80065e8:	f340 8096 	ble.w	8006718 <_strtod_l+0x538>
 80065ec:	f018 030f 	ands.w	r3, r8, #15
 80065f0:	d00a      	beq.n	8006608 <_strtod_l+0x428>
 80065f2:	495f      	ldr	r1, [pc, #380]	; (8006770 <_strtod_l+0x590>)
 80065f4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80065f8:	4652      	mov	r2, sl
 80065fa:	465b      	mov	r3, fp
 80065fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006600:	f7f9 fffa 	bl	80005f8 <__aeabi_dmul>
 8006604:	4682      	mov	sl, r0
 8006606:	468b      	mov	fp, r1
 8006608:	f038 080f 	bics.w	r8, r8, #15
 800660c:	d073      	beq.n	80066f6 <_strtod_l+0x516>
 800660e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006612:	dd47      	ble.n	80066a4 <_strtod_l+0x4c4>
 8006614:	2400      	movs	r4, #0
 8006616:	46a0      	mov	r8, r4
 8006618:	9407      	str	r4, [sp, #28]
 800661a:	9405      	str	r4, [sp, #20]
 800661c:	2322      	movs	r3, #34	; 0x22
 800661e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8006778 <_strtod_l+0x598>
 8006622:	f8c9 3000 	str.w	r3, [r9]
 8006626:	f04f 0a00 	mov.w	sl, #0
 800662a:	9b07      	ldr	r3, [sp, #28]
 800662c:	2b00      	cmp	r3, #0
 800662e:	f43f ae16 	beq.w	800625e <_strtod_l+0x7e>
 8006632:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006634:	4648      	mov	r0, r9
 8006636:	f000 ffe9 	bl	800760c <_Bfree>
 800663a:	9905      	ldr	r1, [sp, #20]
 800663c:	4648      	mov	r0, r9
 800663e:	f000 ffe5 	bl	800760c <_Bfree>
 8006642:	4641      	mov	r1, r8
 8006644:	4648      	mov	r0, r9
 8006646:	f000 ffe1 	bl	800760c <_Bfree>
 800664a:	9907      	ldr	r1, [sp, #28]
 800664c:	4648      	mov	r0, r9
 800664e:	f000 ffdd 	bl	800760c <_Bfree>
 8006652:	4621      	mov	r1, r4
 8006654:	4648      	mov	r0, r9
 8006656:	f000 ffd9 	bl	800760c <_Bfree>
 800665a:	e600      	b.n	800625e <_strtod_l+0x7e>
 800665c:	9a06      	ldr	r2, [sp, #24]
 800665e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006662:	4293      	cmp	r3, r2
 8006664:	dbba      	blt.n	80065dc <_strtod_l+0x3fc>
 8006666:	4d42      	ldr	r5, [pc, #264]	; (8006770 <_strtod_l+0x590>)
 8006668:	f1c4 040f 	rsb	r4, r4, #15
 800666c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006670:	4652      	mov	r2, sl
 8006672:	465b      	mov	r3, fp
 8006674:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006678:	f7f9 ffbe 	bl	80005f8 <__aeabi_dmul>
 800667c:	9b06      	ldr	r3, [sp, #24]
 800667e:	1b1c      	subs	r4, r3, r4
 8006680:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006684:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006688:	e78d      	b.n	80065a6 <_strtod_l+0x3c6>
 800668a:	f113 0f16 	cmn.w	r3, #22
 800668e:	dba5      	blt.n	80065dc <_strtod_l+0x3fc>
 8006690:	4a37      	ldr	r2, [pc, #220]	; (8006770 <_strtod_l+0x590>)
 8006692:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8006696:	e9d2 2300 	ldrd	r2, r3, [r2]
 800669a:	4650      	mov	r0, sl
 800669c:	4659      	mov	r1, fp
 800669e:	f7fa f8d5 	bl	800084c <__aeabi_ddiv>
 80066a2:	e782      	b.n	80065aa <_strtod_l+0x3ca>
 80066a4:	2300      	movs	r3, #0
 80066a6:	4e33      	ldr	r6, [pc, #204]	; (8006774 <_strtod_l+0x594>)
 80066a8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80066ac:	4650      	mov	r0, sl
 80066ae:	4659      	mov	r1, fp
 80066b0:	461d      	mov	r5, r3
 80066b2:	f1b8 0f01 	cmp.w	r8, #1
 80066b6:	dc21      	bgt.n	80066fc <_strtod_l+0x51c>
 80066b8:	b10b      	cbz	r3, 80066be <_strtod_l+0x4de>
 80066ba:	4682      	mov	sl, r0
 80066bc:	468b      	mov	fp, r1
 80066be:	4b2d      	ldr	r3, [pc, #180]	; (8006774 <_strtod_l+0x594>)
 80066c0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80066c4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80066c8:	4652      	mov	r2, sl
 80066ca:	465b      	mov	r3, fp
 80066cc:	e9d5 0100 	ldrd	r0, r1, [r5]
 80066d0:	f7f9 ff92 	bl	80005f8 <__aeabi_dmul>
 80066d4:	4b28      	ldr	r3, [pc, #160]	; (8006778 <_strtod_l+0x598>)
 80066d6:	460a      	mov	r2, r1
 80066d8:	400b      	ands	r3, r1
 80066da:	4928      	ldr	r1, [pc, #160]	; (800677c <_strtod_l+0x59c>)
 80066dc:	428b      	cmp	r3, r1
 80066de:	4682      	mov	sl, r0
 80066e0:	d898      	bhi.n	8006614 <_strtod_l+0x434>
 80066e2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80066e6:	428b      	cmp	r3, r1
 80066e8:	bf86      	itte	hi
 80066ea:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8006784 <_strtod_l+0x5a4>
 80066ee:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80066f2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80066f6:	2300      	movs	r3, #0
 80066f8:	9304      	str	r3, [sp, #16]
 80066fa:	e077      	b.n	80067ec <_strtod_l+0x60c>
 80066fc:	f018 0f01 	tst.w	r8, #1
 8006700:	d006      	beq.n	8006710 <_strtod_l+0x530>
 8006702:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8006706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670a:	f7f9 ff75 	bl	80005f8 <__aeabi_dmul>
 800670e:	2301      	movs	r3, #1
 8006710:	3501      	adds	r5, #1
 8006712:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006716:	e7cc      	b.n	80066b2 <_strtod_l+0x4d2>
 8006718:	d0ed      	beq.n	80066f6 <_strtod_l+0x516>
 800671a:	f1c8 0800 	rsb	r8, r8, #0
 800671e:	f018 020f 	ands.w	r2, r8, #15
 8006722:	d00a      	beq.n	800673a <_strtod_l+0x55a>
 8006724:	4b12      	ldr	r3, [pc, #72]	; (8006770 <_strtod_l+0x590>)
 8006726:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800672a:	4650      	mov	r0, sl
 800672c:	4659      	mov	r1, fp
 800672e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006732:	f7fa f88b 	bl	800084c <__aeabi_ddiv>
 8006736:	4682      	mov	sl, r0
 8006738:	468b      	mov	fp, r1
 800673a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800673e:	d0da      	beq.n	80066f6 <_strtod_l+0x516>
 8006740:	f1b8 0f1f 	cmp.w	r8, #31
 8006744:	dd20      	ble.n	8006788 <_strtod_l+0x5a8>
 8006746:	2400      	movs	r4, #0
 8006748:	46a0      	mov	r8, r4
 800674a:	9407      	str	r4, [sp, #28]
 800674c:	9405      	str	r4, [sp, #20]
 800674e:	2322      	movs	r3, #34	; 0x22
 8006750:	f04f 0a00 	mov.w	sl, #0
 8006754:	f04f 0b00 	mov.w	fp, #0
 8006758:	f8c9 3000 	str.w	r3, [r9]
 800675c:	e765      	b.n	800662a <_strtod_l+0x44a>
 800675e:	bf00      	nop
 8006760:	08008914 	.word	0x08008914
 8006764:	08008917 	.word	0x08008917
 8006768:	0800891d 	.word	0x0800891d
 800676c:	08008934 	.word	0x08008934
 8006770:	080089a8 	.word	0x080089a8
 8006774:	08008980 	.word	0x08008980
 8006778:	7ff00000 	.word	0x7ff00000
 800677c:	7ca00000 	.word	0x7ca00000
 8006780:	fff80000 	.word	0xfff80000
 8006784:	7fefffff 	.word	0x7fefffff
 8006788:	f018 0310 	ands.w	r3, r8, #16
 800678c:	bf18      	it	ne
 800678e:	236a      	movne	r3, #106	; 0x6a
 8006790:	4da0      	ldr	r5, [pc, #640]	; (8006a14 <_strtod_l+0x834>)
 8006792:	9304      	str	r3, [sp, #16]
 8006794:	4650      	mov	r0, sl
 8006796:	4659      	mov	r1, fp
 8006798:	2300      	movs	r3, #0
 800679a:	f1b8 0f00 	cmp.w	r8, #0
 800679e:	f300 810a 	bgt.w	80069b6 <_strtod_l+0x7d6>
 80067a2:	b10b      	cbz	r3, 80067a8 <_strtod_l+0x5c8>
 80067a4:	4682      	mov	sl, r0
 80067a6:	468b      	mov	fp, r1
 80067a8:	9b04      	ldr	r3, [sp, #16]
 80067aa:	b1bb      	cbz	r3, 80067dc <_strtod_l+0x5fc>
 80067ac:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80067b0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	4659      	mov	r1, fp
 80067b8:	dd10      	ble.n	80067dc <_strtod_l+0x5fc>
 80067ba:	2b1f      	cmp	r3, #31
 80067bc:	f340 8107 	ble.w	80069ce <_strtod_l+0x7ee>
 80067c0:	2b34      	cmp	r3, #52	; 0x34
 80067c2:	bfde      	ittt	le
 80067c4:	3b20      	suble	r3, #32
 80067c6:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80067ca:	fa02 f303 	lslle.w	r3, r2, r3
 80067ce:	f04f 0a00 	mov.w	sl, #0
 80067d2:	bfcc      	ite	gt
 80067d4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80067d8:	ea03 0b01 	andle.w	fp, r3, r1
 80067dc:	2200      	movs	r2, #0
 80067de:	2300      	movs	r3, #0
 80067e0:	4650      	mov	r0, sl
 80067e2:	4659      	mov	r1, fp
 80067e4:	f7fa f970 	bl	8000ac8 <__aeabi_dcmpeq>
 80067e8:	2800      	cmp	r0, #0
 80067ea:	d1ac      	bne.n	8006746 <_strtod_l+0x566>
 80067ec:	9b07      	ldr	r3, [sp, #28]
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	9a05      	ldr	r2, [sp, #20]
 80067f2:	9908      	ldr	r1, [sp, #32]
 80067f4:	4623      	mov	r3, r4
 80067f6:	4648      	mov	r0, r9
 80067f8:	f000 ff5a 	bl	80076b0 <__s2b>
 80067fc:	9007      	str	r0, [sp, #28]
 80067fe:	2800      	cmp	r0, #0
 8006800:	f43f af08 	beq.w	8006614 <_strtod_l+0x434>
 8006804:	9a06      	ldr	r2, [sp, #24]
 8006806:	9b06      	ldr	r3, [sp, #24]
 8006808:	2a00      	cmp	r2, #0
 800680a:	f1c3 0300 	rsb	r3, r3, #0
 800680e:	bfa8      	it	ge
 8006810:	2300      	movge	r3, #0
 8006812:	930e      	str	r3, [sp, #56]	; 0x38
 8006814:	2400      	movs	r4, #0
 8006816:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800681a:	9316      	str	r3, [sp, #88]	; 0x58
 800681c:	46a0      	mov	r8, r4
 800681e:	9b07      	ldr	r3, [sp, #28]
 8006820:	4648      	mov	r0, r9
 8006822:	6859      	ldr	r1, [r3, #4]
 8006824:	f000 febe 	bl	80075a4 <_Balloc>
 8006828:	9005      	str	r0, [sp, #20]
 800682a:	2800      	cmp	r0, #0
 800682c:	f43f aef6 	beq.w	800661c <_strtod_l+0x43c>
 8006830:	9b07      	ldr	r3, [sp, #28]
 8006832:	691a      	ldr	r2, [r3, #16]
 8006834:	3202      	adds	r2, #2
 8006836:	f103 010c 	add.w	r1, r3, #12
 800683a:	0092      	lsls	r2, r2, #2
 800683c:	300c      	adds	r0, #12
 800683e:	f000 fea6 	bl	800758e <memcpy>
 8006842:	aa1e      	add	r2, sp, #120	; 0x78
 8006844:	a91d      	add	r1, sp, #116	; 0x74
 8006846:	ec4b ab10 	vmov	d0, sl, fp
 800684a:	4648      	mov	r0, r9
 800684c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006850:	f001 f9ea 	bl	8007c28 <__d2b>
 8006854:	901c      	str	r0, [sp, #112]	; 0x70
 8006856:	2800      	cmp	r0, #0
 8006858:	f43f aee0 	beq.w	800661c <_strtod_l+0x43c>
 800685c:	2101      	movs	r1, #1
 800685e:	4648      	mov	r0, r9
 8006860:	f000 ffb2 	bl	80077c8 <__i2b>
 8006864:	4680      	mov	r8, r0
 8006866:	2800      	cmp	r0, #0
 8006868:	f43f aed8 	beq.w	800661c <_strtod_l+0x43c>
 800686c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800686e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006870:	2e00      	cmp	r6, #0
 8006872:	bfab      	itete	ge
 8006874:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006876:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006878:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800687a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800687c:	bfac      	ite	ge
 800687e:	18f7      	addge	r7, r6, r3
 8006880:	1b9d      	sublt	r5, r3, r6
 8006882:	9b04      	ldr	r3, [sp, #16]
 8006884:	1af6      	subs	r6, r6, r3
 8006886:	4416      	add	r6, r2
 8006888:	4b63      	ldr	r3, [pc, #396]	; (8006a18 <_strtod_l+0x838>)
 800688a:	3e01      	subs	r6, #1
 800688c:	429e      	cmp	r6, r3
 800688e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006892:	f280 80af 	bge.w	80069f4 <_strtod_l+0x814>
 8006896:	1b9b      	subs	r3, r3, r6
 8006898:	2b1f      	cmp	r3, #31
 800689a:	eba2 0203 	sub.w	r2, r2, r3
 800689e:	f04f 0101 	mov.w	r1, #1
 80068a2:	f300 809b 	bgt.w	80069dc <_strtod_l+0x7fc>
 80068a6:	fa01 f303 	lsl.w	r3, r1, r3
 80068aa:	930f      	str	r3, [sp, #60]	; 0x3c
 80068ac:	2300      	movs	r3, #0
 80068ae:	930a      	str	r3, [sp, #40]	; 0x28
 80068b0:	18be      	adds	r6, r7, r2
 80068b2:	9b04      	ldr	r3, [sp, #16]
 80068b4:	42b7      	cmp	r7, r6
 80068b6:	4415      	add	r5, r2
 80068b8:	441d      	add	r5, r3
 80068ba:	463b      	mov	r3, r7
 80068bc:	bfa8      	it	ge
 80068be:	4633      	movge	r3, r6
 80068c0:	42ab      	cmp	r3, r5
 80068c2:	bfa8      	it	ge
 80068c4:	462b      	movge	r3, r5
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	bfc2      	ittt	gt
 80068ca:	1af6      	subgt	r6, r6, r3
 80068cc:	1aed      	subgt	r5, r5, r3
 80068ce:	1aff      	subgt	r7, r7, r3
 80068d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068d2:	b1bb      	cbz	r3, 8006904 <_strtod_l+0x724>
 80068d4:	4641      	mov	r1, r8
 80068d6:	461a      	mov	r2, r3
 80068d8:	4648      	mov	r0, r9
 80068da:	f001 f815 	bl	8007908 <__pow5mult>
 80068de:	4680      	mov	r8, r0
 80068e0:	2800      	cmp	r0, #0
 80068e2:	f43f ae9b 	beq.w	800661c <_strtod_l+0x43c>
 80068e6:	4601      	mov	r1, r0
 80068e8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80068ea:	4648      	mov	r0, r9
 80068ec:	f000 ff75 	bl	80077da <__multiply>
 80068f0:	900c      	str	r0, [sp, #48]	; 0x30
 80068f2:	2800      	cmp	r0, #0
 80068f4:	f43f ae92 	beq.w	800661c <_strtod_l+0x43c>
 80068f8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80068fa:	4648      	mov	r0, r9
 80068fc:	f000 fe86 	bl	800760c <_Bfree>
 8006900:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006902:	931c      	str	r3, [sp, #112]	; 0x70
 8006904:	2e00      	cmp	r6, #0
 8006906:	dc7a      	bgt.n	80069fe <_strtod_l+0x81e>
 8006908:	9b06      	ldr	r3, [sp, #24]
 800690a:	2b00      	cmp	r3, #0
 800690c:	dd08      	ble.n	8006920 <_strtod_l+0x740>
 800690e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006910:	9905      	ldr	r1, [sp, #20]
 8006912:	4648      	mov	r0, r9
 8006914:	f000 fff8 	bl	8007908 <__pow5mult>
 8006918:	9005      	str	r0, [sp, #20]
 800691a:	2800      	cmp	r0, #0
 800691c:	f43f ae7e 	beq.w	800661c <_strtod_l+0x43c>
 8006920:	2d00      	cmp	r5, #0
 8006922:	dd08      	ble.n	8006936 <_strtod_l+0x756>
 8006924:	462a      	mov	r2, r5
 8006926:	9905      	ldr	r1, [sp, #20]
 8006928:	4648      	mov	r0, r9
 800692a:	f001 f83b 	bl	80079a4 <__lshift>
 800692e:	9005      	str	r0, [sp, #20]
 8006930:	2800      	cmp	r0, #0
 8006932:	f43f ae73 	beq.w	800661c <_strtod_l+0x43c>
 8006936:	2f00      	cmp	r7, #0
 8006938:	dd08      	ble.n	800694c <_strtod_l+0x76c>
 800693a:	4641      	mov	r1, r8
 800693c:	463a      	mov	r2, r7
 800693e:	4648      	mov	r0, r9
 8006940:	f001 f830 	bl	80079a4 <__lshift>
 8006944:	4680      	mov	r8, r0
 8006946:	2800      	cmp	r0, #0
 8006948:	f43f ae68 	beq.w	800661c <_strtod_l+0x43c>
 800694c:	9a05      	ldr	r2, [sp, #20]
 800694e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006950:	4648      	mov	r0, r9
 8006952:	f001 f895 	bl	8007a80 <__mdiff>
 8006956:	4604      	mov	r4, r0
 8006958:	2800      	cmp	r0, #0
 800695a:	f43f ae5f 	beq.w	800661c <_strtod_l+0x43c>
 800695e:	68c3      	ldr	r3, [r0, #12]
 8006960:	930c      	str	r3, [sp, #48]	; 0x30
 8006962:	2300      	movs	r3, #0
 8006964:	60c3      	str	r3, [r0, #12]
 8006966:	4641      	mov	r1, r8
 8006968:	f001 f870 	bl	8007a4c <__mcmp>
 800696c:	2800      	cmp	r0, #0
 800696e:	da55      	bge.n	8006a1c <_strtod_l+0x83c>
 8006970:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006972:	b9e3      	cbnz	r3, 80069ae <_strtod_l+0x7ce>
 8006974:	f1ba 0f00 	cmp.w	sl, #0
 8006978:	d119      	bne.n	80069ae <_strtod_l+0x7ce>
 800697a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800697e:	b9b3      	cbnz	r3, 80069ae <_strtod_l+0x7ce>
 8006980:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006984:	0d1b      	lsrs	r3, r3, #20
 8006986:	051b      	lsls	r3, r3, #20
 8006988:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800698c:	d90f      	bls.n	80069ae <_strtod_l+0x7ce>
 800698e:	6963      	ldr	r3, [r4, #20]
 8006990:	b913      	cbnz	r3, 8006998 <_strtod_l+0x7b8>
 8006992:	6923      	ldr	r3, [r4, #16]
 8006994:	2b01      	cmp	r3, #1
 8006996:	dd0a      	ble.n	80069ae <_strtod_l+0x7ce>
 8006998:	4621      	mov	r1, r4
 800699a:	2201      	movs	r2, #1
 800699c:	4648      	mov	r0, r9
 800699e:	f001 f801 	bl	80079a4 <__lshift>
 80069a2:	4641      	mov	r1, r8
 80069a4:	4604      	mov	r4, r0
 80069a6:	f001 f851 	bl	8007a4c <__mcmp>
 80069aa:	2800      	cmp	r0, #0
 80069ac:	dc67      	bgt.n	8006a7e <_strtod_l+0x89e>
 80069ae:	9b04      	ldr	r3, [sp, #16]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d171      	bne.n	8006a98 <_strtod_l+0x8b8>
 80069b4:	e63d      	b.n	8006632 <_strtod_l+0x452>
 80069b6:	f018 0f01 	tst.w	r8, #1
 80069ba:	d004      	beq.n	80069c6 <_strtod_l+0x7e6>
 80069bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80069c0:	f7f9 fe1a 	bl	80005f8 <__aeabi_dmul>
 80069c4:	2301      	movs	r3, #1
 80069c6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80069ca:	3508      	adds	r5, #8
 80069cc:	e6e5      	b.n	800679a <_strtod_l+0x5ba>
 80069ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069d2:	fa02 f303 	lsl.w	r3, r2, r3
 80069d6:	ea03 0a0a 	and.w	sl, r3, sl
 80069da:	e6ff      	b.n	80067dc <_strtod_l+0x5fc>
 80069dc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80069e0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80069e4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80069e8:	36e2      	adds	r6, #226	; 0xe2
 80069ea:	fa01 f306 	lsl.w	r3, r1, r6
 80069ee:	930a      	str	r3, [sp, #40]	; 0x28
 80069f0:	910f      	str	r1, [sp, #60]	; 0x3c
 80069f2:	e75d      	b.n	80068b0 <_strtod_l+0x6d0>
 80069f4:	2300      	movs	r3, #0
 80069f6:	930a      	str	r3, [sp, #40]	; 0x28
 80069f8:	2301      	movs	r3, #1
 80069fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80069fc:	e758      	b.n	80068b0 <_strtod_l+0x6d0>
 80069fe:	4632      	mov	r2, r6
 8006a00:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006a02:	4648      	mov	r0, r9
 8006a04:	f000 ffce 	bl	80079a4 <__lshift>
 8006a08:	901c      	str	r0, [sp, #112]	; 0x70
 8006a0a:	2800      	cmp	r0, #0
 8006a0c:	f47f af7c 	bne.w	8006908 <_strtod_l+0x728>
 8006a10:	e604      	b.n	800661c <_strtod_l+0x43c>
 8006a12:	bf00      	nop
 8006a14:	08008948 	.word	0x08008948
 8006a18:	fffffc02 	.word	0xfffffc02
 8006a1c:	465d      	mov	r5, fp
 8006a1e:	f040 8086 	bne.w	8006b2e <_strtod_l+0x94e>
 8006a22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a28:	b32a      	cbz	r2, 8006a76 <_strtod_l+0x896>
 8006a2a:	4aaf      	ldr	r2, [pc, #700]	; (8006ce8 <_strtod_l+0xb08>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d153      	bne.n	8006ad8 <_strtod_l+0x8f8>
 8006a30:	9b04      	ldr	r3, [sp, #16]
 8006a32:	4650      	mov	r0, sl
 8006a34:	b1d3      	cbz	r3, 8006a6c <_strtod_l+0x88c>
 8006a36:	4aad      	ldr	r2, [pc, #692]	; (8006cec <_strtod_l+0xb0c>)
 8006a38:	402a      	ands	r2, r5
 8006a3a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006a3e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006a42:	d816      	bhi.n	8006a72 <_strtod_l+0x892>
 8006a44:	0d12      	lsrs	r2, r2, #20
 8006a46:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a4e:	4298      	cmp	r0, r3
 8006a50:	d142      	bne.n	8006ad8 <_strtod_l+0x8f8>
 8006a52:	4ba7      	ldr	r3, [pc, #668]	; (8006cf0 <_strtod_l+0xb10>)
 8006a54:	429d      	cmp	r5, r3
 8006a56:	d102      	bne.n	8006a5e <_strtod_l+0x87e>
 8006a58:	3001      	adds	r0, #1
 8006a5a:	f43f addf 	beq.w	800661c <_strtod_l+0x43c>
 8006a5e:	4ba3      	ldr	r3, [pc, #652]	; (8006cec <_strtod_l+0xb0c>)
 8006a60:	402b      	ands	r3, r5
 8006a62:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006a66:	f04f 0a00 	mov.w	sl, #0
 8006a6a:	e7a0      	b.n	80069ae <_strtod_l+0x7ce>
 8006a6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a70:	e7ed      	b.n	8006a4e <_strtod_l+0x86e>
 8006a72:	460b      	mov	r3, r1
 8006a74:	e7eb      	b.n	8006a4e <_strtod_l+0x86e>
 8006a76:	bb7b      	cbnz	r3, 8006ad8 <_strtod_l+0x8f8>
 8006a78:	f1ba 0f00 	cmp.w	sl, #0
 8006a7c:	d12c      	bne.n	8006ad8 <_strtod_l+0x8f8>
 8006a7e:	9904      	ldr	r1, [sp, #16]
 8006a80:	4a9a      	ldr	r2, [pc, #616]	; (8006cec <_strtod_l+0xb0c>)
 8006a82:	465b      	mov	r3, fp
 8006a84:	b1f1      	cbz	r1, 8006ac4 <_strtod_l+0x8e4>
 8006a86:	ea02 010b 	and.w	r1, r2, fp
 8006a8a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006a8e:	dc19      	bgt.n	8006ac4 <_strtod_l+0x8e4>
 8006a90:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006a94:	f77f ae5b 	ble.w	800674e <_strtod_l+0x56e>
 8006a98:	4a96      	ldr	r2, [pc, #600]	; (8006cf4 <_strtod_l+0xb14>)
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8006aa0:	4650      	mov	r0, sl
 8006aa2:	4659      	mov	r1, fp
 8006aa4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006aa8:	f7f9 fda6 	bl	80005f8 <__aeabi_dmul>
 8006aac:	4682      	mov	sl, r0
 8006aae:	468b      	mov	fp, r1
 8006ab0:	2900      	cmp	r1, #0
 8006ab2:	f47f adbe 	bne.w	8006632 <_strtod_l+0x452>
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	f47f adbb 	bne.w	8006632 <_strtod_l+0x452>
 8006abc:	2322      	movs	r3, #34	; 0x22
 8006abe:	f8c9 3000 	str.w	r3, [r9]
 8006ac2:	e5b6      	b.n	8006632 <_strtod_l+0x452>
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006aca:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006ace:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006ad2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006ad6:	e76a      	b.n	80069ae <_strtod_l+0x7ce>
 8006ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ada:	b193      	cbz	r3, 8006b02 <_strtod_l+0x922>
 8006adc:	422b      	tst	r3, r5
 8006ade:	f43f af66 	beq.w	80069ae <_strtod_l+0x7ce>
 8006ae2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ae4:	9a04      	ldr	r2, [sp, #16]
 8006ae6:	4650      	mov	r0, sl
 8006ae8:	4659      	mov	r1, fp
 8006aea:	b173      	cbz	r3, 8006b0a <_strtod_l+0x92a>
 8006aec:	f7ff fb59 	bl	80061a2 <sulp>
 8006af0:	4602      	mov	r2, r0
 8006af2:	460b      	mov	r3, r1
 8006af4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006af8:	f7f9 fbc8 	bl	800028c <__adddf3>
 8006afc:	4682      	mov	sl, r0
 8006afe:	468b      	mov	fp, r1
 8006b00:	e755      	b.n	80069ae <_strtod_l+0x7ce>
 8006b02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b04:	ea13 0f0a 	tst.w	r3, sl
 8006b08:	e7e9      	b.n	8006ade <_strtod_l+0x8fe>
 8006b0a:	f7ff fb4a 	bl	80061a2 <sulp>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	460b      	mov	r3, r1
 8006b12:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b16:	f7f9 fbb7 	bl	8000288 <__aeabi_dsub>
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	4682      	mov	sl, r0
 8006b20:	468b      	mov	fp, r1
 8006b22:	f7f9 ffd1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b26:	2800      	cmp	r0, #0
 8006b28:	f47f ae11 	bne.w	800674e <_strtod_l+0x56e>
 8006b2c:	e73f      	b.n	80069ae <_strtod_l+0x7ce>
 8006b2e:	4641      	mov	r1, r8
 8006b30:	4620      	mov	r0, r4
 8006b32:	f001 f8c8 	bl	8007cc6 <__ratio>
 8006b36:	ec57 6b10 	vmov	r6, r7, d0
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006b40:	ee10 0a10 	vmov	r0, s0
 8006b44:	4639      	mov	r1, r7
 8006b46:	f7f9 ffd3 	bl	8000af0 <__aeabi_dcmple>
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	d077      	beq.n	8006c3e <_strtod_l+0xa5e>
 8006b4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d04a      	beq.n	8006bea <_strtod_l+0xa0a>
 8006b54:	4b68      	ldr	r3, [pc, #416]	; (8006cf8 <_strtod_l+0xb18>)
 8006b56:	2200      	movs	r2, #0
 8006b58:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006b5c:	4f66      	ldr	r7, [pc, #408]	; (8006cf8 <_strtod_l+0xb18>)
 8006b5e:	2600      	movs	r6, #0
 8006b60:	4b62      	ldr	r3, [pc, #392]	; (8006cec <_strtod_l+0xb0c>)
 8006b62:	402b      	ands	r3, r5
 8006b64:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006b68:	4b64      	ldr	r3, [pc, #400]	; (8006cfc <_strtod_l+0xb1c>)
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	f040 80ce 	bne.w	8006d0c <_strtod_l+0xb2c>
 8006b70:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006b74:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b78:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8006b7c:	ec4b ab10 	vmov	d0, sl, fp
 8006b80:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006b84:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006b88:	f000 ffd8 	bl	8007b3c <__ulp>
 8006b8c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b90:	ec53 2b10 	vmov	r2, r3, d0
 8006b94:	f7f9 fd30 	bl	80005f8 <__aeabi_dmul>
 8006b98:	4652      	mov	r2, sl
 8006b9a:	465b      	mov	r3, fp
 8006b9c:	f7f9 fb76 	bl	800028c <__adddf3>
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	4952      	ldr	r1, [pc, #328]	; (8006cec <_strtod_l+0xb0c>)
 8006ba4:	4a56      	ldr	r2, [pc, #344]	; (8006d00 <_strtod_l+0xb20>)
 8006ba6:	4019      	ands	r1, r3
 8006ba8:	4291      	cmp	r1, r2
 8006baa:	4682      	mov	sl, r0
 8006bac:	d95b      	bls.n	8006c66 <_strtod_l+0xa86>
 8006bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bb0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d103      	bne.n	8006bc0 <_strtod_l+0x9e0>
 8006bb8:	9b08      	ldr	r3, [sp, #32]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	f43f ad2e 	beq.w	800661c <_strtod_l+0x43c>
 8006bc0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006cf0 <_strtod_l+0xb10>
 8006bc4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006bc8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006bca:	4648      	mov	r0, r9
 8006bcc:	f000 fd1e 	bl	800760c <_Bfree>
 8006bd0:	9905      	ldr	r1, [sp, #20]
 8006bd2:	4648      	mov	r0, r9
 8006bd4:	f000 fd1a 	bl	800760c <_Bfree>
 8006bd8:	4641      	mov	r1, r8
 8006bda:	4648      	mov	r0, r9
 8006bdc:	f000 fd16 	bl	800760c <_Bfree>
 8006be0:	4621      	mov	r1, r4
 8006be2:	4648      	mov	r0, r9
 8006be4:	f000 fd12 	bl	800760c <_Bfree>
 8006be8:	e619      	b.n	800681e <_strtod_l+0x63e>
 8006bea:	f1ba 0f00 	cmp.w	sl, #0
 8006bee:	d11a      	bne.n	8006c26 <_strtod_l+0xa46>
 8006bf0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006bf4:	b9eb      	cbnz	r3, 8006c32 <_strtod_l+0xa52>
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	4b3f      	ldr	r3, [pc, #252]	; (8006cf8 <_strtod_l+0xb18>)
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	4639      	mov	r1, r7
 8006bfe:	f7f9 ff6d 	bl	8000adc <__aeabi_dcmplt>
 8006c02:	b9c8      	cbnz	r0, 8006c38 <_strtod_l+0xa58>
 8006c04:	4630      	mov	r0, r6
 8006c06:	4639      	mov	r1, r7
 8006c08:	2200      	movs	r2, #0
 8006c0a:	4b3e      	ldr	r3, [pc, #248]	; (8006d04 <_strtod_l+0xb24>)
 8006c0c:	f7f9 fcf4 	bl	80005f8 <__aeabi_dmul>
 8006c10:	4606      	mov	r6, r0
 8006c12:	460f      	mov	r7, r1
 8006c14:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006c18:	9618      	str	r6, [sp, #96]	; 0x60
 8006c1a:	9319      	str	r3, [sp, #100]	; 0x64
 8006c1c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8006c20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006c24:	e79c      	b.n	8006b60 <_strtod_l+0x980>
 8006c26:	f1ba 0f01 	cmp.w	sl, #1
 8006c2a:	d102      	bne.n	8006c32 <_strtod_l+0xa52>
 8006c2c:	2d00      	cmp	r5, #0
 8006c2e:	f43f ad8e 	beq.w	800674e <_strtod_l+0x56e>
 8006c32:	2200      	movs	r2, #0
 8006c34:	4b34      	ldr	r3, [pc, #208]	; (8006d08 <_strtod_l+0xb28>)
 8006c36:	e78f      	b.n	8006b58 <_strtod_l+0x978>
 8006c38:	2600      	movs	r6, #0
 8006c3a:	4f32      	ldr	r7, [pc, #200]	; (8006d04 <_strtod_l+0xb24>)
 8006c3c:	e7ea      	b.n	8006c14 <_strtod_l+0xa34>
 8006c3e:	4b31      	ldr	r3, [pc, #196]	; (8006d04 <_strtod_l+0xb24>)
 8006c40:	4630      	mov	r0, r6
 8006c42:	4639      	mov	r1, r7
 8006c44:	2200      	movs	r2, #0
 8006c46:	f7f9 fcd7 	bl	80005f8 <__aeabi_dmul>
 8006c4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c4c:	4606      	mov	r6, r0
 8006c4e:	460f      	mov	r7, r1
 8006c50:	b933      	cbnz	r3, 8006c60 <_strtod_l+0xa80>
 8006c52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c56:	9010      	str	r0, [sp, #64]	; 0x40
 8006c58:	9311      	str	r3, [sp, #68]	; 0x44
 8006c5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006c5e:	e7df      	b.n	8006c20 <_strtod_l+0xa40>
 8006c60:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8006c64:	e7f9      	b.n	8006c5a <_strtod_l+0xa7a>
 8006c66:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006c6a:	9b04      	ldr	r3, [sp, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1ab      	bne.n	8006bc8 <_strtod_l+0x9e8>
 8006c70:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006c74:	0d1b      	lsrs	r3, r3, #20
 8006c76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006c78:	051b      	lsls	r3, r3, #20
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	465d      	mov	r5, fp
 8006c7e:	d1a3      	bne.n	8006bc8 <_strtod_l+0x9e8>
 8006c80:	4639      	mov	r1, r7
 8006c82:	4630      	mov	r0, r6
 8006c84:	f7f9 ff68 	bl	8000b58 <__aeabi_d2iz>
 8006c88:	f7f9 fc4c 	bl	8000524 <__aeabi_i2d>
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	4602      	mov	r2, r0
 8006c90:	4639      	mov	r1, r7
 8006c92:	4630      	mov	r0, r6
 8006c94:	f7f9 faf8 	bl	8000288 <__aeabi_dsub>
 8006c98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c9a:	4606      	mov	r6, r0
 8006c9c:	460f      	mov	r7, r1
 8006c9e:	b933      	cbnz	r3, 8006cae <_strtod_l+0xace>
 8006ca0:	f1ba 0f00 	cmp.w	sl, #0
 8006ca4:	d103      	bne.n	8006cae <_strtod_l+0xace>
 8006ca6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8006caa:	2d00      	cmp	r5, #0
 8006cac:	d06d      	beq.n	8006d8a <_strtod_l+0xbaa>
 8006cae:	a30a      	add	r3, pc, #40	; (adr r3, 8006cd8 <_strtod_l+0xaf8>)
 8006cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb4:	4630      	mov	r0, r6
 8006cb6:	4639      	mov	r1, r7
 8006cb8:	f7f9 ff10 	bl	8000adc <__aeabi_dcmplt>
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	f47f acb8 	bne.w	8006632 <_strtod_l+0x452>
 8006cc2:	a307      	add	r3, pc, #28	; (adr r3, 8006ce0 <_strtod_l+0xb00>)
 8006cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc8:	4630      	mov	r0, r6
 8006cca:	4639      	mov	r1, r7
 8006ccc:	f7f9 ff24 	bl	8000b18 <__aeabi_dcmpgt>
 8006cd0:	2800      	cmp	r0, #0
 8006cd2:	f43f af79 	beq.w	8006bc8 <_strtod_l+0x9e8>
 8006cd6:	e4ac      	b.n	8006632 <_strtod_l+0x452>
 8006cd8:	94a03595 	.word	0x94a03595
 8006cdc:	3fdfffff 	.word	0x3fdfffff
 8006ce0:	35afe535 	.word	0x35afe535
 8006ce4:	3fe00000 	.word	0x3fe00000
 8006ce8:	000fffff 	.word	0x000fffff
 8006cec:	7ff00000 	.word	0x7ff00000
 8006cf0:	7fefffff 	.word	0x7fefffff
 8006cf4:	39500000 	.word	0x39500000
 8006cf8:	3ff00000 	.word	0x3ff00000
 8006cfc:	7fe00000 	.word	0x7fe00000
 8006d00:	7c9fffff 	.word	0x7c9fffff
 8006d04:	3fe00000 	.word	0x3fe00000
 8006d08:	bff00000 	.word	0xbff00000
 8006d0c:	9b04      	ldr	r3, [sp, #16]
 8006d0e:	b333      	cbz	r3, 8006d5e <_strtod_l+0xb7e>
 8006d10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d12:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006d16:	d822      	bhi.n	8006d5e <_strtod_l+0xb7e>
 8006d18:	a327      	add	r3, pc, #156	; (adr r3, 8006db8 <_strtod_l+0xbd8>)
 8006d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1e:	4630      	mov	r0, r6
 8006d20:	4639      	mov	r1, r7
 8006d22:	f7f9 fee5 	bl	8000af0 <__aeabi_dcmple>
 8006d26:	b1a0      	cbz	r0, 8006d52 <_strtod_l+0xb72>
 8006d28:	4639      	mov	r1, r7
 8006d2a:	4630      	mov	r0, r6
 8006d2c:	f7f9 ff3c 	bl	8000ba8 <__aeabi_d2uiz>
 8006d30:	2800      	cmp	r0, #0
 8006d32:	bf08      	it	eq
 8006d34:	2001      	moveq	r0, #1
 8006d36:	f7f9 fbe5 	bl	8000504 <__aeabi_ui2d>
 8006d3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d3c:	4606      	mov	r6, r0
 8006d3e:	460f      	mov	r7, r1
 8006d40:	bb03      	cbnz	r3, 8006d84 <_strtod_l+0xba4>
 8006d42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d46:	9012      	str	r0, [sp, #72]	; 0x48
 8006d48:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d4a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006d4e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d56:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006d5a:	1a9b      	subs	r3, r3, r2
 8006d5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d5e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8006d62:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8006d66:	f000 fee9 	bl	8007b3c <__ulp>
 8006d6a:	4650      	mov	r0, sl
 8006d6c:	ec53 2b10 	vmov	r2, r3, d0
 8006d70:	4659      	mov	r1, fp
 8006d72:	f7f9 fc41 	bl	80005f8 <__aeabi_dmul>
 8006d76:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006d7a:	f7f9 fa87 	bl	800028c <__adddf3>
 8006d7e:	4682      	mov	sl, r0
 8006d80:	468b      	mov	fp, r1
 8006d82:	e772      	b.n	8006c6a <_strtod_l+0xa8a>
 8006d84:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006d88:	e7df      	b.n	8006d4a <_strtod_l+0xb6a>
 8006d8a:	a30d      	add	r3, pc, #52	; (adr r3, 8006dc0 <_strtod_l+0xbe0>)
 8006d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d90:	f7f9 fea4 	bl	8000adc <__aeabi_dcmplt>
 8006d94:	e79c      	b.n	8006cd0 <_strtod_l+0xaf0>
 8006d96:	2300      	movs	r3, #0
 8006d98:	930d      	str	r3, [sp, #52]	; 0x34
 8006d9a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006d9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d9e:	6013      	str	r3, [r2, #0]
 8006da0:	f7ff ba61 	b.w	8006266 <_strtod_l+0x86>
 8006da4:	2b65      	cmp	r3, #101	; 0x65
 8006da6:	f04f 0200 	mov.w	r2, #0
 8006daa:	f43f ab4e 	beq.w	800644a <_strtod_l+0x26a>
 8006dae:	2101      	movs	r1, #1
 8006db0:	4614      	mov	r4, r2
 8006db2:	9104      	str	r1, [sp, #16]
 8006db4:	f7ff bacb 	b.w	800634e <_strtod_l+0x16e>
 8006db8:	ffc00000 	.word	0xffc00000
 8006dbc:	41dfffff 	.word	0x41dfffff
 8006dc0:	94a03595 	.word	0x94a03595
 8006dc4:	3fcfffff 	.word	0x3fcfffff

08006dc8 <strtod>:
 8006dc8:	4b07      	ldr	r3, [pc, #28]	; (8006de8 <strtod+0x20>)
 8006dca:	4a08      	ldr	r2, [pc, #32]	; (8006dec <strtod+0x24>)
 8006dcc:	b410      	push	{r4}
 8006dce:	681c      	ldr	r4, [r3, #0]
 8006dd0:	6a23      	ldr	r3, [r4, #32]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	bf08      	it	eq
 8006dd6:	4613      	moveq	r3, r2
 8006dd8:	460a      	mov	r2, r1
 8006dda:	4601      	mov	r1, r0
 8006ddc:	4620      	mov	r0, r4
 8006dde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006de2:	f7ff b9fd 	b.w	80061e0 <_strtod_l>
 8006de6:	bf00      	nop
 8006de8:	2000000c 	.word	0x2000000c
 8006dec:	20000070 	.word	0x20000070

08006df0 <_strtol_l.isra.0>:
 8006df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006df4:	4680      	mov	r8, r0
 8006df6:	4689      	mov	r9, r1
 8006df8:	4692      	mov	sl, r2
 8006dfa:	461e      	mov	r6, r3
 8006dfc:	460f      	mov	r7, r1
 8006dfe:	463d      	mov	r5, r7
 8006e00:	9808      	ldr	r0, [sp, #32]
 8006e02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e06:	f000 fbab 	bl	8007560 <__locale_ctype_ptr_l>
 8006e0a:	4420      	add	r0, r4
 8006e0c:	7843      	ldrb	r3, [r0, #1]
 8006e0e:	f013 0308 	ands.w	r3, r3, #8
 8006e12:	d132      	bne.n	8006e7a <_strtol_l.isra.0+0x8a>
 8006e14:	2c2d      	cmp	r4, #45	; 0x2d
 8006e16:	d132      	bne.n	8006e7e <_strtol_l.isra.0+0x8e>
 8006e18:	787c      	ldrb	r4, [r7, #1]
 8006e1a:	1cbd      	adds	r5, r7, #2
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	2e00      	cmp	r6, #0
 8006e20:	d05d      	beq.n	8006ede <_strtol_l.isra.0+0xee>
 8006e22:	2e10      	cmp	r6, #16
 8006e24:	d109      	bne.n	8006e3a <_strtol_l.isra.0+0x4a>
 8006e26:	2c30      	cmp	r4, #48	; 0x30
 8006e28:	d107      	bne.n	8006e3a <_strtol_l.isra.0+0x4a>
 8006e2a:	782b      	ldrb	r3, [r5, #0]
 8006e2c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006e30:	2b58      	cmp	r3, #88	; 0x58
 8006e32:	d14f      	bne.n	8006ed4 <_strtol_l.isra.0+0xe4>
 8006e34:	786c      	ldrb	r4, [r5, #1]
 8006e36:	2610      	movs	r6, #16
 8006e38:	3502      	adds	r5, #2
 8006e3a:	2a00      	cmp	r2, #0
 8006e3c:	bf14      	ite	ne
 8006e3e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006e42:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006e46:	2700      	movs	r7, #0
 8006e48:	fbb1 fcf6 	udiv	ip, r1, r6
 8006e4c:	4638      	mov	r0, r7
 8006e4e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8006e52:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006e56:	2b09      	cmp	r3, #9
 8006e58:	d817      	bhi.n	8006e8a <_strtol_l.isra.0+0x9a>
 8006e5a:	461c      	mov	r4, r3
 8006e5c:	42a6      	cmp	r6, r4
 8006e5e:	dd23      	ble.n	8006ea8 <_strtol_l.isra.0+0xb8>
 8006e60:	1c7b      	adds	r3, r7, #1
 8006e62:	d007      	beq.n	8006e74 <_strtol_l.isra.0+0x84>
 8006e64:	4584      	cmp	ip, r0
 8006e66:	d31c      	bcc.n	8006ea2 <_strtol_l.isra.0+0xb2>
 8006e68:	d101      	bne.n	8006e6e <_strtol_l.isra.0+0x7e>
 8006e6a:	45a6      	cmp	lr, r4
 8006e6c:	db19      	blt.n	8006ea2 <_strtol_l.isra.0+0xb2>
 8006e6e:	fb00 4006 	mla	r0, r0, r6, r4
 8006e72:	2701      	movs	r7, #1
 8006e74:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e78:	e7eb      	b.n	8006e52 <_strtol_l.isra.0+0x62>
 8006e7a:	462f      	mov	r7, r5
 8006e7c:	e7bf      	b.n	8006dfe <_strtol_l.isra.0+0xe>
 8006e7e:	2c2b      	cmp	r4, #43	; 0x2b
 8006e80:	bf04      	itt	eq
 8006e82:	1cbd      	addeq	r5, r7, #2
 8006e84:	787c      	ldrbeq	r4, [r7, #1]
 8006e86:	461a      	mov	r2, r3
 8006e88:	e7c9      	b.n	8006e1e <_strtol_l.isra.0+0x2e>
 8006e8a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006e8e:	2b19      	cmp	r3, #25
 8006e90:	d801      	bhi.n	8006e96 <_strtol_l.isra.0+0xa6>
 8006e92:	3c37      	subs	r4, #55	; 0x37
 8006e94:	e7e2      	b.n	8006e5c <_strtol_l.isra.0+0x6c>
 8006e96:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006e9a:	2b19      	cmp	r3, #25
 8006e9c:	d804      	bhi.n	8006ea8 <_strtol_l.isra.0+0xb8>
 8006e9e:	3c57      	subs	r4, #87	; 0x57
 8006ea0:	e7dc      	b.n	8006e5c <_strtol_l.isra.0+0x6c>
 8006ea2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006ea6:	e7e5      	b.n	8006e74 <_strtol_l.isra.0+0x84>
 8006ea8:	1c7b      	adds	r3, r7, #1
 8006eaa:	d108      	bne.n	8006ebe <_strtol_l.isra.0+0xce>
 8006eac:	2322      	movs	r3, #34	; 0x22
 8006eae:	f8c8 3000 	str.w	r3, [r8]
 8006eb2:	4608      	mov	r0, r1
 8006eb4:	f1ba 0f00 	cmp.w	sl, #0
 8006eb8:	d107      	bne.n	8006eca <_strtol_l.isra.0+0xda>
 8006eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ebe:	b102      	cbz	r2, 8006ec2 <_strtol_l.isra.0+0xd2>
 8006ec0:	4240      	negs	r0, r0
 8006ec2:	f1ba 0f00 	cmp.w	sl, #0
 8006ec6:	d0f8      	beq.n	8006eba <_strtol_l.isra.0+0xca>
 8006ec8:	b10f      	cbz	r7, 8006ece <_strtol_l.isra.0+0xde>
 8006eca:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8006ece:	f8ca 9000 	str.w	r9, [sl]
 8006ed2:	e7f2      	b.n	8006eba <_strtol_l.isra.0+0xca>
 8006ed4:	2430      	movs	r4, #48	; 0x30
 8006ed6:	2e00      	cmp	r6, #0
 8006ed8:	d1af      	bne.n	8006e3a <_strtol_l.isra.0+0x4a>
 8006eda:	2608      	movs	r6, #8
 8006edc:	e7ad      	b.n	8006e3a <_strtol_l.isra.0+0x4a>
 8006ede:	2c30      	cmp	r4, #48	; 0x30
 8006ee0:	d0a3      	beq.n	8006e2a <_strtol_l.isra.0+0x3a>
 8006ee2:	260a      	movs	r6, #10
 8006ee4:	e7a9      	b.n	8006e3a <_strtol_l.isra.0+0x4a>
	...

08006ee8 <strtol>:
 8006ee8:	4b08      	ldr	r3, [pc, #32]	; (8006f0c <strtol+0x24>)
 8006eea:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006eec:	681c      	ldr	r4, [r3, #0]
 8006eee:	4d08      	ldr	r5, [pc, #32]	; (8006f10 <strtol+0x28>)
 8006ef0:	6a23      	ldr	r3, [r4, #32]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	bf08      	it	eq
 8006ef6:	462b      	moveq	r3, r5
 8006ef8:	9300      	str	r3, [sp, #0]
 8006efa:	4613      	mov	r3, r2
 8006efc:	460a      	mov	r2, r1
 8006efe:	4601      	mov	r1, r0
 8006f00:	4620      	mov	r0, r4
 8006f02:	f7ff ff75 	bl	8006df0 <_strtol_l.isra.0>
 8006f06:	b003      	add	sp, #12
 8006f08:	bd30      	pop	{r4, r5, pc}
 8006f0a:	bf00      	nop
 8006f0c:	2000000c 	.word	0x2000000c
 8006f10:	20000070 	.word	0x20000070

08006f14 <rshift>:
 8006f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f16:	6906      	ldr	r6, [r0, #16]
 8006f18:	114b      	asrs	r3, r1, #5
 8006f1a:	429e      	cmp	r6, r3
 8006f1c:	f100 0414 	add.w	r4, r0, #20
 8006f20:	dd30      	ble.n	8006f84 <rshift+0x70>
 8006f22:	f011 011f 	ands.w	r1, r1, #31
 8006f26:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006f2a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8006f2e:	d108      	bne.n	8006f42 <rshift+0x2e>
 8006f30:	4621      	mov	r1, r4
 8006f32:	42b2      	cmp	r2, r6
 8006f34:	460b      	mov	r3, r1
 8006f36:	d211      	bcs.n	8006f5c <rshift+0x48>
 8006f38:	f852 3b04 	ldr.w	r3, [r2], #4
 8006f3c:	f841 3b04 	str.w	r3, [r1], #4
 8006f40:	e7f7      	b.n	8006f32 <rshift+0x1e>
 8006f42:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8006f46:	f1c1 0c20 	rsb	ip, r1, #32
 8006f4a:	40cd      	lsrs	r5, r1
 8006f4c:	3204      	adds	r2, #4
 8006f4e:	4623      	mov	r3, r4
 8006f50:	42b2      	cmp	r2, r6
 8006f52:	4617      	mov	r7, r2
 8006f54:	d30c      	bcc.n	8006f70 <rshift+0x5c>
 8006f56:	601d      	str	r5, [r3, #0]
 8006f58:	b105      	cbz	r5, 8006f5c <rshift+0x48>
 8006f5a:	3304      	adds	r3, #4
 8006f5c:	1b1a      	subs	r2, r3, r4
 8006f5e:	42a3      	cmp	r3, r4
 8006f60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006f64:	bf08      	it	eq
 8006f66:	2300      	moveq	r3, #0
 8006f68:	6102      	str	r2, [r0, #16]
 8006f6a:	bf08      	it	eq
 8006f6c:	6143      	streq	r3, [r0, #20]
 8006f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f70:	683f      	ldr	r7, [r7, #0]
 8006f72:	fa07 f70c 	lsl.w	r7, r7, ip
 8006f76:	433d      	orrs	r5, r7
 8006f78:	f843 5b04 	str.w	r5, [r3], #4
 8006f7c:	f852 5b04 	ldr.w	r5, [r2], #4
 8006f80:	40cd      	lsrs	r5, r1
 8006f82:	e7e5      	b.n	8006f50 <rshift+0x3c>
 8006f84:	4623      	mov	r3, r4
 8006f86:	e7e9      	b.n	8006f5c <rshift+0x48>

08006f88 <__hexdig_fun>:
 8006f88:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006f8c:	2b09      	cmp	r3, #9
 8006f8e:	d802      	bhi.n	8006f96 <__hexdig_fun+0xe>
 8006f90:	3820      	subs	r0, #32
 8006f92:	b2c0      	uxtb	r0, r0
 8006f94:	4770      	bx	lr
 8006f96:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006f9a:	2b05      	cmp	r3, #5
 8006f9c:	d801      	bhi.n	8006fa2 <__hexdig_fun+0x1a>
 8006f9e:	3847      	subs	r0, #71	; 0x47
 8006fa0:	e7f7      	b.n	8006f92 <__hexdig_fun+0xa>
 8006fa2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006fa6:	2b05      	cmp	r3, #5
 8006fa8:	d801      	bhi.n	8006fae <__hexdig_fun+0x26>
 8006faa:	3827      	subs	r0, #39	; 0x27
 8006fac:	e7f1      	b.n	8006f92 <__hexdig_fun+0xa>
 8006fae:	2000      	movs	r0, #0
 8006fb0:	4770      	bx	lr

08006fb2 <__gethex>:
 8006fb2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb6:	b08b      	sub	sp, #44	; 0x2c
 8006fb8:	468a      	mov	sl, r1
 8006fba:	9002      	str	r0, [sp, #8]
 8006fbc:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006fbe:	9306      	str	r3, [sp, #24]
 8006fc0:	4690      	mov	r8, r2
 8006fc2:	f000 fad0 	bl	8007566 <__localeconv_l>
 8006fc6:	6803      	ldr	r3, [r0, #0]
 8006fc8:	9303      	str	r3, [sp, #12]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7f9 f900 	bl	80001d0 <strlen>
 8006fd0:	9b03      	ldr	r3, [sp, #12]
 8006fd2:	9001      	str	r0, [sp, #4]
 8006fd4:	4403      	add	r3, r0
 8006fd6:	f04f 0b00 	mov.w	fp, #0
 8006fda:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006fde:	9307      	str	r3, [sp, #28]
 8006fe0:	f8da 3000 	ldr.w	r3, [sl]
 8006fe4:	3302      	adds	r3, #2
 8006fe6:	461f      	mov	r7, r3
 8006fe8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006fec:	2830      	cmp	r0, #48	; 0x30
 8006fee:	d06c      	beq.n	80070ca <__gethex+0x118>
 8006ff0:	f7ff ffca 	bl	8006f88 <__hexdig_fun>
 8006ff4:	4604      	mov	r4, r0
 8006ff6:	2800      	cmp	r0, #0
 8006ff8:	d16a      	bne.n	80070d0 <__gethex+0x11e>
 8006ffa:	9a01      	ldr	r2, [sp, #4]
 8006ffc:	9903      	ldr	r1, [sp, #12]
 8006ffe:	4638      	mov	r0, r7
 8007000:	f001 fa22 	bl	8008448 <strncmp>
 8007004:	2800      	cmp	r0, #0
 8007006:	d166      	bne.n	80070d6 <__gethex+0x124>
 8007008:	9b01      	ldr	r3, [sp, #4]
 800700a:	5cf8      	ldrb	r0, [r7, r3]
 800700c:	18fe      	adds	r6, r7, r3
 800700e:	f7ff ffbb 	bl	8006f88 <__hexdig_fun>
 8007012:	2800      	cmp	r0, #0
 8007014:	d062      	beq.n	80070dc <__gethex+0x12a>
 8007016:	4633      	mov	r3, r6
 8007018:	7818      	ldrb	r0, [r3, #0]
 800701a:	2830      	cmp	r0, #48	; 0x30
 800701c:	461f      	mov	r7, r3
 800701e:	f103 0301 	add.w	r3, r3, #1
 8007022:	d0f9      	beq.n	8007018 <__gethex+0x66>
 8007024:	f7ff ffb0 	bl	8006f88 <__hexdig_fun>
 8007028:	fab0 f580 	clz	r5, r0
 800702c:	096d      	lsrs	r5, r5, #5
 800702e:	4634      	mov	r4, r6
 8007030:	f04f 0b01 	mov.w	fp, #1
 8007034:	463a      	mov	r2, r7
 8007036:	4616      	mov	r6, r2
 8007038:	3201      	adds	r2, #1
 800703a:	7830      	ldrb	r0, [r6, #0]
 800703c:	f7ff ffa4 	bl	8006f88 <__hexdig_fun>
 8007040:	2800      	cmp	r0, #0
 8007042:	d1f8      	bne.n	8007036 <__gethex+0x84>
 8007044:	9a01      	ldr	r2, [sp, #4]
 8007046:	9903      	ldr	r1, [sp, #12]
 8007048:	4630      	mov	r0, r6
 800704a:	f001 f9fd 	bl	8008448 <strncmp>
 800704e:	b950      	cbnz	r0, 8007066 <__gethex+0xb4>
 8007050:	b954      	cbnz	r4, 8007068 <__gethex+0xb6>
 8007052:	9b01      	ldr	r3, [sp, #4]
 8007054:	18f4      	adds	r4, r6, r3
 8007056:	4622      	mov	r2, r4
 8007058:	4616      	mov	r6, r2
 800705a:	3201      	adds	r2, #1
 800705c:	7830      	ldrb	r0, [r6, #0]
 800705e:	f7ff ff93 	bl	8006f88 <__hexdig_fun>
 8007062:	2800      	cmp	r0, #0
 8007064:	d1f8      	bne.n	8007058 <__gethex+0xa6>
 8007066:	b10c      	cbz	r4, 800706c <__gethex+0xba>
 8007068:	1ba4      	subs	r4, r4, r6
 800706a:	00a4      	lsls	r4, r4, #2
 800706c:	7833      	ldrb	r3, [r6, #0]
 800706e:	2b50      	cmp	r3, #80	; 0x50
 8007070:	d001      	beq.n	8007076 <__gethex+0xc4>
 8007072:	2b70      	cmp	r3, #112	; 0x70
 8007074:	d140      	bne.n	80070f8 <__gethex+0x146>
 8007076:	7873      	ldrb	r3, [r6, #1]
 8007078:	2b2b      	cmp	r3, #43	; 0x2b
 800707a:	d031      	beq.n	80070e0 <__gethex+0x12e>
 800707c:	2b2d      	cmp	r3, #45	; 0x2d
 800707e:	d033      	beq.n	80070e8 <__gethex+0x136>
 8007080:	1c71      	adds	r1, r6, #1
 8007082:	f04f 0900 	mov.w	r9, #0
 8007086:	7808      	ldrb	r0, [r1, #0]
 8007088:	f7ff ff7e 	bl	8006f88 <__hexdig_fun>
 800708c:	1e43      	subs	r3, r0, #1
 800708e:	b2db      	uxtb	r3, r3
 8007090:	2b18      	cmp	r3, #24
 8007092:	d831      	bhi.n	80070f8 <__gethex+0x146>
 8007094:	f1a0 0210 	sub.w	r2, r0, #16
 8007098:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800709c:	f7ff ff74 	bl	8006f88 <__hexdig_fun>
 80070a0:	1e43      	subs	r3, r0, #1
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	2b18      	cmp	r3, #24
 80070a6:	d922      	bls.n	80070ee <__gethex+0x13c>
 80070a8:	f1b9 0f00 	cmp.w	r9, #0
 80070ac:	d000      	beq.n	80070b0 <__gethex+0xfe>
 80070ae:	4252      	negs	r2, r2
 80070b0:	4414      	add	r4, r2
 80070b2:	f8ca 1000 	str.w	r1, [sl]
 80070b6:	b30d      	cbz	r5, 80070fc <__gethex+0x14a>
 80070b8:	f1bb 0f00 	cmp.w	fp, #0
 80070bc:	bf0c      	ite	eq
 80070be:	2706      	moveq	r7, #6
 80070c0:	2700      	movne	r7, #0
 80070c2:	4638      	mov	r0, r7
 80070c4:	b00b      	add	sp, #44	; 0x2c
 80070c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ca:	f10b 0b01 	add.w	fp, fp, #1
 80070ce:	e78a      	b.n	8006fe6 <__gethex+0x34>
 80070d0:	2500      	movs	r5, #0
 80070d2:	462c      	mov	r4, r5
 80070d4:	e7ae      	b.n	8007034 <__gethex+0x82>
 80070d6:	463e      	mov	r6, r7
 80070d8:	2501      	movs	r5, #1
 80070da:	e7c7      	b.n	800706c <__gethex+0xba>
 80070dc:	4604      	mov	r4, r0
 80070de:	e7fb      	b.n	80070d8 <__gethex+0x126>
 80070e0:	f04f 0900 	mov.w	r9, #0
 80070e4:	1cb1      	adds	r1, r6, #2
 80070e6:	e7ce      	b.n	8007086 <__gethex+0xd4>
 80070e8:	f04f 0901 	mov.w	r9, #1
 80070ec:	e7fa      	b.n	80070e4 <__gethex+0x132>
 80070ee:	230a      	movs	r3, #10
 80070f0:	fb03 0202 	mla	r2, r3, r2, r0
 80070f4:	3a10      	subs	r2, #16
 80070f6:	e7cf      	b.n	8007098 <__gethex+0xe6>
 80070f8:	4631      	mov	r1, r6
 80070fa:	e7da      	b.n	80070b2 <__gethex+0x100>
 80070fc:	1bf3      	subs	r3, r6, r7
 80070fe:	3b01      	subs	r3, #1
 8007100:	4629      	mov	r1, r5
 8007102:	2b07      	cmp	r3, #7
 8007104:	dc49      	bgt.n	800719a <__gethex+0x1e8>
 8007106:	9802      	ldr	r0, [sp, #8]
 8007108:	f000 fa4c 	bl	80075a4 <_Balloc>
 800710c:	9b01      	ldr	r3, [sp, #4]
 800710e:	f100 0914 	add.w	r9, r0, #20
 8007112:	f04f 0b00 	mov.w	fp, #0
 8007116:	f1c3 0301 	rsb	r3, r3, #1
 800711a:	4605      	mov	r5, r0
 800711c:	f8cd 9010 	str.w	r9, [sp, #16]
 8007120:	46da      	mov	sl, fp
 8007122:	9308      	str	r3, [sp, #32]
 8007124:	42b7      	cmp	r7, r6
 8007126:	d33b      	bcc.n	80071a0 <__gethex+0x1ee>
 8007128:	9804      	ldr	r0, [sp, #16]
 800712a:	f840 ab04 	str.w	sl, [r0], #4
 800712e:	eba0 0009 	sub.w	r0, r0, r9
 8007132:	1080      	asrs	r0, r0, #2
 8007134:	6128      	str	r0, [r5, #16]
 8007136:	0147      	lsls	r7, r0, #5
 8007138:	4650      	mov	r0, sl
 800713a:	f000 faf7 	bl	800772c <__hi0bits>
 800713e:	f8d8 6000 	ldr.w	r6, [r8]
 8007142:	1a3f      	subs	r7, r7, r0
 8007144:	42b7      	cmp	r7, r6
 8007146:	dd64      	ble.n	8007212 <__gethex+0x260>
 8007148:	1bbf      	subs	r7, r7, r6
 800714a:	4639      	mov	r1, r7
 800714c:	4628      	mov	r0, r5
 800714e:	f000 fe07 	bl	8007d60 <__any_on>
 8007152:	4682      	mov	sl, r0
 8007154:	b178      	cbz	r0, 8007176 <__gethex+0x1c4>
 8007156:	1e7b      	subs	r3, r7, #1
 8007158:	1159      	asrs	r1, r3, #5
 800715a:	f003 021f 	and.w	r2, r3, #31
 800715e:	f04f 0a01 	mov.w	sl, #1
 8007162:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007166:	fa0a f202 	lsl.w	r2, sl, r2
 800716a:	420a      	tst	r2, r1
 800716c:	d003      	beq.n	8007176 <__gethex+0x1c4>
 800716e:	4553      	cmp	r3, sl
 8007170:	dc46      	bgt.n	8007200 <__gethex+0x24e>
 8007172:	f04f 0a02 	mov.w	sl, #2
 8007176:	4639      	mov	r1, r7
 8007178:	4628      	mov	r0, r5
 800717a:	f7ff fecb 	bl	8006f14 <rshift>
 800717e:	443c      	add	r4, r7
 8007180:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007184:	42a3      	cmp	r3, r4
 8007186:	da52      	bge.n	800722e <__gethex+0x27c>
 8007188:	4629      	mov	r1, r5
 800718a:	9802      	ldr	r0, [sp, #8]
 800718c:	f000 fa3e 	bl	800760c <_Bfree>
 8007190:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007192:	2300      	movs	r3, #0
 8007194:	6013      	str	r3, [r2, #0]
 8007196:	27a3      	movs	r7, #163	; 0xa3
 8007198:	e793      	b.n	80070c2 <__gethex+0x110>
 800719a:	3101      	adds	r1, #1
 800719c:	105b      	asrs	r3, r3, #1
 800719e:	e7b0      	b.n	8007102 <__gethex+0x150>
 80071a0:	1e73      	subs	r3, r6, #1
 80071a2:	9305      	str	r3, [sp, #20]
 80071a4:	9a07      	ldr	r2, [sp, #28]
 80071a6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d018      	beq.n	80071e0 <__gethex+0x22e>
 80071ae:	f1bb 0f20 	cmp.w	fp, #32
 80071b2:	d107      	bne.n	80071c4 <__gethex+0x212>
 80071b4:	9b04      	ldr	r3, [sp, #16]
 80071b6:	f8c3 a000 	str.w	sl, [r3]
 80071ba:	3304      	adds	r3, #4
 80071bc:	f04f 0a00 	mov.w	sl, #0
 80071c0:	9304      	str	r3, [sp, #16]
 80071c2:	46d3      	mov	fp, sl
 80071c4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80071c8:	f7ff fede 	bl	8006f88 <__hexdig_fun>
 80071cc:	f000 000f 	and.w	r0, r0, #15
 80071d0:	fa00 f00b 	lsl.w	r0, r0, fp
 80071d4:	ea4a 0a00 	orr.w	sl, sl, r0
 80071d8:	f10b 0b04 	add.w	fp, fp, #4
 80071dc:	9b05      	ldr	r3, [sp, #20]
 80071de:	e00d      	b.n	80071fc <__gethex+0x24a>
 80071e0:	9b05      	ldr	r3, [sp, #20]
 80071e2:	9a08      	ldr	r2, [sp, #32]
 80071e4:	4413      	add	r3, r2
 80071e6:	42bb      	cmp	r3, r7
 80071e8:	d3e1      	bcc.n	80071ae <__gethex+0x1fc>
 80071ea:	4618      	mov	r0, r3
 80071ec:	9a01      	ldr	r2, [sp, #4]
 80071ee:	9903      	ldr	r1, [sp, #12]
 80071f0:	9309      	str	r3, [sp, #36]	; 0x24
 80071f2:	f001 f929 	bl	8008448 <strncmp>
 80071f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071f8:	2800      	cmp	r0, #0
 80071fa:	d1d8      	bne.n	80071ae <__gethex+0x1fc>
 80071fc:	461e      	mov	r6, r3
 80071fe:	e791      	b.n	8007124 <__gethex+0x172>
 8007200:	1eb9      	subs	r1, r7, #2
 8007202:	4628      	mov	r0, r5
 8007204:	f000 fdac 	bl	8007d60 <__any_on>
 8007208:	2800      	cmp	r0, #0
 800720a:	d0b2      	beq.n	8007172 <__gethex+0x1c0>
 800720c:	f04f 0a03 	mov.w	sl, #3
 8007210:	e7b1      	b.n	8007176 <__gethex+0x1c4>
 8007212:	da09      	bge.n	8007228 <__gethex+0x276>
 8007214:	1bf7      	subs	r7, r6, r7
 8007216:	4629      	mov	r1, r5
 8007218:	463a      	mov	r2, r7
 800721a:	9802      	ldr	r0, [sp, #8]
 800721c:	f000 fbc2 	bl	80079a4 <__lshift>
 8007220:	1be4      	subs	r4, r4, r7
 8007222:	4605      	mov	r5, r0
 8007224:	f100 0914 	add.w	r9, r0, #20
 8007228:	f04f 0a00 	mov.w	sl, #0
 800722c:	e7a8      	b.n	8007180 <__gethex+0x1ce>
 800722e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007232:	42a0      	cmp	r0, r4
 8007234:	dd6a      	ble.n	800730c <__gethex+0x35a>
 8007236:	1b04      	subs	r4, r0, r4
 8007238:	42a6      	cmp	r6, r4
 800723a:	dc2e      	bgt.n	800729a <__gethex+0x2e8>
 800723c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007240:	2b02      	cmp	r3, #2
 8007242:	d022      	beq.n	800728a <__gethex+0x2d8>
 8007244:	2b03      	cmp	r3, #3
 8007246:	d024      	beq.n	8007292 <__gethex+0x2e0>
 8007248:	2b01      	cmp	r3, #1
 800724a:	d115      	bne.n	8007278 <__gethex+0x2c6>
 800724c:	42a6      	cmp	r6, r4
 800724e:	d113      	bne.n	8007278 <__gethex+0x2c6>
 8007250:	2e01      	cmp	r6, #1
 8007252:	dc0b      	bgt.n	800726c <__gethex+0x2ba>
 8007254:	9a06      	ldr	r2, [sp, #24]
 8007256:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800725a:	6013      	str	r3, [r2, #0]
 800725c:	2301      	movs	r3, #1
 800725e:	612b      	str	r3, [r5, #16]
 8007260:	f8c9 3000 	str.w	r3, [r9]
 8007264:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007266:	2762      	movs	r7, #98	; 0x62
 8007268:	601d      	str	r5, [r3, #0]
 800726a:	e72a      	b.n	80070c2 <__gethex+0x110>
 800726c:	1e71      	subs	r1, r6, #1
 800726e:	4628      	mov	r0, r5
 8007270:	f000 fd76 	bl	8007d60 <__any_on>
 8007274:	2800      	cmp	r0, #0
 8007276:	d1ed      	bne.n	8007254 <__gethex+0x2a2>
 8007278:	4629      	mov	r1, r5
 800727a:	9802      	ldr	r0, [sp, #8]
 800727c:	f000 f9c6 	bl	800760c <_Bfree>
 8007280:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007282:	2300      	movs	r3, #0
 8007284:	6013      	str	r3, [r2, #0]
 8007286:	2750      	movs	r7, #80	; 0x50
 8007288:	e71b      	b.n	80070c2 <__gethex+0x110>
 800728a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800728c:	2b00      	cmp	r3, #0
 800728e:	d0e1      	beq.n	8007254 <__gethex+0x2a2>
 8007290:	e7f2      	b.n	8007278 <__gethex+0x2c6>
 8007292:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1dd      	bne.n	8007254 <__gethex+0x2a2>
 8007298:	e7ee      	b.n	8007278 <__gethex+0x2c6>
 800729a:	1e67      	subs	r7, r4, #1
 800729c:	f1ba 0f00 	cmp.w	sl, #0
 80072a0:	d131      	bne.n	8007306 <__gethex+0x354>
 80072a2:	b127      	cbz	r7, 80072ae <__gethex+0x2fc>
 80072a4:	4639      	mov	r1, r7
 80072a6:	4628      	mov	r0, r5
 80072a8:	f000 fd5a 	bl	8007d60 <__any_on>
 80072ac:	4682      	mov	sl, r0
 80072ae:	117a      	asrs	r2, r7, #5
 80072b0:	2301      	movs	r3, #1
 80072b2:	f007 071f 	and.w	r7, r7, #31
 80072b6:	fa03 f707 	lsl.w	r7, r3, r7
 80072ba:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80072be:	4621      	mov	r1, r4
 80072c0:	421f      	tst	r7, r3
 80072c2:	4628      	mov	r0, r5
 80072c4:	bf18      	it	ne
 80072c6:	f04a 0a02 	orrne.w	sl, sl, #2
 80072ca:	1b36      	subs	r6, r6, r4
 80072cc:	f7ff fe22 	bl	8006f14 <rshift>
 80072d0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80072d4:	2702      	movs	r7, #2
 80072d6:	f1ba 0f00 	cmp.w	sl, #0
 80072da:	d048      	beq.n	800736e <__gethex+0x3bc>
 80072dc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80072e0:	2b02      	cmp	r3, #2
 80072e2:	d015      	beq.n	8007310 <__gethex+0x35e>
 80072e4:	2b03      	cmp	r3, #3
 80072e6:	d017      	beq.n	8007318 <__gethex+0x366>
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	d109      	bne.n	8007300 <__gethex+0x34e>
 80072ec:	f01a 0f02 	tst.w	sl, #2
 80072f0:	d006      	beq.n	8007300 <__gethex+0x34e>
 80072f2:	f8d9 3000 	ldr.w	r3, [r9]
 80072f6:	ea4a 0a03 	orr.w	sl, sl, r3
 80072fa:	f01a 0f01 	tst.w	sl, #1
 80072fe:	d10e      	bne.n	800731e <__gethex+0x36c>
 8007300:	f047 0710 	orr.w	r7, r7, #16
 8007304:	e033      	b.n	800736e <__gethex+0x3bc>
 8007306:	f04f 0a01 	mov.w	sl, #1
 800730a:	e7d0      	b.n	80072ae <__gethex+0x2fc>
 800730c:	2701      	movs	r7, #1
 800730e:	e7e2      	b.n	80072d6 <__gethex+0x324>
 8007310:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007312:	f1c3 0301 	rsb	r3, r3, #1
 8007316:	9315      	str	r3, [sp, #84]	; 0x54
 8007318:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800731a:	2b00      	cmp	r3, #0
 800731c:	d0f0      	beq.n	8007300 <__gethex+0x34e>
 800731e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8007322:	f105 0314 	add.w	r3, r5, #20
 8007326:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800732a:	eb03 010a 	add.w	r1, r3, sl
 800732e:	f04f 0c00 	mov.w	ip, #0
 8007332:	4618      	mov	r0, r3
 8007334:	f853 2b04 	ldr.w	r2, [r3], #4
 8007338:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800733c:	d01c      	beq.n	8007378 <__gethex+0x3c6>
 800733e:	3201      	adds	r2, #1
 8007340:	6002      	str	r2, [r0, #0]
 8007342:	2f02      	cmp	r7, #2
 8007344:	f105 0314 	add.w	r3, r5, #20
 8007348:	d138      	bne.n	80073bc <__gethex+0x40a>
 800734a:	f8d8 2000 	ldr.w	r2, [r8]
 800734e:	3a01      	subs	r2, #1
 8007350:	42b2      	cmp	r2, r6
 8007352:	d10a      	bne.n	800736a <__gethex+0x3b8>
 8007354:	1171      	asrs	r1, r6, #5
 8007356:	2201      	movs	r2, #1
 8007358:	f006 061f 	and.w	r6, r6, #31
 800735c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007360:	fa02 f606 	lsl.w	r6, r2, r6
 8007364:	421e      	tst	r6, r3
 8007366:	bf18      	it	ne
 8007368:	4617      	movne	r7, r2
 800736a:	f047 0720 	orr.w	r7, r7, #32
 800736e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007370:	601d      	str	r5, [r3, #0]
 8007372:	9b06      	ldr	r3, [sp, #24]
 8007374:	601c      	str	r4, [r3, #0]
 8007376:	e6a4      	b.n	80070c2 <__gethex+0x110>
 8007378:	4299      	cmp	r1, r3
 800737a:	f843 cc04 	str.w	ip, [r3, #-4]
 800737e:	d8d8      	bhi.n	8007332 <__gethex+0x380>
 8007380:	68ab      	ldr	r3, [r5, #8]
 8007382:	4599      	cmp	r9, r3
 8007384:	db12      	blt.n	80073ac <__gethex+0x3fa>
 8007386:	6869      	ldr	r1, [r5, #4]
 8007388:	9802      	ldr	r0, [sp, #8]
 800738a:	3101      	adds	r1, #1
 800738c:	f000 f90a 	bl	80075a4 <_Balloc>
 8007390:	692a      	ldr	r2, [r5, #16]
 8007392:	3202      	adds	r2, #2
 8007394:	f105 010c 	add.w	r1, r5, #12
 8007398:	4683      	mov	fp, r0
 800739a:	0092      	lsls	r2, r2, #2
 800739c:	300c      	adds	r0, #12
 800739e:	f000 f8f6 	bl	800758e <memcpy>
 80073a2:	4629      	mov	r1, r5
 80073a4:	9802      	ldr	r0, [sp, #8]
 80073a6:	f000 f931 	bl	800760c <_Bfree>
 80073aa:	465d      	mov	r5, fp
 80073ac:	692b      	ldr	r3, [r5, #16]
 80073ae:	1c5a      	adds	r2, r3, #1
 80073b0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80073b4:	612a      	str	r2, [r5, #16]
 80073b6:	2201      	movs	r2, #1
 80073b8:	615a      	str	r2, [r3, #20]
 80073ba:	e7c2      	b.n	8007342 <__gethex+0x390>
 80073bc:	692a      	ldr	r2, [r5, #16]
 80073be:	454a      	cmp	r2, r9
 80073c0:	dd0b      	ble.n	80073da <__gethex+0x428>
 80073c2:	2101      	movs	r1, #1
 80073c4:	4628      	mov	r0, r5
 80073c6:	f7ff fda5 	bl	8006f14 <rshift>
 80073ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80073ce:	3401      	adds	r4, #1
 80073d0:	42a3      	cmp	r3, r4
 80073d2:	f6ff aed9 	blt.w	8007188 <__gethex+0x1d6>
 80073d6:	2701      	movs	r7, #1
 80073d8:	e7c7      	b.n	800736a <__gethex+0x3b8>
 80073da:	f016 061f 	ands.w	r6, r6, #31
 80073de:	d0fa      	beq.n	80073d6 <__gethex+0x424>
 80073e0:	449a      	add	sl, r3
 80073e2:	f1c6 0620 	rsb	r6, r6, #32
 80073e6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80073ea:	f000 f99f 	bl	800772c <__hi0bits>
 80073ee:	42b0      	cmp	r0, r6
 80073f0:	dbe7      	blt.n	80073c2 <__gethex+0x410>
 80073f2:	e7f0      	b.n	80073d6 <__gethex+0x424>

080073f4 <L_shift>:
 80073f4:	f1c2 0208 	rsb	r2, r2, #8
 80073f8:	0092      	lsls	r2, r2, #2
 80073fa:	b570      	push	{r4, r5, r6, lr}
 80073fc:	f1c2 0620 	rsb	r6, r2, #32
 8007400:	6843      	ldr	r3, [r0, #4]
 8007402:	6804      	ldr	r4, [r0, #0]
 8007404:	fa03 f506 	lsl.w	r5, r3, r6
 8007408:	432c      	orrs	r4, r5
 800740a:	40d3      	lsrs	r3, r2
 800740c:	6004      	str	r4, [r0, #0]
 800740e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007412:	4288      	cmp	r0, r1
 8007414:	d3f4      	bcc.n	8007400 <L_shift+0xc>
 8007416:	bd70      	pop	{r4, r5, r6, pc}

08007418 <__match>:
 8007418:	b530      	push	{r4, r5, lr}
 800741a:	6803      	ldr	r3, [r0, #0]
 800741c:	3301      	adds	r3, #1
 800741e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007422:	b914      	cbnz	r4, 800742a <__match+0x12>
 8007424:	6003      	str	r3, [r0, #0]
 8007426:	2001      	movs	r0, #1
 8007428:	bd30      	pop	{r4, r5, pc}
 800742a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800742e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007432:	2d19      	cmp	r5, #25
 8007434:	bf98      	it	ls
 8007436:	3220      	addls	r2, #32
 8007438:	42a2      	cmp	r2, r4
 800743a:	d0f0      	beq.n	800741e <__match+0x6>
 800743c:	2000      	movs	r0, #0
 800743e:	e7f3      	b.n	8007428 <__match+0x10>

08007440 <__hexnan>:
 8007440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007444:	680b      	ldr	r3, [r1, #0]
 8007446:	6801      	ldr	r1, [r0, #0]
 8007448:	115f      	asrs	r7, r3, #5
 800744a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800744e:	f013 031f 	ands.w	r3, r3, #31
 8007452:	b087      	sub	sp, #28
 8007454:	bf18      	it	ne
 8007456:	3704      	addne	r7, #4
 8007458:	2500      	movs	r5, #0
 800745a:	1f3e      	subs	r6, r7, #4
 800745c:	4682      	mov	sl, r0
 800745e:	4690      	mov	r8, r2
 8007460:	9301      	str	r3, [sp, #4]
 8007462:	f847 5c04 	str.w	r5, [r7, #-4]
 8007466:	46b1      	mov	r9, r6
 8007468:	4634      	mov	r4, r6
 800746a:	9502      	str	r5, [sp, #8]
 800746c:	46ab      	mov	fp, r5
 800746e:	784a      	ldrb	r2, [r1, #1]
 8007470:	1c4b      	adds	r3, r1, #1
 8007472:	9303      	str	r3, [sp, #12]
 8007474:	b342      	cbz	r2, 80074c8 <__hexnan+0x88>
 8007476:	4610      	mov	r0, r2
 8007478:	9105      	str	r1, [sp, #20]
 800747a:	9204      	str	r2, [sp, #16]
 800747c:	f7ff fd84 	bl	8006f88 <__hexdig_fun>
 8007480:	2800      	cmp	r0, #0
 8007482:	d143      	bne.n	800750c <__hexnan+0xcc>
 8007484:	9a04      	ldr	r2, [sp, #16]
 8007486:	9905      	ldr	r1, [sp, #20]
 8007488:	2a20      	cmp	r2, #32
 800748a:	d818      	bhi.n	80074be <__hexnan+0x7e>
 800748c:	9b02      	ldr	r3, [sp, #8]
 800748e:	459b      	cmp	fp, r3
 8007490:	dd13      	ble.n	80074ba <__hexnan+0x7a>
 8007492:	454c      	cmp	r4, r9
 8007494:	d206      	bcs.n	80074a4 <__hexnan+0x64>
 8007496:	2d07      	cmp	r5, #7
 8007498:	dc04      	bgt.n	80074a4 <__hexnan+0x64>
 800749a:	462a      	mov	r2, r5
 800749c:	4649      	mov	r1, r9
 800749e:	4620      	mov	r0, r4
 80074a0:	f7ff ffa8 	bl	80073f4 <L_shift>
 80074a4:	4544      	cmp	r4, r8
 80074a6:	d944      	bls.n	8007532 <__hexnan+0xf2>
 80074a8:	2300      	movs	r3, #0
 80074aa:	f1a4 0904 	sub.w	r9, r4, #4
 80074ae:	f844 3c04 	str.w	r3, [r4, #-4]
 80074b2:	f8cd b008 	str.w	fp, [sp, #8]
 80074b6:	464c      	mov	r4, r9
 80074b8:	461d      	mov	r5, r3
 80074ba:	9903      	ldr	r1, [sp, #12]
 80074bc:	e7d7      	b.n	800746e <__hexnan+0x2e>
 80074be:	2a29      	cmp	r2, #41	; 0x29
 80074c0:	d14a      	bne.n	8007558 <__hexnan+0x118>
 80074c2:	3102      	adds	r1, #2
 80074c4:	f8ca 1000 	str.w	r1, [sl]
 80074c8:	f1bb 0f00 	cmp.w	fp, #0
 80074cc:	d044      	beq.n	8007558 <__hexnan+0x118>
 80074ce:	454c      	cmp	r4, r9
 80074d0:	d206      	bcs.n	80074e0 <__hexnan+0xa0>
 80074d2:	2d07      	cmp	r5, #7
 80074d4:	dc04      	bgt.n	80074e0 <__hexnan+0xa0>
 80074d6:	462a      	mov	r2, r5
 80074d8:	4649      	mov	r1, r9
 80074da:	4620      	mov	r0, r4
 80074dc:	f7ff ff8a 	bl	80073f4 <L_shift>
 80074e0:	4544      	cmp	r4, r8
 80074e2:	d928      	bls.n	8007536 <__hexnan+0xf6>
 80074e4:	4643      	mov	r3, r8
 80074e6:	f854 2b04 	ldr.w	r2, [r4], #4
 80074ea:	f843 2b04 	str.w	r2, [r3], #4
 80074ee:	42a6      	cmp	r6, r4
 80074f0:	d2f9      	bcs.n	80074e6 <__hexnan+0xa6>
 80074f2:	2200      	movs	r2, #0
 80074f4:	f843 2b04 	str.w	r2, [r3], #4
 80074f8:	429e      	cmp	r6, r3
 80074fa:	d2fb      	bcs.n	80074f4 <__hexnan+0xb4>
 80074fc:	6833      	ldr	r3, [r6, #0]
 80074fe:	b91b      	cbnz	r3, 8007508 <__hexnan+0xc8>
 8007500:	4546      	cmp	r6, r8
 8007502:	d127      	bne.n	8007554 <__hexnan+0x114>
 8007504:	2301      	movs	r3, #1
 8007506:	6033      	str	r3, [r6, #0]
 8007508:	2005      	movs	r0, #5
 800750a:	e026      	b.n	800755a <__hexnan+0x11a>
 800750c:	3501      	adds	r5, #1
 800750e:	2d08      	cmp	r5, #8
 8007510:	f10b 0b01 	add.w	fp, fp, #1
 8007514:	dd06      	ble.n	8007524 <__hexnan+0xe4>
 8007516:	4544      	cmp	r4, r8
 8007518:	d9cf      	bls.n	80074ba <__hexnan+0x7a>
 800751a:	2300      	movs	r3, #0
 800751c:	f844 3c04 	str.w	r3, [r4, #-4]
 8007520:	2501      	movs	r5, #1
 8007522:	3c04      	subs	r4, #4
 8007524:	6822      	ldr	r2, [r4, #0]
 8007526:	f000 000f 	and.w	r0, r0, #15
 800752a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800752e:	6020      	str	r0, [r4, #0]
 8007530:	e7c3      	b.n	80074ba <__hexnan+0x7a>
 8007532:	2508      	movs	r5, #8
 8007534:	e7c1      	b.n	80074ba <__hexnan+0x7a>
 8007536:	9b01      	ldr	r3, [sp, #4]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d0df      	beq.n	80074fc <__hexnan+0xbc>
 800753c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007540:	f1c3 0320 	rsb	r3, r3, #32
 8007544:	fa22 f303 	lsr.w	r3, r2, r3
 8007548:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800754c:	401a      	ands	r2, r3
 800754e:	f847 2c04 	str.w	r2, [r7, #-4]
 8007552:	e7d3      	b.n	80074fc <__hexnan+0xbc>
 8007554:	3e04      	subs	r6, #4
 8007556:	e7d1      	b.n	80074fc <__hexnan+0xbc>
 8007558:	2004      	movs	r0, #4
 800755a:	b007      	add	sp, #28
 800755c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007560 <__locale_ctype_ptr_l>:
 8007560:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007564:	4770      	bx	lr

08007566 <__localeconv_l>:
 8007566:	30f0      	adds	r0, #240	; 0xf0
 8007568:	4770      	bx	lr

0800756a <__ascii_mbtowc>:
 800756a:	b082      	sub	sp, #8
 800756c:	b901      	cbnz	r1, 8007570 <__ascii_mbtowc+0x6>
 800756e:	a901      	add	r1, sp, #4
 8007570:	b142      	cbz	r2, 8007584 <__ascii_mbtowc+0x1a>
 8007572:	b14b      	cbz	r3, 8007588 <__ascii_mbtowc+0x1e>
 8007574:	7813      	ldrb	r3, [r2, #0]
 8007576:	600b      	str	r3, [r1, #0]
 8007578:	7812      	ldrb	r2, [r2, #0]
 800757a:	1c10      	adds	r0, r2, #0
 800757c:	bf18      	it	ne
 800757e:	2001      	movne	r0, #1
 8007580:	b002      	add	sp, #8
 8007582:	4770      	bx	lr
 8007584:	4610      	mov	r0, r2
 8007586:	e7fb      	b.n	8007580 <__ascii_mbtowc+0x16>
 8007588:	f06f 0001 	mvn.w	r0, #1
 800758c:	e7f8      	b.n	8007580 <__ascii_mbtowc+0x16>

0800758e <memcpy>:
 800758e:	b510      	push	{r4, lr}
 8007590:	1e43      	subs	r3, r0, #1
 8007592:	440a      	add	r2, r1
 8007594:	4291      	cmp	r1, r2
 8007596:	d100      	bne.n	800759a <memcpy+0xc>
 8007598:	bd10      	pop	{r4, pc}
 800759a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800759e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075a2:	e7f7      	b.n	8007594 <memcpy+0x6>

080075a4 <_Balloc>:
 80075a4:	b570      	push	{r4, r5, r6, lr}
 80075a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80075a8:	4604      	mov	r4, r0
 80075aa:	460e      	mov	r6, r1
 80075ac:	b93d      	cbnz	r5, 80075be <_Balloc+0x1a>
 80075ae:	2010      	movs	r0, #16
 80075b0:	f000 ff6a 	bl	8008488 <malloc>
 80075b4:	6260      	str	r0, [r4, #36]	; 0x24
 80075b6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80075ba:	6005      	str	r5, [r0, #0]
 80075bc:	60c5      	str	r5, [r0, #12]
 80075be:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80075c0:	68eb      	ldr	r3, [r5, #12]
 80075c2:	b183      	cbz	r3, 80075e6 <_Balloc+0x42>
 80075c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80075cc:	b9b8      	cbnz	r0, 80075fe <_Balloc+0x5a>
 80075ce:	2101      	movs	r1, #1
 80075d0:	fa01 f506 	lsl.w	r5, r1, r6
 80075d4:	1d6a      	adds	r2, r5, #5
 80075d6:	0092      	lsls	r2, r2, #2
 80075d8:	4620      	mov	r0, r4
 80075da:	f000 fbe2 	bl	8007da2 <_calloc_r>
 80075de:	b160      	cbz	r0, 80075fa <_Balloc+0x56>
 80075e0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80075e4:	e00e      	b.n	8007604 <_Balloc+0x60>
 80075e6:	2221      	movs	r2, #33	; 0x21
 80075e8:	2104      	movs	r1, #4
 80075ea:	4620      	mov	r0, r4
 80075ec:	f000 fbd9 	bl	8007da2 <_calloc_r>
 80075f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075f2:	60e8      	str	r0, [r5, #12]
 80075f4:	68db      	ldr	r3, [r3, #12]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1e4      	bne.n	80075c4 <_Balloc+0x20>
 80075fa:	2000      	movs	r0, #0
 80075fc:	bd70      	pop	{r4, r5, r6, pc}
 80075fe:	6802      	ldr	r2, [r0, #0]
 8007600:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007604:	2300      	movs	r3, #0
 8007606:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800760a:	e7f7      	b.n	80075fc <_Balloc+0x58>

0800760c <_Bfree>:
 800760c:	b570      	push	{r4, r5, r6, lr}
 800760e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007610:	4606      	mov	r6, r0
 8007612:	460d      	mov	r5, r1
 8007614:	b93c      	cbnz	r4, 8007626 <_Bfree+0x1a>
 8007616:	2010      	movs	r0, #16
 8007618:	f000 ff36 	bl	8008488 <malloc>
 800761c:	6270      	str	r0, [r6, #36]	; 0x24
 800761e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007622:	6004      	str	r4, [r0, #0]
 8007624:	60c4      	str	r4, [r0, #12]
 8007626:	b13d      	cbz	r5, 8007638 <_Bfree+0x2c>
 8007628:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800762a:	686a      	ldr	r2, [r5, #4]
 800762c:	68db      	ldr	r3, [r3, #12]
 800762e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007632:	6029      	str	r1, [r5, #0]
 8007634:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007638:	bd70      	pop	{r4, r5, r6, pc}

0800763a <__multadd>:
 800763a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800763e:	690d      	ldr	r5, [r1, #16]
 8007640:	461f      	mov	r7, r3
 8007642:	4606      	mov	r6, r0
 8007644:	460c      	mov	r4, r1
 8007646:	f101 0c14 	add.w	ip, r1, #20
 800764a:	2300      	movs	r3, #0
 800764c:	f8dc 0000 	ldr.w	r0, [ip]
 8007650:	b281      	uxth	r1, r0
 8007652:	fb02 7101 	mla	r1, r2, r1, r7
 8007656:	0c0f      	lsrs	r7, r1, #16
 8007658:	0c00      	lsrs	r0, r0, #16
 800765a:	fb02 7000 	mla	r0, r2, r0, r7
 800765e:	b289      	uxth	r1, r1
 8007660:	3301      	adds	r3, #1
 8007662:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007666:	429d      	cmp	r5, r3
 8007668:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800766c:	f84c 1b04 	str.w	r1, [ip], #4
 8007670:	dcec      	bgt.n	800764c <__multadd+0x12>
 8007672:	b1d7      	cbz	r7, 80076aa <__multadd+0x70>
 8007674:	68a3      	ldr	r3, [r4, #8]
 8007676:	42ab      	cmp	r3, r5
 8007678:	dc12      	bgt.n	80076a0 <__multadd+0x66>
 800767a:	6861      	ldr	r1, [r4, #4]
 800767c:	4630      	mov	r0, r6
 800767e:	3101      	adds	r1, #1
 8007680:	f7ff ff90 	bl	80075a4 <_Balloc>
 8007684:	6922      	ldr	r2, [r4, #16]
 8007686:	3202      	adds	r2, #2
 8007688:	f104 010c 	add.w	r1, r4, #12
 800768c:	4680      	mov	r8, r0
 800768e:	0092      	lsls	r2, r2, #2
 8007690:	300c      	adds	r0, #12
 8007692:	f7ff ff7c 	bl	800758e <memcpy>
 8007696:	4621      	mov	r1, r4
 8007698:	4630      	mov	r0, r6
 800769a:	f7ff ffb7 	bl	800760c <_Bfree>
 800769e:	4644      	mov	r4, r8
 80076a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076a4:	3501      	adds	r5, #1
 80076a6:	615f      	str	r7, [r3, #20]
 80076a8:	6125      	str	r5, [r4, #16]
 80076aa:	4620      	mov	r0, r4
 80076ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080076b0 <__s2b>:
 80076b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076b4:	460c      	mov	r4, r1
 80076b6:	4615      	mov	r5, r2
 80076b8:	461f      	mov	r7, r3
 80076ba:	2209      	movs	r2, #9
 80076bc:	3308      	adds	r3, #8
 80076be:	4606      	mov	r6, r0
 80076c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80076c4:	2100      	movs	r1, #0
 80076c6:	2201      	movs	r2, #1
 80076c8:	429a      	cmp	r2, r3
 80076ca:	db20      	blt.n	800770e <__s2b+0x5e>
 80076cc:	4630      	mov	r0, r6
 80076ce:	f7ff ff69 	bl	80075a4 <_Balloc>
 80076d2:	9b08      	ldr	r3, [sp, #32]
 80076d4:	6143      	str	r3, [r0, #20]
 80076d6:	2d09      	cmp	r5, #9
 80076d8:	f04f 0301 	mov.w	r3, #1
 80076dc:	6103      	str	r3, [r0, #16]
 80076de:	dd19      	ble.n	8007714 <__s2b+0x64>
 80076e0:	f104 0809 	add.w	r8, r4, #9
 80076e4:	46c1      	mov	r9, r8
 80076e6:	442c      	add	r4, r5
 80076e8:	f819 3b01 	ldrb.w	r3, [r9], #1
 80076ec:	4601      	mov	r1, r0
 80076ee:	3b30      	subs	r3, #48	; 0x30
 80076f0:	220a      	movs	r2, #10
 80076f2:	4630      	mov	r0, r6
 80076f4:	f7ff ffa1 	bl	800763a <__multadd>
 80076f8:	45a1      	cmp	r9, r4
 80076fa:	d1f5      	bne.n	80076e8 <__s2b+0x38>
 80076fc:	eb08 0405 	add.w	r4, r8, r5
 8007700:	3c08      	subs	r4, #8
 8007702:	1b2d      	subs	r5, r5, r4
 8007704:	1963      	adds	r3, r4, r5
 8007706:	42bb      	cmp	r3, r7
 8007708:	db07      	blt.n	800771a <__s2b+0x6a>
 800770a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800770e:	0052      	lsls	r2, r2, #1
 8007710:	3101      	adds	r1, #1
 8007712:	e7d9      	b.n	80076c8 <__s2b+0x18>
 8007714:	340a      	adds	r4, #10
 8007716:	2509      	movs	r5, #9
 8007718:	e7f3      	b.n	8007702 <__s2b+0x52>
 800771a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800771e:	4601      	mov	r1, r0
 8007720:	3b30      	subs	r3, #48	; 0x30
 8007722:	220a      	movs	r2, #10
 8007724:	4630      	mov	r0, r6
 8007726:	f7ff ff88 	bl	800763a <__multadd>
 800772a:	e7eb      	b.n	8007704 <__s2b+0x54>

0800772c <__hi0bits>:
 800772c:	0c02      	lsrs	r2, r0, #16
 800772e:	0412      	lsls	r2, r2, #16
 8007730:	4603      	mov	r3, r0
 8007732:	b9b2      	cbnz	r2, 8007762 <__hi0bits+0x36>
 8007734:	0403      	lsls	r3, r0, #16
 8007736:	2010      	movs	r0, #16
 8007738:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800773c:	bf04      	itt	eq
 800773e:	021b      	lsleq	r3, r3, #8
 8007740:	3008      	addeq	r0, #8
 8007742:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007746:	bf04      	itt	eq
 8007748:	011b      	lsleq	r3, r3, #4
 800774a:	3004      	addeq	r0, #4
 800774c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007750:	bf04      	itt	eq
 8007752:	009b      	lsleq	r3, r3, #2
 8007754:	3002      	addeq	r0, #2
 8007756:	2b00      	cmp	r3, #0
 8007758:	db06      	blt.n	8007768 <__hi0bits+0x3c>
 800775a:	005b      	lsls	r3, r3, #1
 800775c:	d503      	bpl.n	8007766 <__hi0bits+0x3a>
 800775e:	3001      	adds	r0, #1
 8007760:	4770      	bx	lr
 8007762:	2000      	movs	r0, #0
 8007764:	e7e8      	b.n	8007738 <__hi0bits+0xc>
 8007766:	2020      	movs	r0, #32
 8007768:	4770      	bx	lr

0800776a <__lo0bits>:
 800776a:	6803      	ldr	r3, [r0, #0]
 800776c:	f013 0207 	ands.w	r2, r3, #7
 8007770:	4601      	mov	r1, r0
 8007772:	d00b      	beq.n	800778c <__lo0bits+0x22>
 8007774:	07da      	lsls	r2, r3, #31
 8007776:	d423      	bmi.n	80077c0 <__lo0bits+0x56>
 8007778:	0798      	lsls	r0, r3, #30
 800777a:	bf49      	itett	mi
 800777c:	085b      	lsrmi	r3, r3, #1
 800777e:	089b      	lsrpl	r3, r3, #2
 8007780:	2001      	movmi	r0, #1
 8007782:	600b      	strmi	r3, [r1, #0]
 8007784:	bf5c      	itt	pl
 8007786:	600b      	strpl	r3, [r1, #0]
 8007788:	2002      	movpl	r0, #2
 800778a:	4770      	bx	lr
 800778c:	b298      	uxth	r0, r3
 800778e:	b9a8      	cbnz	r0, 80077bc <__lo0bits+0x52>
 8007790:	0c1b      	lsrs	r3, r3, #16
 8007792:	2010      	movs	r0, #16
 8007794:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007798:	bf04      	itt	eq
 800779a:	0a1b      	lsreq	r3, r3, #8
 800779c:	3008      	addeq	r0, #8
 800779e:	071a      	lsls	r2, r3, #28
 80077a0:	bf04      	itt	eq
 80077a2:	091b      	lsreq	r3, r3, #4
 80077a4:	3004      	addeq	r0, #4
 80077a6:	079a      	lsls	r2, r3, #30
 80077a8:	bf04      	itt	eq
 80077aa:	089b      	lsreq	r3, r3, #2
 80077ac:	3002      	addeq	r0, #2
 80077ae:	07da      	lsls	r2, r3, #31
 80077b0:	d402      	bmi.n	80077b8 <__lo0bits+0x4e>
 80077b2:	085b      	lsrs	r3, r3, #1
 80077b4:	d006      	beq.n	80077c4 <__lo0bits+0x5a>
 80077b6:	3001      	adds	r0, #1
 80077b8:	600b      	str	r3, [r1, #0]
 80077ba:	4770      	bx	lr
 80077bc:	4610      	mov	r0, r2
 80077be:	e7e9      	b.n	8007794 <__lo0bits+0x2a>
 80077c0:	2000      	movs	r0, #0
 80077c2:	4770      	bx	lr
 80077c4:	2020      	movs	r0, #32
 80077c6:	4770      	bx	lr

080077c8 <__i2b>:
 80077c8:	b510      	push	{r4, lr}
 80077ca:	460c      	mov	r4, r1
 80077cc:	2101      	movs	r1, #1
 80077ce:	f7ff fee9 	bl	80075a4 <_Balloc>
 80077d2:	2201      	movs	r2, #1
 80077d4:	6144      	str	r4, [r0, #20]
 80077d6:	6102      	str	r2, [r0, #16]
 80077d8:	bd10      	pop	{r4, pc}

080077da <__multiply>:
 80077da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077de:	4614      	mov	r4, r2
 80077e0:	690a      	ldr	r2, [r1, #16]
 80077e2:	6923      	ldr	r3, [r4, #16]
 80077e4:	429a      	cmp	r2, r3
 80077e6:	bfb8      	it	lt
 80077e8:	460b      	movlt	r3, r1
 80077ea:	4688      	mov	r8, r1
 80077ec:	bfbc      	itt	lt
 80077ee:	46a0      	movlt	r8, r4
 80077f0:	461c      	movlt	r4, r3
 80077f2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80077f6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80077fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80077fe:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007802:	eb07 0609 	add.w	r6, r7, r9
 8007806:	42b3      	cmp	r3, r6
 8007808:	bfb8      	it	lt
 800780a:	3101      	addlt	r1, #1
 800780c:	f7ff feca 	bl	80075a4 <_Balloc>
 8007810:	f100 0514 	add.w	r5, r0, #20
 8007814:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007818:	462b      	mov	r3, r5
 800781a:	2200      	movs	r2, #0
 800781c:	4573      	cmp	r3, lr
 800781e:	d316      	bcc.n	800784e <__multiply+0x74>
 8007820:	f104 0214 	add.w	r2, r4, #20
 8007824:	f108 0114 	add.w	r1, r8, #20
 8007828:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800782c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007830:	9300      	str	r3, [sp, #0]
 8007832:	9b00      	ldr	r3, [sp, #0]
 8007834:	9201      	str	r2, [sp, #4]
 8007836:	4293      	cmp	r3, r2
 8007838:	d80c      	bhi.n	8007854 <__multiply+0x7a>
 800783a:	2e00      	cmp	r6, #0
 800783c:	dd03      	ble.n	8007846 <__multiply+0x6c>
 800783e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007842:	2b00      	cmp	r3, #0
 8007844:	d05d      	beq.n	8007902 <__multiply+0x128>
 8007846:	6106      	str	r6, [r0, #16]
 8007848:	b003      	add	sp, #12
 800784a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800784e:	f843 2b04 	str.w	r2, [r3], #4
 8007852:	e7e3      	b.n	800781c <__multiply+0x42>
 8007854:	f8b2 b000 	ldrh.w	fp, [r2]
 8007858:	f1bb 0f00 	cmp.w	fp, #0
 800785c:	d023      	beq.n	80078a6 <__multiply+0xcc>
 800785e:	4689      	mov	r9, r1
 8007860:	46ac      	mov	ip, r5
 8007862:	f04f 0800 	mov.w	r8, #0
 8007866:	f859 4b04 	ldr.w	r4, [r9], #4
 800786a:	f8dc a000 	ldr.w	sl, [ip]
 800786e:	b2a3      	uxth	r3, r4
 8007870:	fa1f fa8a 	uxth.w	sl, sl
 8007874:	fb0b a303 	mla	r3, fp, r3, sl
 8007878:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800787c:	f8dc 4000 	ldr.w	r4, [ip]
 8007880:	4443      	add	r3, r8
 8007882:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007886:	fb0b 840a 	mla	r4, fp, sl, r8
 800788a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800788e:	46e2      	mov	sl, ip
 8007890:	b29b      	uxth	r3, r3
 8007892:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007896:	454f      	cmp	r7, r9
 8007898:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800789c:	f84a 3b04 	str.w	r3, [sl], #4
 80078a0:	d82b      	bhi.n	80078fa <__multiply+0x120>
 80078a2:	f8cc 8004 	str.w	r8, [ip, #4]
 80078a6:	9b01      	ldr	r3, [sp, #4]
 80078a8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80078ac:	3204      	adds	r2, #4
 80078ae:	f1ba 0f00 	cmp.w	sl, #0
 80078b2:	d020      	beq.n	80078f6 <__multiply+0x11c>
 80078b4:	682b      	ldr	r3, [r5, #0]
 80078b6:	4689      	mov	r9, r1
 80078b8:	46a8      	mov	r8, r5
 80078ba:	f04f 0b00 	mov.w	fp, #0
 80078be:	f8b9 c000 	ldrh.w	ip, [r9]
 80078c2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80078c6:	fb0a 440c 	mla	r4, sl, ip, r4
 80078ca:	445c      	add	r4, fp
 80078cc:	46c4      	mov	ip, r8
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80078d4:	f84c 3b04 	str.w	r3, [ip], #4
 80078d8:	f859 3b04 	ldr.w	r3, [r9], #4
 80078dc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80078e0:	0c1b      	lsrs	r3, r3, #16
 80078e2:	fb0a b303 	mla	r3, sl, r3, fp
 80078e6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80078ea:	454f      	cmp	r7, r9
 80078ec:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80078f0:	d805      	bhi.n	80078fe <__multiply+0x124>
 80078f2:	f8c8 3004 	str.w	r3, [r8, #4]
 80078f6:	3504      	adds	r5, #4
 80078f8:	e79b      	b.n	8007832 <__multiply+0x58>
 80078fa:	46d4      	mov	ip, sl
 80078fc:	e7b3      	b.n	8007866 <__multiply+0x8c>
 80078fe:	46e0      	mov	r8, ip
 8007900:	e7dd      	b.n	80078be <__multiply+0xe4>
 8007902:	3e01      	subs	r6, #1
 8007904:	e799      	b.n	800783a <__multiply+0x60>
	...

08007908 <__pow5mult>:
 8007908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800790c:	4615      	mov	r5, r2
 800790e:	f012 0203 	ands.w	r2, r2, #3
 8007912:	4606      	mov	r6, r0
 8007914:	460f      	mov	r7, r1
 8007916:	d007      	beq.n	8007928 <__pow5mult+0x20>
 8007918:	3a01      	subs	r2, #1
 800791a:	4c21      	ldr	r4, [pc, #132]	; (80079a0 <__pow5mult+0x98>)
 800791c:	2300      	movs	r3, #0
 800791e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007922:	f7ff fe8a 	bl	800763a <__multadd>
 8007926:	4607      	mov	r7, r0
 8007928:	10ad      	asrs	r5, r5, #2
 800792a:	d035      	beq.n	8007998 <__pow5mult+0x90>
 800792c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800792e:	b93c      	cbnz	r4, 8007940 <__pow5mult+0x38>
 8007930:	2010      	movs	r0, #16
 8007932:	f000 fda9 	bl	8008488 <malloc>
 8007936:	6270      	str	r0, [r6, #36]	; 0x24
 8007938:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800793c:	6004      	str	r4, [r0, #0]
 800793e:	60c4      	str	r4, [r0, #12]
 8007940:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007944:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007948:	b94c      	cbnz	r4, 800795e <__pow5mult+0x56>
 800794a:	f240 2171 	movw	r1, #625	; 0x271
 800794e:	4630      	mov	r0, r6
 8007950:	f7ff ff3a 	bl	80077c8 <__i2b>
 8007954:	2300      	movs	r3, #0
 8007956:	f8c8 0008 	str.w	r0, [r8, #8]
 800795a:	4604      	mov	r4, r0
 800795c:	6003      	str	r3, [r0, #0]
 800795e:	f04f 0800 	mov.w	r8, #0
 8007962:	07eb      	lsls	r3, r5, #31
 8007964:	d50a      	bpl.n	800797c <__pow5mult+0x74>
 8007966:	4639      	mov	r1, r7
 8007968:	4622      	mov	r2, r4
 800796a:	4630      	mov	r0, r6
 800796c:	f7ff ff35 	bl	80077da <__multiply>
 8007970:	4639      	mov	r1, r7
 8007972:	4681      	mov	r9, r0
 8007974:	4630      	mov	r0, r6
 8007976:	f7ff fe49 	bl	800760c <_Bfree>
 800797a:	464f      	mov	r7, r9
 800797c:	106d      	asrs	r5, r5, #1
 800797e:	d00b      	beq.n	8007998 <__pow5mult+0x90>
 8007980:	6820      	ldr	r0, [r4, #0]
 8007982:	b938      	cbnz	r0, 8007994 <__pow5mult+0x8c>
 8007984:	4622      	mov	r2, r4
 8007986:	4621      	mov	r1, r4
 8007988:	4630      	mov	r0, r6
 800798a:	f7ff ff26 	bl	80077da <__multiply>
 800798e:	6020      	str	r0, [r4, #0]
 8007990:	f8c0 8000 	str.w	r8, [r0]
 8007994:	4604      	mov	r4, r0
 8007996:	e7e4      	b.n	8007962 <__pow5mult+0x5a>
 8007998:	4638      	mov	r0, r7
 800799a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800799e:	bf00      	nop
 80079a0:	08008a70 	.word	0x08008a70

080079a4 <__lshift>:
 80079a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079a8:	460c      	mov	r4, r1
 80079aa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80079ae:	6923      	ldr	r3, [r4, #16]
 80079b0:	6849      	ldr	r1, [r1, #4]
 80079b2:	eb0a 0903 	add.w	r9, sl, r3
 80079b6:	68a3      	ldr	r3, [r4, #8]
 80079b8:	4607      	mov	r7, r0
 80079ba:	4616      	mov	r6, r2
 80079bc:	f109 0501 	add.w	r5, r9, #1
 80079c0:	42ab      	cmp	r3, r5
 80079c2:	db32      	blt.n	8007a2a <__lshift+0x86>
 80079c4:	4638      	mov	r0, r7
 80079c6:	f7ff fded 	bl	80075a4 <_Balloc>
 80079ca:	2300      	movs	r3, #0
 80079cc:	4680      	mov	r8, r0
 80079ce:	f100 0114 	add.w	r1, r0, #20
 80079d2:	461a      	mov	r2, r3
 80079d4:	4553      	cmp	r3, sl
 80079d6:	db2b      	blt.n	8007a30 <__lshift+0x8c>
 80079d8:	6920      	ldr	r0, [r4, #16]
 80079da:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80079de:	f104 0314 	add.w	r3, r4, #20
 80079e2:	f016 021f 	ands.w	r2, r6, #31
 80079e6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80079ea:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80079ee:	d025      	beq.n	8007a3c <__lshift+0x98>
 80079f0:	f1c2 0e20 	rsb	lr, r2, #32
 80079f4:	2000      	movs	r0, #0
 80079f6:	681e      	ldr	r6, [r3, #0]
 80079f8:	468a      	mov	sl, r1
 80079fa:	4096      	lsls	r6, r2
 80079fc:	4330      	orrs	r0, r6
 80079fe:	f84a 0b04 	str.w	r0, [sl], #4
 8007a02:	f853 0b04 	ldr.w	r0, [r3], #4
 8007a06:	459c      	cmp	ip, r3
 8007a08:	fa20 f00e 	lsr.w	r0, r0, lr
 8007a0c:	d814      	bhi.n	8007a38 <__lshift+0x94>
 8007a0e:	6048      	str	r0, [r1, #4]
 8007a10:	b108      	cbz	r0, 8007a16 <__lshift+0x72>
 8007a12:	f109 0502 	add.w	r5, r9, #2
 8007a16:	3d01      	subs	r5, #1
 8007a18:	4638      	mov	r0, r7
 8007a1a:	f8c8 5010 	str.w	r5, [r8, #16]
 8007a1e:	4621      	mov	r1, r4
 8007a20:	f7ff fdf4 	bl	800760c <_Bfree>
 8007a24:	4640      	mov	r0, r8
 8007a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a2a:	3101      	adds	r1, #1
 8007a2c:	005b      	lsls	r3, r3, #1
 8007a2e:	e7c7      	b.n	80079c0 <__lshift+0x1c>
 8007a30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007a34:	3301      	adds	r3, #1
 8007a36:	e7cd      	b.n	80079d4 <__lshift+0x30>
 8007a38:	4651      	mov	r1, sl
 8007a3a:	e7dc      	b.n	80079f6 <__lshift+0x52>
 8007a3c:	3904      	subs	r1, #4
 8007a3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a42:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a46:	459c      	cmp	ip, r3
 8007a48:	d8f9      	bhi.n	8007a3e <__lshift+0x9a>
 8007a4a:	e7e4      	b.n	8007a16 <__lshift+0x72>

08007a4c <__mcmp>:
 8007a4c:	6903      	ldr	r3, [r0, #16]
 8007a4e:	690a      	ldr	r2, [r1, #16]
 8007a50:	1a9b      	subs	r3, r3, r2
 8007a52:	b530      	push	{r4, r5, lr}
 8007a54:	d10c      	bne.n	8007a70 <__mcmp+0x24>
 8007a56:	0092      	lsls	r2, r2, #2
 8007a58:	3014      	adds	r0, #20
 8007a5a:	3114      	adds	r1, #20
 8007a5c:	1884      	adds	r4, r0, r2
 8007a5e:	4411      	add	r1, r2
 8007a60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007a64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007a68:	4295      	cmp	r5, r2
 8007a6a:	d003      	beq.n	8007a74 <__mcmp+0x28>
 8007a6c:	d305      	bcc.n	8007a7a <__mcmp+0x2e>
 8007a6e:	2301      	movs	r3, #1
 8007a70:	4618      	mov	r0, r3
 8007a72:	bd30      	pop	{r4, r5, pc}
 8007a74:	42a0      	cmp	r0, r4
 8007a76:	d3f3      	bcc.n	8007a60 <__mcmp+0x14>
 8007a78:	e7fa      	b.n	8007a70 <__mcmp+0x24>
 8007a7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a7e:	e7f7      	b.n	8007a70 <__mcmp+0x24>

08007a80 <__mdiff>:
 8007a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a84:	460d      	mov	r5, r1
 8007a86:	4607      	mov	r7, r0
 8007a88:	4611      	mov	r1, r2
 8007a8a:	4628      	mov	r0, r5
 8007a8c:	4614      	mov	r4, r2
 8007a8e:	f7ff ffdd 	bl	8007a4c <__mcmp>
 8007a92:	1e06      	subs	r6, r0, #0
 8007a94:	d108      	bne.n	8007aa8 <__mdiff+0x28>
 8007a96:	4631      	mov	r1, r6
 8007a98:	4638      	mov	r0, r7
 8007a9a:	f7ff fd83 	bl	80075a4 <_Balloc>
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aa8:	bfa4      	itt	ge
 8007aaa:	4623      	movge	r3, r4
 8007aac:	462c      	movge	r4, r5
 8007aae:	4638      	mov	r0, r7
 8007ab0:	6861      	ldr	r1, [r4, #4]
 8007ab2:	bfa6      	itte	ge
 8007ab4:	461d      	movge	r5, r3
 8007ab6:	2600      	movge	r6, #0
 8007ab8:	2601      	movlt	r6, #1
 8007aba:	f7ff fd73 	bl	80075a4 <_Balloc>
 8007abe:	692b      	ldr	r3, [r5, #16]
 8007ac0:	60c6      	str	r6, [r0, #12]
 8007ac2:	6926      	ldr	r6, [r4, #16]
 8007ac4:	f105 0914 	add.w	r9, r5, #20
 8007ac8:	f104 0214 	add.w	r2, r4, #20
 8007acc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007ad0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007ad4:	f100 0514 	add.w	r5, r0, #20
 8007ad8:	f04f 0e00 	mov.w	lr, #0
 8007adc:	f852 ab04 	ldr.w	sl, [r2], #4
 8007ae0:	f859 4b04 	ldr.w	r4, [r9], #4
 8007ae4:	fa1e f18a 	uxtah	r1, lr, sl
 8007ae8:	b2a3      	uxth	r3, r4
 8007aea:	1ac9      	subs	r1, r1, r3
 8007aec:	0c23      	lsrs	r3, r4, #16
 8007aee:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007af2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007af6:	b289      	uxth	r1, r1
 8007af8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007afc:	45c8      	cmp	r8, r9
 8007afe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007b02:	4694      	mov	ip, r2
 8007b04:	f845 3b04 	str.w	r3, [r5], #4
 8007b08:	d8e8      	bhi.n	8007adc <__mdiff+0x5c>
 8007b0a:	45bc      	cmp	ip, r7
 8007b0c:	d304      	bcc.n	8007b18 <__mdiff+0x98>
 8007b0e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007b12:	b183      	cbz	r3, 8007b36 <__mdiff+0xb6>
 8007b14:	6106      	str	r6, [r0, #16]
 8007b16:	e7c5      	b.n	8007aa4 <__mdiff+0x24>
 8007b18:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007b1c:	fa1e f381 	uxtah	r3, lr, r1
 8007b20:	141a      	asrs	r2, r3, #16
 8007b22:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b2c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007b30:	f845 3b04 	str.w	r3, [r5], #4
 8007b34:	e7e9      	b.n	8007b0a <__mdiff+0x8a>
 8007b36:	3e01      	subs	r6, #1
 8007b38:	e7e9      	b.n	8007b0e <__mdiff+0x8e>
	...

08007b3c <__ulp>:
 8007b3c:	4b12      	ldr	r3, [pc, #72]	; (8007b88 <__ulp+0x4c>)
 8007b3e:	ee10 2a90 	vmov	r2, s1
 8007b42:	401a      	ands	r2, r3
 8007b44:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	dd04      	ble.n	8007b56 <__ulp+0x1a>
 8007b4c:	2000      	movs	r0, #0
 8007b4e:	4619      	mov	r1, r3
 8007b50:	ec41 0b10 	vmov	d0, r0, r1
 8007b54:	4770      	bx	lr
 8007b56:	425b      	negs	r3, r3
 8007b58:	151b      	asrs	r3, r3, #20
 8007b5a:	2b13      	cmp	r3, #19
 8007b5c:	f04f 0000 	mov.w	r0, #0
 8007b60:	f04f 0100 	mov.w	r1, #0
 8007b64:	dc04      	bgt.n	8007b70 <__ulp+0x34>
 8007b66:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007b6a:	fa42 f103 	asr.w	r1, r2, r3
 8007b6e:	e7ef      	b.n	8007b50 <__ulp+0x14>
 8007b70:	3b14      	subs	r3, #20
 8007b72:	2b1e      	cmp	r3, #30
 8007b74:	f04f 0201 	mov.w	r2, #1
 8007b78:	bfda      	itte	le
 8007b7a:	f1c3 031f 	rsble	r3, r3, #31
 8007b7e:	fa02 f303 	lslle.w	r3, r2, r3
 8007b82:	4613      	movgt	r3, r2
 8007b84:	4618      	mov	r0, r3
 8007b86:	e7e3      	b.n	8007b50 <__ulp+0x14>
 8007b88:	7ff00000 	.word	0x7ff00000

08007b8c <__b2d>:
 8007b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b8e:	6905      	ldr	r5, [r0, #16]
 8007b90:	f100 0714 	add.w	r7, r0, #20
 8007b94:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007b98:	1f2e      	subs	r6, r5, #4
 8007b9a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	f7ff fdc4 	bl	800772c <__hi0bits>
 8007ba4:	f1c0 0320 	rsb	r3, r0, #32
 8007ba8:	280a      	cmp	r0, #10
 8007baa:	600b      	str	r3, [r1, #0]
 8007bac:	f8df c074 	ldr.w	ip, [pc, #116]	; 8007c24 <__b2d+0x98>
 8007bb0:	dc14      	bgt.n	8007bdc <__b2d+0x50>
 8007bb2:	f1c0 0e0b 	rsb	lr, r0, #11
 8007bb6:	fa24 f10e 	lsr.w	r1, r4, lr
 8007bba:	42b7      	cmp	r7, r6
 8007bbc:	ea41 030c 	orr.w	r3, r1, ip
 8007bc0:	bf34      	ite	cc
 8007bc2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007bc6:	2100      	movcs	r1, #0
 8007bc8:	3015      	adds	r0, #21
 8007bca:	fa04 f000 	lsl.w	r0, r4, r0
 8007bce:	fa21 f10e 	lsr.w	r1, r1, lr
 8007bd2:	ea40 0201 	orr.w	r2, r0, r1
 8007bd6:	ec43 2b10 	vmov	d0, r2, r3
 8007bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bdc:	42b7      	cmp	r7, r6
 8007bde:	bf3a      	itte	cc
 8007be0:	f1a5 0608 	subcc.w	r6, r5, #8
 8007be4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007be8:	2100      	movcs	r1, #0
 8007bea:	380b      	subs	r0, #11
 8007bec:	d015      	beq.n	8007c1a <__b2d+0x8e>
 8007bee:	4084      	lsls	r4, r0
 8007bf0:	f1c0 0520 	rsb	r5, r0, #32
 8007bf4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8007bf8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007bfc:	42be      	cmp	r6, r7
 8007bfe:	fa21 fc05 	lsr.w	ip, r1, r5
 8007c02:	ea44 030c 	orr.w	r3, r4, ip
 8007c06:	bf8c      	ite	hi
 8007c08:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007c0c:	2400      	movls	r4, #0
 8007c0e:	fa01 f000 	lsl.w	r0, r1, r0
 8007c12:	40ec      	lsrs	r4, r5
 8007c14:	ea40 0204 	orr.w	r2, r0, r4
 8007c18:	e7dd      	b.n	8007bd6 <__b2d+0x4a>
 8007c1a:	ea44 030c 	orr.w	r3, r4, ip
 8007c1e:	460a      	mov	r2, r1
 8007c20:	e7d9      	b.n	8007bd6 <__b2d+0x4a>
 8007c22:	bf00      	nop
 8007c24:	3ff00000 	.word	0x3ff00000

08007c28 <__d2b>:
 8007c28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c2c:	460e      	mov	r6, r1
 8007c2e:	2101      	movs	r1, #1
 8007c30:	ec59 8b10 	vmov	r8, r9, d0
 8007c34:	4615      	mov	r5, r2
 8007c36:	f7ff fcb5 	bl	80075a4 <_Balloc>
 8007c3a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007c3e:	4607      	mov	r7, r0
 8007c40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c44:	bb34      	cbnz	r4, 8007c94 <__d2b+0x6c>
 8007c46:	9301      	str	r3, [sp, #4]
 8007c48:	f1b8 0300 	subs.w	r3, r8, #0
 8007c4c:	d027      	beq.n	8007c9e <__d2b+0x76>
 8007c4e:	a802      	add	r0, sp, #8
 8007c50:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007c54:	f7ff fd89 	bl	800776a <__lo0bits>
 8007c58:	9900      	ldr	r1, [sp, #0]
 8007c5a:	b1f0      	cbz	r0, 8007c9a <__d2b+0x72>
 8007c5c:	9a01      	ldr	r2, [sp, #4]
 8007c5e:	f1c0 0320 	rsb	r3, r0, #32
 8007c62:	fa02 f303 	lsl.w	r3, r2, r3
 8007c66:	430b      	orrs	r3, r1
 8007c68:	40c2      	lsrs	r2, r0
 8007c6a:	617b      	str	r3, [r7, #20]
 8007c6c:	9201      	str	r2, [sp, #4]
 8007c6e:	9b01      	ldr	r3, [sp, #4]
 8007c70:	61bb      	str	r3, [r7, #24]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	bf14      	ite	ne
 8007c76:	2102      	movne	r1, #2
 8007c78:	2101      	moveq	r1, #1
 8007c7a:	6139      	str	r1, [r7, #16]
 8007c7c:	b1c4      	cbz	r4, 8007cb0 <__d2b+0x88>
 8007c7e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007c82:	4404      	add	r4, r0
 8007c84:	6034      	str	r4, [r6, #0]
 8007c86:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007c8a:	6028      	str	r0, [r5, #0]
 8007c8c:	4638      	mov	r0, r7
 8007c8e:	b003      	add	sp, #12
 8007c90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c98:	e7d5      	b.n	8007c46 <__d2b+0x1e>
 8007c9a:	6179      	str	r1, [r7, #20]
 8007c9c:	e7e7      	b.n	8007c6e <__d2b+0x46>
 8007c9e:	a801      	add	r0, sp, #4
 8007ca0:	f7ff fd63 	bl	800776a <__lo0bits>
 8007ca4:	9b01      	ldr	r3, [sp, #4]
 8007ca6:	617b      	str	r3, [r7, #20]
 8007ca8:	2101      	movs	r1, #1
 8007caa:	6139      	str	r1, [r7, #16]
 8007cac:	3020      	adds	r0, #32
 8007cae:	e7e5      	b.n	8007c7c <__d2b+0x54>
 8007cb0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007cb4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007cb8:	6030      	str	r0, [r6, #0]
 8007cba:	6918      	ldr	r0, [r3, #16]
 8007cbc:	f7ff fd36 	bl	800772c <__hi0bits>
 8007cc0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007cc4:	e7e1      	b.n	8007c8a <__d2b+0x62>

08007cc6 <__ratio>:
 8007cc6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cca:	4688      	mov	r8, r1
 8007ccc:	4669      	mov	r1, sp
 8007cce:	4681      	mov	r9, r0
 8007cd0:	f7ff ff5c 	bl	8007b8c <__b2d>
 8007cd4:	a901      	add	r1, sp, #4
 8007cd6:	4640      	mov	r0, r8
 8007cd8:	ec57 6b10 	vmov	r6, r7, d0
 8007cdc:	f7ff ff56 	bl	8007b8c <__b2d>
 8007ce0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007ce4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007ce8:	eba3 0c02 	sub.w	ip, r3, r2
 8007cec:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007cf0:	1a9b      	subs	r3, r3, r2
 8007cf2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007cf6:	ec5b ab10 	vmov	sl, fp, d0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	bfce      	itee	gt
 8007cfe:	463a      	movgt	r2, r7
 8007d00:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007d04:	465a      	movle	r2, fp
 8007d06:	4659      	mov	r1, fp
 8007d08:	463d      	mov	r5, r7
 8007d0a:	bfd4      	ite	le
 8007d0c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8007d10:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8007d14:	4630      	mov	r0, r6
 8007d16:	ee10 2a10 	vmov	r2, s0
 8007d1a:	460b      	mov	r3, r1
 8007d1c:	4629      	mov	r1, r5
 8007d1e:	f7f8 fd95 	bl	800084c <__aeabi_ddiv>
 8007d22:	ec41 0b10 	vmov	d0, r0, r1
 8007d26:	b003      	add	sp, #12
 8007d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d2c <__copybits>:
 8007d2c:	3901      	subs	r1, #1
 8007d2e:	b510      	push	{r4, lr}
 8007d30:	1149      	asrs	r1, r1, #5
 8007d32:	6914      	ldr	r4, [r2, #16]
 8007d34:	3101      	adds	r1, #1
 8007d36:	f102 0314 	add.w	r3, r2, #20
 8007d3a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007d3e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007d42:	42a3      	cmp	r3, r4
 8007d44:	4602      	mov	r2, r0
 8007d46:	d303      	bcc.n	8007d50 <__copybits+0x24>
 8007d48:	2300      	movs	r3, #0
 8007d4a:	428a      	cmp	r2, r1
 8007d4c:	d305      	bcc.n	8007d5a <__copybits+0x2e>
 8007d4e:	bd10      	pop	{r4, pc}
 8007d50:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d54:	f840 2b04 	str.w	r2, [r0], #4
 8007d58:	e7f3      	b.n	8007d42 <__copybits+0x16>
 8007d5a:	f842 3b04 	str.w	r3, [r2], #4
 8007d5e:	e7f4      	b.n	8007d4a <__copybits+0x1e>

08007d60 <__any_on>:
 8007d60:	f100 0214 	add.w	r2, r0, #20
 8007d64:	6900      	ldr	r0, [r0, #16]
 8007d66:	114b      	asrs	r3, r1, #5
 8007d68:	4298      	cmp	r0, r3
 8007d6a:	b510      	push	{r4, lr}
 8007d6c:	db11      	blt.n	8007d92 <__any_on+0x32>
 8007d6e:	dd0a      	ble.n	8007d86 <__any_on+0x26>
 8007d70:	f011 011f 	ands.w	r1, r1, #31
 8007d74:	d007      	beq.n	8007d86 <__any_on+0x26>
 8007d76:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007d7a:	fa24 f001 	lsr.w	r0, r4, r1
 8007d7e:	fa00 f101 	lsl.w	r1, r0, r1
 8007d82:	428c      	cmp	r4, r1
 8007d84:	d10b      	bne.n	8007d9e <__any_on+0x3e>
 8007d86:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d803      	bhi.n	8007d96 <__any_on+0x36>
 8007d8e:	2000      	movs	r0, #0
 8007d90:	bd10      	pop	{r4, pc}
 8007d92:	4603      	mov	r3, r0
 8007d94:	e7f7      	b.n	8007d86 <__any_on+0x26>
 8007d96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d9a:	2900      	cmp	r1, #0
 8007d9c:	d0f5      	beq.n	8007d8a <__any_on+0x2a>
 8007d9e:	2001      	movs	r0, #1
 8007da0:	e7f6      	b.n	8007d90 <__any_on+0x30>

08007da2 <_calloc_r>:
 8007da2:	b538      	push	{r3, r4, r5, lr}
 8007da4:	fb02 f401 	mul.w	r4, r2, r1
 8007da8:	4621      	mov	r1, r4
 8007daa:	f000 f809 	bl	8007dc0 <_malloc_r>
 8007dae:	4605      	mov	r5, r0
 8007db0:	b118      	cbz	r0, 8007dba <_calloc_r+0x18>
 8007db2:	4622      	mov	r2, r4
 8007db4:	2100      	movs	r1, #0
 8007db6:	f7fe f9af 	bl	8006118 <memset>
 8007dba:	4628      	mov	r0, r5
 8007dbc:	bd38      	pop	{r3, r4, r5, pc}
	...

08007dc0 <_malloc_r>:
 8007dc0:	b570      	push	{r4, r5, r6, lr}
 8007dc2:	1ccd      	adds	r5, r1, #3
 8007dc4:	f025 0503 	bic.w	r5, r5, #3
 8007dc8:	3508      	adds	r5, #8
 8007dca:	2d0c      	cmp	r5, #12
 8007dcc:	bf38      	it	cc
 8007dce:	250c      	movcc	r5, #12
 8007dd0:	2d00      	cmp	r5, #0
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	db01      	blt.n	8007dda <_malloc_r+0x1a>
 8007dd6:	42a9      	cmp	r1, r5
 8007dd8:	d903      	bls.n	8007de2 <_malloc_r+0x22>
 8007dda:	230c      	movs	r3, #12
 8007ddc:	6033      	str	r3, [r6, #0]
 8007dde:	2000      	movs	r0, #0
 8007de0:	bd70      	pop	{r4, r5, r6, pc}
 8007de2:	f000 fb72 	bl	80084ca <__malloc_lock>
 8007de6:	4a21      	ldr	r2, [pc, #132]	; (8007e6c <_malloc_r+0xac>)
 8007de8:	6814      	ldr	r4, [r2, #0]
 8007dea:	4621      	mov	r1, r4
 8007dec:	b991      	cbnz	r1, 8007e14 <_malloc_r+0x54>
 8007dee:	4c20      	ldr	r4, [pc, #128]	; (8007e70 <_malloc_r+0xb0>)
 8007df0:	6823      	ldr	r3, [r4, #0]
 8007df2:	b91b      	cbnz	r3, 8007dfc <_malloc_r+0x3c>
 8007df4:	4630      	mov	r0, r6
 8007df6:	f000 fb17 	bl	8008428 <_sbrk_r>
 8007dfa:	6020      	str	r0, [r4, #0]
 8007dfc:	4629      	mov	r1, r5
 8007dfe:	4630      	mov	r0, r6
 8007e00:	f000 fb12 	bl	8008428 <_sbrk_r>
 8007e04:	1c43      	adds	r3, r0, #1
 8007e06:	d124      	bne.n	8007e52 <_malloc_r+0x92>
 8007e08:	230c      	movs	r3, #12
 8007e0a:	6033      	str	r3, [r6, #0]
 8007e0c:	4630      	mov	r0, r6
 8007e0e:	f000 fb5d 	bl	80084cc <__malloc_unlock>
 8007e12:	e7e4      	b.n	8007dde <_malloc_r+0x1e>
 8007e14:	680b      	ldr	r3, [r1, #0]
 8007e16:	1b5b      	subs	r3, r3, r5
 8007e18:	d418      	bmi.n	8007e4c <_malloc_r+0x8c>
 8007e1a:	2b0b      	cmp	r3, #11
 8007e1c:	d90f      	bls.n	8007e3e <_malloc_r+0x7e>
 8007e1e:	600b      	str	r3, [r1, #0]
 8007e20:	50cd      	str	r5, [r1, r3]
 8007e22:	18cc      	adds	r4, r1, r3
 8007e24:	4630      	mov	r0, r6
 8007e26:	f000 fb51 	bl	80084cc <__malloc_unlock>
 8007e2a:	f104 000b 	add.w	r0, r4, #11
 8007e2e:	1d23      	adds	r3, r4, #4
 8007e30:	f020 0007 	bic.w	r0, r0, #7
 8007e34:	1ac3      	subs	r3, r0, r3
 8007e36:	d0d3      	beq.n	8007de0 <_malloc_r+0x20>
 8007e38:	425a      	negs	r2, r3
 8007e3a:	50e2      	str	r2, [r4, r3]
 8007e3c:	e7d0      	b.n	8007de0 <_malloc_r+0x20>
 8007e3e:	428c      	cmp	r4, r1
 8007e40:	684b      	ldr	r3, [r1, #4]
 8007e42:	bf16      	itet	ne
 8007e44:	6063      	strne	r3, [r4, #4]
 8007e46:	6013      	streq	r3, [r2, #0]
 8007e48:	460c      	movne	r4, r1
 8007e4a:	e7eb      	b.n	8007e24 <_malloc_r+0x64>
 8007e4c:	460c      	mov	r4, r1
 8007e4e:	6849      	ldr	r1, [r1, #4]
 8007e50:	e7cc      	b.n	8007dec <_malloc_r+0x2c>
 8007e52:	1cc4      	adds	r4, r0, #3
 8007e54:	f024 0403 	bic.w	r4, r4, #3
 8007e58:	42a0      	cmp	r0, r4
 8007e5a:	d005      	beq.n	8007e68 <_malloc_r+0xa8>
 8007e5c:	1a21      	subs	r1, r4, r0
 8007e5e:	4630      	mov	r0, r6
 8007e60:	f000 fae2 	bl	8008428 <_sbrk_r>
 8007e64:	3001      	adds	r0, #1
 8007e66:	d0cf      	beq.n	8007e08 <_malloc_r+0x48>
 8007e68:	6025      	str	r5, [r4, #0]
 8007e6a:	e7db      	b.n	8007e24 <_malloc_r+0x64>
 8007e6c:	20000500 	.word	0x20000500
 8007e70:	20000504 	.word	0x20000504

08007e74 <__ssputs_r>:
 8007e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e78:	688e      	ldr	r6, [r1, #8]
 8007e7a:	429e      	cmp	r6, r3
 8007e7c:	4682      	mov	sl, r0
 8007e7e:	460c      	mov	r4, r1
 8007e80:	4690      	mov	r8, r2
 8007e82:	4699      	mov	r9, r3
 8007e84:	d837      	bhi.n	8007ef6 <__ssputs_r+0x82>
 8007e86:	898a      	ldrh	r2, [r1, #12]
 8007e88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007e8c:	d031      	beq.n	8007ef2 <__ssputs_r+0x7e>
 8007e8e:	6825      	ldr	r5, [r4, #0]
 8007e90:	6909      	ldr	r1, [r1, #16]
 8007e92:	1a6f      	subs	r7, r5, r1
 8007e94:	6965      	ldr	r5, [r4, #20]
 8007e96:	2302      	movs	r3, #2
 8007e98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e9c:	fb95 f5f3 	sdiv	r5, r5, r3
 8007ea0:	f109 0301 	add.w	r3, r9, #1
 8007ea4:	443b      	add	r3, r7
 8007ea6:	429d      	cmp	r5, r3
 8007ea8:	bf38      	it	cc
 8007eaa:	461d      	movcc	r5, r3
 8007eac:	0553      	lsls	r3, r2, #21
 8007eae:	d530      	bpl.n	8007f12 <__ssputs_r+0x9e>
 8007eb0:	4629      	mov	r1, r5
 8007eb2:	f7ff ff85 	bl	8007dc0 <_malloc_r>
 8007eb6:	4606      	mov	r6, r0
 8007eb8:	b950      	cbnz	r0, 8007ed0 <__ssputs_r+0x5c>
 8007eba:	230c      	movs	r3, #12
 8007ebc:	f8ca 3000 	str.w	r3, [sl]
 8007ec0:	89a3      	ldrh	r3, [r4, #12]
 8007ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ec6:	81a3      	strh	r3, [r4, #12]
 8007ec8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ed0:	463a      	mov	r2, r7
 8007ed2:	6921      	ldr	r1, [r4, #16]
 8007ed4:	f7ff fb5b 	bl	800758e <memcpy>
 8007ed8:	89a3      	ldrh	r3, [r4, #12]
 8007eda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007ede:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ee2:	81a3      	strh	r3, [r4, #12]
 8007ee4:	6126      	str	r6, [r4, #16]
 8007ee6:	6165      	str	r5, [r4, #20]
 8007ee8:	443e      	add	r6, r7
 8007eea:	1bed      	subs	r5, r5, r7
 8007eec:	6026      	str	r6, [r4, #0]
 8007eee:	60a5      	str	r5, [r4, #8]
 8007ef0:	464e      	mov	r6, r9
 8007ef2:	454e      	cmp	r6, r9
 8007ef4:	d900      	bls.n	8007ef8 <__ssputs_r+0x84>
 8007ef6:	464e      	mov	r6, r9
 8007ef8:	4632      	mov	r2, r6
 8007efa:	4641      	mov	r1, r8
 8007efc:	6820      	ldr	r0, [r4, #0]
 8007efe:	f000 facb 	bl	8008498 <memmove>
 8007f02:	68a3      	ldr	r3, [r4, #8]
 8007f04:	1b9b      	subs	r3, r3, r6
 8007f06:	60a3      	str	r3, [r4, #8]
 8007f08:	6823      	ldr	r3, [r4, #0]
 8007f0a:	441e      	add	r6, r3
 8007f0c:	6026      	str	r6, [r4, #0]
 8007f0e:	2000      	movs	r0, #0
 8007f10:	e7dc      	b.n	8007ecc <__ssputs_r+0x58>
 8007f12:	462a      	mov	r2, r5
 8007f14:	f000 fb2a 	bl	800856c <_realloc_r>
 8007f18:	4606      	mov	r6, r0
 8007f1a:	2800      	cmp	r0, #0
 8007f1c:	d1e2      	bne.n	8007ee4 <__ssputs_r+0x70>
 8007f1e:	6921      	ldr	r1, [r4, #16]
 8007f20:	4650      	mov	r0, sl
 8007f22:	f000 fad5 	bl	80084d0 <_free_r>
 8007f26:	e7c8      	b.n	8007eba <__ssputs_r+0x46>

08007f28 <_svfiprintf_r>:
 8007f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f2c:	461d      	mov	r5, r3
 8007f2e:	898b      	ldrh	r3, [r1, #12]
 8007f30:	061f      	lsls	r7, r3, #24
 8007f32:	b09d      	sub	sp, #116	; 0x74
 8007f34:	4680      	mov	r8, r0
 8007f36:	460c      	mov	r4, r1
 8007f38:	4616      	mov	r6, r2
 8007f3a:	d50f      	bpl.n	8007f5c <_svfiprintf_r+0x34>
 8007f3c:	690b      	ldr	r3, [r1, #16]
 8007f3e:	b96b      	cbnz	r3, 8007f5c <_svfiprintf_r+0x34>
 8007f40:	2140      	movs	r1, #64	; 0x40
 8007f42:	f7ff ff3d 	bl	8007dc0 <_malloc_r>
 8007f46:	6020      	str	r0, [r4, #0]
 8007f48:	6120      	str	r0, [r4, #16]
 8007f4a:	b928      	cbnz	r0, 8007f58 <_svfiprintf_r+0x30>
 8007f4c:	230c      	movs	r3, #12
 8007f4e:	f8c8 3000 	str.w	r3, [r8]
 8007f52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f56:	e0c8      	b.n	80080ea <_svfiprintf_r+0x1c2>
 8007f58:	2340      	movs	r3, #64	; 0x40
 8007f5a:	6163      	str	r3, [r4, #20]
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8007f60:	2320      	movs	r3, #32
 8007f62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f66:	2330      	movs	r3, #48	; 0x30
 8007f68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f6c:	9503      	str	r5, [sp, #12]
 8007f6e:	f04f 0b01 	mov.w	fp, #1
 8007f72:	4637      	mov	r7, r6
 8007f74:	463d      	mov	r5, r7
 8007f76:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007f7a:	b10b      	cbz	r3, 8007f80 <_svfiprintf_r+0x58>
 8007f7c:	2b25      	cmp	r3, #37	; 0x25
 8007f7e:	d13e      	bne.n	8007ffe <_svfiprintf_r+0xd6>
 8007f80:	ebb7 0a06 	subs.w	sl, r7, r6
 8007f84:	d00b      	beq.n	8007f9e <_svfiprintf_r+0x76>
 8007f86:	4653      	mov	r3, sl
 8007f88:	4632      	mov	r2, r6
 8007f8a:	4621      	mov	r1, r4
 8007f8c:	4640      	mov	r0, r8
 8007f8e:	f7ff ff71 	bl	8007e74 <__ssputs_r>
 8007f92:	3001      	adds	r0, #1
 8007f94:	f000 80a4 	beq.w	80080e0 <_svfiprintf_r+0x1b8>
 8007f98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f9a:	4453      	add	r3, sl
 8007f9c:	9309      	str	r3, [sp, #36]	; 0x24
 8007f9e:	783b      	ldrb	r3, [r7, #0]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	f000 809d 	beq.w	80080e0 <_svfiprintf_r+0x1b8>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fb0:	9304      	str	r3, [sp, #16]
 8007fb2:	9307      	str	r3, [sp, #28]
 8007fb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fb8:	931a      	str	r3, [sp, #104]	; 0x68
 8007fba:	462f      	mov	r7, r5
 8007fbc:	2205      	movs	r2, #5
 8007fbe:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007fc2:	4850      	ldr	r0, [pc, #320]	; (8008104 <_svfiprintf_r+0x1dc>)
 8007fc4:	f7f8 f90c 	bl	80001e0 <memchr>
 8007fc8:	9b04      	ldr	r3, [sp, #16]
 8007fca:	b9d0      	cbnz	r0, 8008002 <_svfiprintf_r+0xda>
 8007fcc:	06d9      	lsls	r1, r3, #27
 8007fce:	bf44      	itt	mi
 8007fd0:	2220      	movmi	r2, #32
 8007fd2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007fd6:	071a      	lsls	r2, r3, #28
 8007fd8:	bf44      	itt	mi
 8007fda:	222b      	movmi	r2, #43	; 0x2b
 8007fdc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007fe0:	782a      	ldrb	r2, [r5, #0]
 8007fe2:	2a2a      	cmp	r2, #42	; 0x2a
 8007fe4:	d015      	beq.n	8008012 <_svfiprintf_r+0xea>
 8007fe6:	9a07      	ldr	r2, [sp, #28]
 8007fe8:	462f      	mov	r7, r5
 8007fea:	2000      	movs	r0, #0
 8007fec:	250a      	movs	r5, #10
 8007fee:	4639      	mov	r1, r7
 8007ff0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ff4:	3b30      	subs	r3, #48	; 0x30
 8007ff6:	2b09      	cmp	r3, #9
 8007ff8:	d94d      	bls.n	8008096 <_svfiprintf_r+0x16e>
 8007ffa:	b1b8      	cbz	r0, 800802c <_svfiprintf_r+0x104>
 8007ffc:	e00f      	b.n	800801e <_svfiprintf_r+0xf6>
 8007ffe:	462f      	mov	r7, r5
 8008000:	e7b8      	b.n	8007f74 <_svfiprintf_r+0x4c>
 8008002:	4a40      	ldr	r2, [pc, #256]	; (8008104 <_svfiprintf_r+0x1dc>)
 8008004:	1a80      	subs	r0, r0, r2
 8008006:	fa0b f000 	lsl.w	r0, fp, r0
 800800a:	4318      	orrs	r0, r3
 800800c:	9004      	str	r0, [sp, #16]
 800800e:	463d      	mov	r5, r7
 8008010:	e7d3      	b.n	8007fba <_svfiprintf_r+0x92>
 8008012:	9a03      	ldr	r2, [sp, #12]
 8008014:	1d11      	adds	r1, r2, #4
 8008016:	6812      	ldr	r2, [r2, #0]
 8008018:	9103      	str	r1, [sp, #12]
 800801a:	2a00      	cmp	r2, #0
 800801c:	db01      	blt.n	8008022 <_svfiprintf_r+0xfa>
 800801e:	9207      	str	r2, [sp, #28]
 8008020:	e004      	b.n	800802c <_svfiprintf_r+0x104>
 8008022:	4252      	negs	r2, r2
 8008024:	f043 0302 	orr.w	r3, r3, #2
 8008028:	9207      	str	r2, [sp, #28]
 800802a:	9304      	str	r3, [sp, #16]
 800802c:	783b      	ldrb	r3, [r7, #0]
 800802e:	2b2e      	cmp	r3, #46	; 0x2e
 8008030:	d10c      	bne.n	800804c <_svfiprintf_r+0x124>
 8008032:	787b      	ldrb	r3, [r7, #1]
 8008034:	2b2a      	cmp	r3, #42	; 0x2a
 8008036:	d133      	bne.n	80080a0 <_svfiprintf_r+0x178>
 8008038:	9b03      	ldr	r3, [sp, #12]
 800803a:	1d1a      	adds	r2, r3, #4
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	9203      	str	r2, [sp, #12]
 8008040:	2b00      	cmp	r3, #0
 8008042:	bfb8      	it	lt
 8008044:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008048:	3702      	adds	r7, #2
 800804a:	9305      	str	r3, [sp, #20]
 800804c:	4d2e      	ldr	r5, [pc, #184]	; (8008108 <_svfiprintf_r+0x1e0>)
 800804e:	7839      	ldrb	r1, [r7, #0]
 8008050:	2203      	movs	r2, #3
 8008052:	4628      	mov	r0, r5
 8008054:	f7f8 f8c4 	bl	80001e0 <memchr>
 8008058:	b138      	cbz	r0, 800806a <_svfiprintf_r+0x142>
 800805a:	2340      	movs	r3, #64	; 0x40
 800805c:	1b40      	subs	r0, r0, r5
 800805e:	fa03 f000 	lsl.w	r0, r3, r0
 8008062:	9b04      	ldr	r3, [sp, #16]
 8008064:	4303      	orrs	r3, r0
 8008066:	3701      	adds	r7, #1
 8008068:	9304      	str	r3, [sp, #16]
 800806a:	7839      	ldrb	r1, [r7, #0]
 800806c:	4827      	ldr	r0, [pc, #156]	; (800810c <_svfiprintf_r+0x1e4>)
 800806e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008072:	2206      	movs	r2, #6
 8008074:	1c7e      	adds	r6, r7, #1
 8008076:	f7f8 f8b3 	bl	80001e0 <memchr>
 800807a:	2800      	cmp	r0, #0
 800807c:	d038      	beq.n	80080f0 <_svfiprintf_r+0x1c8>
 800807e:	4b24      	ldr	r3, [pc, #144]	; (8008110 <_svfiprintf_r+0x1e8>)
 8008080:	bb13      	cbnz	r3, 80080c8 <_svfiprintf_r+0x1a0>
 8008082:	9b03      	ldr	r3, [sp, #12]
 8008084:	3307      	adds	r3, #7
 8008086:	f023 0307 	bic.w	r3, r3, #7
 800808a:	3308      	adds	r3, #8
 800808c:	9303      	str	r3, [sp, #12]
 800808e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008090:	444b      	add	r3, r9
 8008092:	9309      	str	r3, [sp, #36]	; 0x24
 8008094:	e76d      	b.n	8007f72 <_svfiprintf_r+0x4a>
 8008096:	fb05 3202 	mla	r2, r5, r2, r3
 800809a:	2001      	movs	r0, #1
 800809c:	460f      	mov	r7, r1
 800809e:	e7a6      	b.n	8007fee <_svfiprintf_r+0xc6>
 80080a0:	2300      	movs	r3, #0
 80080a2:	3701      	adds	r7, #1
 80080a4:	9305      	str	r3, [sp, #20]
 80080a6:	4619      	mov	r1, r3
 80080a8:	250a      	movs	r5, #10
 80080aa:	4638      	mov	r0, r7
 80080ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080b0:	3a30      	subs	r2, #48	; 0x30
 80080b2:	2a09      	cmp	r2, #9
 80080b4:	d903      	bls.n	80080be <_svfiprintf_r+0x196>
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d0c8      	beq.n	800804c <_svfiprintf_r+0x124>
 80080ba:	9105      	str	r1, [sp, #20]
 80080bc:	e7c6      	b.n	800804c <_svfiprintf_r+0x124>
 80080be:	fb05 2101 	mla	r1, r5, r1, r2
 80080c2:	2301      	movs	r3, #1
 80080c4:	4607      	mov	r7, r0
 80080c6:	e7f0      	b.n	80080aa <_svfiprintf_r+0x182>
 80080c8:	ab03      	add	r3, sp, #12
 80080ca:	9300      	str	r3, [sp, #0]
 80080cc:	4622      	mov	r2, r4
 80080ce:	4b11      	ldr	r3, [pc, #68]	; (8008114 <_svfiprintf_r+0x1ec>)
 80080d0:	a904      	add	r1, sp, #16
 80080d2:	4640      	mov	r0, r8
 80080d4:	f3af 8000 	nop.w
 80080d8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80080dc:	4681      	mov	r9, r0
 80080de:	d1d6      	bne.n	800808e <_svfiprintf_r+0x166>
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	065b      	lsls	r3, r3, #25
 80080e4:	f53f af35 	bmi.w	8007f52 <_svfiprintf_r+0x2a>
 80080e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080ea:	b01d      	add	sp, #116	; 0x74
 80080ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f0:	ab03      	add	r3, sp, #12
 80080f2:	9300      	str	r3, [sp, #0]
 80080f4:	4622      	mov	r2, r4
 80080f6:	4b07      	ldr	r3, [pc, #28]	; (8008114 <_svfiprintf_r+0x1ec>)
 80080f8:	a904      	add	r1, sp, #16
 80080fa:	4640      	mov	r0, r8
 80080fc:	f000 f882 	bl	8008204 <_printf_i>
 8008100:	e7ea      	b.n	80080d8 <_svfiprintf_r+0x1b0>
 8008102:	bf00      	nop
 8008104:	08008a7c 	.word	0x08008a7c
 8008108:	08008a82 	.word	0x08008a82
 800810c:	08008a86 	.word	0x08008a86
 8008110:	00000000 	.word	0x00000000
 8008114:	08007e75 	.word	0x08007e75

08008118 <_printf_common>:
 8008118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800811c:	4691      	mov	r9, r2
 800811e:	461f      	mov	r7, r3
 8008120:	688a      	ldr	r2, [r1, #8]
 8008122:	690b      	ldr	r3, [r1, #16]
 8008124:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008128:	4293      	cmp	r3, r2
 800812a:	bfb8      	it	lt
 800812c:	4613      	movlt	r3, r2
 800812e:	f8c9 3000 	str.w	r3, [r9]
 8008132:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008136:	4606      	mov	r6, r0
 8008138:	460c      	mov	r4, r1
 800813a:	b112      	cbz	r2, 8008142 <_printf_common+0x2a>
 800813c:	3301      	adds	r3, #1
 800813e:	f8c9 3000 	str.w	r3, [r9]
 8008142:	6823      	ldr	r3, [r4, #0]
 8008144:	0699      	lsls	r1, r3, #26
 8008146:	bf42      	ittt	mi
 8008148:	f8d9 3000 	ldrmi.w	r3, [r9]
 800814c:	3302      	addmi	r3, #2
 800814e:	f8c9 3000 	strmi.w	r3, [r9]
 8008152:	6825      	ldr	r5, [r4, #0]
 8008154:	f015 0506 	ands.w	r5, r5, #6
 8008158:	d107      	bne.n	800816a <_printf_common+0x52>
 800815a:	f104 0a19 	add.w	sl, r4, #25
 800815e:	68e3      	ldr	r3, [r4, #12]
 8008160:	f8d9 2000 	ldr.w	r2, [r9]
 8008164:	1a9b      	subs	r3, r3, r2
 8008166:	42ab      	cmp	r3, r5
 8008168:	dc28      	bgt.n	80081bc <_printf_common+0xa4>
 800816a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800816e:	6822      	ldr	r2, [r4, #0]
 8008170:	3300      	adds	r3, #0
 8008172:	bf18      	it	ne
 8008174:	2301      	movne	r3, #1
 8008176:	0692      	lsls	r2, r2, #26
 8008178:	d42d      	bmi.n	80081d6 <_printf_common+0xbe>
 800817a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800817e:	4639      	mov	r1, r7
 8008180:	4630      	mov	r0, r6
 8008182:	47c0      	blx	r8
 8008184:	3001      	adds	r0, #1
 8008186:	d020      	beq.n	80081ca <_printf_common+0xb2>
 8008188:	6823      	ldr	r3, [r4, #0]
 800818a:	68e5      	ldr	r5, [r4, #12]
 800818c:	f8d9 2000 	ldr.w	r2, [r9]
 8008190:	f003 0306 	and.w	r3, r3, #6
 8008194:	2b04      	cmp	r3, #4
 8008196:	bf08      	it	eq
 8008198:	1aad      	subeq	r5, r5, r2
 800819a:	68a3      	ldr	r3, [r4, #8]
 800819c:	6922      	ldr	r2, [r4, #16]
 800819e:	bf0c      	ite	eq
 80081a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081a4:	2500      	movne	r5, #0
 80081a6:	4293      	cmp	r3, r2
 80081a8:	bfc4      	itt	gt
 80081aa:	1a9b      	subgt	r3, r3, r2
 80081ac:	18ed      	addgt	r5, r5, r3
 80081ae:	f04f 0900 	mov.w	r9, #0
 80081b2:	341a      	adds	r4, #26
 80081b4:	454d      	cmp	r5, r9
 80081b6:	d11a      	bne.n	80081ee <_printf_common+0xd6>
 80081b8:	2000      	movs	r0, #0
 80081ba:	e008      	b.n	80081ce <_printf_common+0xb6>
 80081bc:	2301      	movs	r3, #1
 80081be:	4652      	mov	r2, sl
 80081c0:	4639      	mov	r1, r7
 80081c2:	4630      	mov	r0, r6
 80081c4:	47c0      	blx	r8
 80081c6:	3001      	adds	r0, #1
 80081c8:	d103      	bne.n	80081d2 <_printf_common+0xba>
 80081ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081d2:	3501      	adds	r5, #1
 80081d4:	e7c3      	b.n	800815e <_printf_common+0x46>
 80081d6:	18e1      	adds	r1, r4, r3
 80081d8:	1c5a      	adds	r2, r3, #1
 80081da:	2030      	movs	r0, #48	; 0x30
 80081dc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081e0:	4422      	add	r2, r4
 80081e2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081ea:	3302      	adds	r3, #2
 80081ec:	e7c5      	b.n	800817a <_printf_common+0x62>
 80081ee:	2301      	movs	r3, #1
 80081f0:	4622      	mov	r2, r4
 80081f2:	4639      	mov	r1, r7
 80081f4:	4630      	mov	r0, r6
 80081f6:	47c0      	blx	r8
 80081f8:	3001      	adds	r0, #1
 80081fa:	d0e6      	beq.n	80081ca <_printf_common+0xb2>
 80081fc:	f109 0901 	add.w	r9, r9, #1
 8008200:	e7d8      	b.n	80081b4 <_printf_common+0x9c>
	...

08008204 <_printf_i>:
 8008204:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008208:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800820c:	460c      	mov	r4, r1
 800820e:	7e09      	ldrb	r1, [r1, #24]
 8008210:	b085      	sub	sp, #20
 8008212:	296e      	cmp	r1, #110	; 0x6e
 8008214:	4617      	mov	r7, r2
 8008216:	4606      	mov	r6, r0
 8008218:	4698      	mov	r8, r3
 800821a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800821c:	f000 80b3 	beq.w	8008386 <_printf_i+0x182>
 8008220:	d822      	bhi.n	8008268 <_printf_i+0x64>
 8008222:	2963      	cmp	r1, #99	; 0x63
 8008224:	d036      	beq.n	8008294 <_printf_i+0x90>
 8008226:	d80a      	bhi.n	800823e <_printf_i+0x3a>
 8008228:	2900      	cmp	r1, #0
 800822a:	f000 80b9 	beq.w	80083a0 <_printf_i+0x19c>
 800822e:	2958      	cmp	r1, #88	; 0x58
 8008230:	f000 8083 	beq.w	800833a <_printf_i+0x136>
 8008234:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008238:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800823c:	e032      	b.n	80082a4 <_printf_i+0xa0>
 800823e:	2964      	cmp	r1, #100	; 0x64
 8008240:	d001      	beq.n	8008246 <_printf_i+0x42>
 8008242:	2969      	cmp	r1, #105	; 0x69
 8008244:	d1f6      	bne.n	8008234 <_printf_i+0x30>
 8008246:	6820      	ldr	r0, [r4, #0]
 8008248:	6813      	ldr	r3, [r2, #0]
 800824a:	0605      	lsls	r5, r0, #24
 800824c:	f103 0104 	add.w	r1, r3, #4
 8008250:	d52a      	bpl.n	80082a8 <_printf_i+0xa4>
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	6011      	str	r1, [r2, #0]
 8008256:	2b00      	cmp	r3, #0
 8008258:	da03      	bge.n	8008262 <_printf_i+0x5e>
 800825a:	222d      	movs	r2, #45	; 0x2d
 800825c:	425b      	negs	r3, r3
 800825e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008262:	486f      	ldr	r0, [pc, #444]	; (8008420 <_printf_i+0x21c>)
 8008264:	220a      	movs	r2, #10
 8008266:	e039      	b.n	80082dc <_printf_i+0xd8>
 8008268:	2973      	cmp	r1, #115	; 0x73
 800826a:	f000 809d 	beq.w	80083a8 <_printf_i+0x1a4>
 800826e:	d808      	bhi.n	8008282 <_printf_i+0x7e>
 8008270:	296f      	cmp	r1, #111	; 0x6f
 8008272:	d020      	beq.n	80082b6 <_printf_i+0xb2>
 8008274:	2970      	cmp	r1, #112	; 0x70
 8008276:	d1dd      	bne.n	8008234 <_printf_i+0x30>
 8008278:	6823      	ldr	r3, [r4, #0]
 800827a:	f043 0320 	orr.w	r3, r3, #32
 800827e:	6023      	str	r3, [r4, #0]
 8008280:	e003      	b.n	800828a <_printf_i+0x86>
 8008282:	2975      	cmp	r1, #117	; 0x75
 8008284:	d017      	beq.n	80082b6 <_printf_i+0xb2>
 8008286:	2978      	cmp	r1, #120	; 0x78
 8008288:	d1d4      	bne.n	8008234 <_printf_i+0x30>
 800828a:	2378      	movs	r3, #120	; 0x78
 800828c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008290:	4864      	ldr	r0, [pc, #400]	; (8008424 <_printf_i+0x220>)
 8008292:	e055      	b.n	8008340 <_printf_i+0x13c>
 8008294:	6813      	ldr	r3, [r2, #0]
 8008296:	1d19      	adds	r1, r3, #4
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	6011      	str	r1, [r2, #0]
 800829c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80082a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80082a4:	2301      	movs	r3, #1
 80082a6:	e08c      	b.n	80083c2 <_printf_i+0x1be>
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	6011      	str	r1, [r2, #0]
 80082ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80082b0:	bf18      	it	ne
 80082b2:	b21b      	sxthne	r3, r3
 80082b4:	e7cf      	b.n	8008256 <_printf_i+0x52>
 80082b6:	6813      	ldr	r3, [r2, #0]
 80082b8:	6825      	ldr	r5, [r4, #0]
 80082ba:	1d18      	adds	r0, r3, #4
 80082bc:	6010      	str	r0, [r2, #0]
 80082be:	0628      	lsls	r0, r5, #24
 80082c0:	d501      	bpl.n	80082c6 <_printf_i+0xc2>
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	e002      	b.n	80082cc <_printf_i+0xc8>
 80082c6:	0668      	lsls	r0, r5, #25
 80082c8:	d5fb      	bpl.n	80082c2 <_printf_i+0xbe>
 80082ca:	881b      	ldrh	r3, [r3, #0]
 80082cc:	4854      	ldr	r0, [pc, #336]	; (8008420 <_printf_i+0x21c>)
 80082ce:	296f      	cmp	r1, #111	; 0x6f
 80082d0:	bf14      	ite	ne
 80082d2:	220a      	movne	r2, #10
 80082d4:	2208      	moveq	r2, #8
 80082d6:	2100      	movs	r1, #0
 80082d8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80082dc:	6865      	ldr	r5, [r4, #4]
 80082de:	60a5      	str	r5, [r4, #8]
 80082e0:	2d00      	cmp	r5, #0
 80082e2:	f2c0 8095 	blt.w	8008410 <_printf_i+0x20c>
 80082e6:	6821      	ldr	r1, [r4, #0]
 80082e8:	f021 0104 	bic.w	r1, r1, #4
 80082ec:	6021      	str	r1, [r4, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d13d      	bne.n	800836e <_printf_i+0x16a>
 80082f2:	2d00      	cmp	r5, #0
 80082f4:	f040 808e 	bne.w	8008414 <_printf_i+0x210>
 80082f8:	4665      	mov	r5, ip
 80082fa:	2a08      	cmp	r2, #8
 80082fc:	d10b      	bne.n	8008316 <_printf_i+0x112>
 80082fe:	6823      	ldr	r3, [r4, #0]
 8008300:	07db      	lsls	r3, r3, #31
 8008302:	d508      	bpl.n	8008316 <_printf_i+0x112>
 8008304:	6923      	ldr	r3, [r4, #16]
 8008306:	6862      	ldr	r2, [r4, #4]
 8008308:	429a      	cmp	r2, r3
 800830a:	bfde      	ittt	le
 800830c:	2330      	movle	r3, #48	; 0x30
 800830e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008312:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008316:	ebac 0305 	sub.w	r3, ip, r5
 800831a:	6123      	str	r3, [r4, #16]
 800831c:	f8cd 8000 	str.w	r8, [sp]
 8008320:	463b      	mov	r3, r7
 8008322:	aa03      	add	r2, sp, #12
 8008324:	4621      	mov	r1, r4
 8008326:	4630      	mov	r0, r6
 8008328:	f7ff fef6 	bl	8008118 <_printf_common>
 800832c:	3001      	adds	r0, #1
 800832e:	d14d      	bne.n	80083cc <_printf_i+0x1c8>
 8008330:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008334:	b005      	add	sp, #20
 8008336:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800833a:	4839      	ldr	r0, [pc, #228]	; (8008420 <_printf_i+0x21c>)
 800833c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008340:	6813      	ldr	r3, [r2, #0]
 8008342:	6821      	ldr	r1, [r4, #0]
 8008344:	1d1d      	adds	r5, r3, #4
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	6015      	str	r5, [r2, #0]
 800834a:	060a      	lsls	r2, r1, #24
 800834c:	d50b      	bpl.n	8008366 <_printf_i+0x162>
 800834e:	07ca      	lsls	r2, r1, #31
 8008350:	bf44      	itt	mi
 8008352:	f041 0120 	orrmi.w	r1, r1, #32
 8008356:	6021      	strmi	r1, [r4, #0]
 8008358:	b91b      	cbnz	r3, 8008362 <_printf_i+0x15e>
 800835a:	6822      	ldr	r2, [r4, #0]
 800835c:	f022 0220 	bic.w	r2, r2, #32
 8008360:	6022      	str	r2, [r4, #0]
 8008362:	2210      	movs	r2, #16
 8008364:	e7b7      	b.n	80082d6 <_printf_i+0xd2>
 8008366:	064d      	lsls	r5, r1, #25
 8008368:	bf48      	it	mi
 800836a:	b29b      	uxthmi	r3, r3
 800836c:	e7ef      	b.n	800834e <_printf_i+0x14a>
 800836e:	4665      	mov	r5, ip
 8008370:	fbb3 f1f2 	udiv	r1, r3, r2
 8008374:	fb02 3311 	mls	r3, r2, r1, r3
 8008378:	5cc3      	ldrb	r3, [r0, r3]
 800837a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800837e:	460b      	mov	r3, r1
 8008380:	2900      	cmp	r1, #0
 8008382:	d1f5      	bne.n	8008370 <_printf_i+0x16c>
 8008384:	e7b9      	b.n	80082fa <_printf_i+0xf6>
 8008386:	6813      	ldr	r3, [r2, #0]
 8008388:	6825      	ldr	r5, [r4, #0]
 800838a:	6961      	ldr	r1, [r4, #20]
 800838c:	1d18      	adds	r0, r3, #4
 800838e:	6010      	str	r0, [r2, #0]
 8008390:	0628      	lsls	r0, r5, #24
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	d501      	bpl.n	800839a <_printf_i+0x196>
 8008396:	6019      	str	r1, [r3, #0]
 8008398:	e002      	b.n	80083a0 <_printf_i+0x19c>
 800839a:	066a      	lsls	r2, r5, #25
 800839c:	d5fb      	bpl.n	8008396 <_printf_i+0x192>
 800839e:	8019      	strh	r1, [r3, #0]
 80083a0:	2300      	movs	r3, #0
 80083a2:	6123      	str	r3, [r4, #16]
 80083a4:	4665      	mov	r5, ip
 80083a6:	e7b9      	b.n	800831c <_printf_i+0x118>
 80083a8:	6813      	ldr	r3, [r2, #0]
 80083aa:	1d19      	adds	r1, r3, #4
 80083ac:	6011      	str	r1, [r2, #0]
 80083ae:	681d      	ldr	r5, [r3, #0]
 80083b0:	6862      	ldr	r2, [r4, #4]
 80083b2:	2100      	movs	r1, #0
 80083b4:	4628      	mov	r0, r5
 80083b6:	f7f7 ff13 	bl	80001e0 <memchr>
 80083ba:	b108      	cbz	r0, 80083c0 <_printf_i+0x1bc>
 80083bc:	1b40      	subs	r0, r0, r5
 80083be:	6060      	str	r0, [r4, #4]
 80083c0:	6863      	ldr	r3, [r4, #4]
 80083c2:	6123      	str	r3, [r4, #16]
 80083c4:	2300      	movs	r3, #0
 80083c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083ca:	e7a7      	b.n	800831c <_printf_i+0x118>
 80083cc:	6923      	ldr	r3, [r4, #16]
 80083ce:	462a      	mov	r2, r5
 80083d0:	4639      	mov	r1, r7
 80083d2:	4630      	mov	r0, r6
 80083d4:	47c0      	blx	r8
 80083d6:	3001      	adds	r0, #1
 80083d8:	d0aa      	beq.n	8008330 <_printf_i+0x12c>
 80083da:	6823      	ldr	r3, [r4, #0]
 80083dc:	079b      	lsls	r3, r3, #30
 80083de:	d413      	bmi.n	8008408 <_printf_i+0x204>
 80083e0:	68e0      	ldr	r0, [r4, #12]
 80083e2:	9b03      	ldr	r3, [sp, #12]
 80083e4:	4298      	cmp	r0, r3
 80083e6:	bfb8      	it	lt
 80083e8:	4618      	movlt	r0, r3
 80083ea:	e7a3      	b.n	8008334 <_printf_i+0x130>
 80083ec:	2301      	movs	r3, #1
 80083ee:	464a      	mov	r2, r9
 80083f0:	4639      	mov	r1, r7
 80083f2:	4630      	mov	r0, r6
 80083f4:	47c0      	blx	r8
 80083f6:	3001      	adds	r0, #1
 80083f8:	d09a      	beq.n	8008330 <_printf_i+0x12c>
 80083fa:	3501      	adds	r5, #1
 80083fc:	68e3      	ldr	r3, [r4, #12]
 80083fe:	9a03      	ldr	r2, [sp, #12]
 8008400:	1a9b      	subs	r3, r3, r2
 8008402:	42ab      	cmp	r3, r5
 8008404:	dcf2      	bgt.n	80083ec <_printf_i+0x1e8>
 8008406:	e7eb      	b.n	80083e0 <_printf_i+0x1dc>
 8008408:	2500      	movs	r5, #0
 800840a:	f104 0919 	add.w	r9, r4, #25
 800840e:	e7f5      	b.n	80083fc <_printf_i+0x1f8>
 8008410:	2b00      	cmp	r3, #0
 8008412:	d1ac      	bne.n	800836e <_printf_i+0x16a>
 8008414:	7803      	ldrb	r3, [r0, #0]
 8008416:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800841a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800841e:	e76c      	b.n	80082fa <_printf_i+0xf6>
 8008420:	08008a8d 	.word	0x08008a8d
 8008424:	08008a9e 	.word	0x08008a9e

08008428 <_sbrk_r>:
 8008428:	b538      	push	{r3, r4, r5, lr}
 800842a:	4c06      	ldr	r4, [pc, #24]	; (8008444 <_sbrk_r+0x1c>)
 800842c:	2300      	movs	r3, #0
 800842e:	4605      	mov	r5, r0
 8008430:	4608      	mov	r0, r1
 8008432:	6023      	str	r3, [r4, #0]
 8008434:	f7fa fb3e 	bl	8002ab4 <_sbrk>
 8008438:	1c43      	adds	r3, r0, #1
 800843a:	d102      	bne.n	8008442 <_sbrk_r+0x1a>
 800843c:	6823      	ldr	r3, [r4, #0]
 800843e:	b103      	cbz	r3, 8008442 <_sbrk_r+0x1a>
 8008440:	602b      	str	r3, [r5, #0]
 8008442:	bd38      	pop	{r3, r4, r5, pc}
 8008444:	20000790 	.word	0x20000790

08008448 <strncmp>:
 8008448:	b510      	push	{r4, lr}
 800844a:	b16a      	cbz	r2, 8008468 <strncmp+0x20>
 800844c:	3901      	subs	r1, #1
 800844e:	1884      	adds	r4, r0, r2
 8008450:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008454:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008458:	4293      	cmp	r3, r2
 800845a:	d103      	bne.n	8008464 <strncmp+0x1c>
 800845c:	42a0      	cmp	r0, r4
 800845e:	d001      	beq.n	8008464 <strncmp+0x1c>
 8008460:	2b00      	cmp	r3, #0
 8008462:	d1f5      	bne.n	8008450 <strncmp+0x8>
 8008464:	1a98      	subs	r0, r3, r2
 8008466:	bd10      	pop	{r4, pc}
 8008468:	4610      	mov	r0, r2
 800846a:	e7fc      	b.n	8008466 <strncmp+0x1e>

0800846c <__ascii_wctomb>:
 800846c:	b149      	cbz	r1, 8008482 <__ascii_wctomb+0x16>
 800846e:	2aff      	cmp	r2, #255	; 0xff
 8008470:	bf85      	ittet	hi
 8008472:	238a      	movhi	r3, #138	; 0x8a
 8008474:	6003      	strhi	r3, [r0, #0]
 8008476:	700a      	strbls	r2, [r1, #0]
 8008478:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800847c:	bf98      	it	ls
 800847e:	2001      	movls	r0, #1
 8008480:	4770      	bx	lr
 8008482:	4608      	mov	r0, r1
 8008484:	4770      	bx	lr
	...

08008488 <malloc>:
 8008488:	4b02      	ldr	r3, [pc, #8]	; (8008494 <malloc+0xc>)
 800848a:	4601      	mov	r1, r0
 800848c:	6818      	ldr	r0, [r3, #0]
 800848e:	f7ff bc97 	b.w	8007dc0 <_malloc_r>
 8008492:	bf00      	nop
 8008494:	2000000c 	.word	0x2000000c

08008498 <memmove>:
 8008498:	4288      	cmp	r0, r1
 800849a:	b510      	push	{r4, lr}
 800849c:	eb01 0302 	add.w	r3, r1, r2
 80084a0:	d807      	bhi.n	80084b2 <memmove+0x1a>
 80084a2:	1e42      	subs	r2, r0, #1
 80084a4:	4299      	cmp	r1, r3
 80084a6:	d00a      	beq.n	80084be <memmove+0x26>
 80084a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084ac:	f802 4f01 	strb.w	r4, [r2, #1]!
 80084b0:	e7f8      	b.n	80084a4 <memmove+0xc>
 80084b2:	4283      	cmp	r3, r0
 80084b4:	d9f5      	bls.n	80084a2 <memmove+0xa>
 80084b6:	1881      	adds	r1, r0, r2
 80084b8:	1ad2      	subs	r2, r2, r3
 80084ba:	42d3      	cmn	r3, r2
 80084bc:	d100      	bne.n	80084c0 <memmove+0x28>
 80084be:	bd10      	pop	{r4, pc}
 80084c0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80084c4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80084c8:	e7f7      	b.n	80084ba <memmove+0x22>

080084ca <__malloc_lock>:
 80084ca:	4770      	bx	lr

080084cc <__malloc_unlock>:
 80084cc:	4770      	bx	lr
	...

080084d0 <_free_r>:
 80084d0:	b538      	push	{r3, r4, r5, lr}
 80084d2:	4605      	mov	r5, r0
 80084d4:	2900      	cmp	r1, #0
 80084d6:	d045      	beq.n	8008564 <_free_r+0x94>
 80084d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084dc:	1f0c      	subs	r4, r1, #4
 80084de:	2b00      	cmp	r3, #0
 80084e0:	bfb8      	it	lt
 80084e2:	18e4      	addlt	r4, r4, r3
 80084e4:	f7ff fff1 	bl	80084ca <__malloc_lock>
 80084e8:	4a1f      	ldr	r2, [pc, #124]	; (8008568 <_free_r+0x98>)
 80084ea:	6813      	ldr	r3, [r2, #0]
 80084ec:	4610      	mov	r0, r2
 80084ee:	b933      	cbnz	r3, 80084fe <_free_r+0x2e>
 80084f0:	6063      	str	r3, [r4, #4]
 80084f2:	6014      	str	r4, [r2, #0]
 80084f4:	4628      	mov	r0, r5
 80084f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084fa:	f7ff bfe7 	b.w	80084cc <__malloc_unlock>
 80084fe:	42a3      	cmp	r3, r4
 8008500:	d90c      	bls.n	800851c <_free_r+0x4c>
 8008502:	6821      	ldr	r1, [r4, #0]
 8008504:	1862      	adds	r2, r4, r1
 8008506:	4293      	cmp	r3, r2
 8008508:	bf04      	itt	eq
 800850a:	681a      	ldreq	r2, [r3, #0]
 800850c:	685b      	ldreq	r3, [r3, #4]
 800850e:	6063      	str	r3, [r4, #4]
 8008510:	bf04      	itt	eq
 8008512:	1852      	addeq	r2, r2, r1
 8008514:	6022      	streq	r2, [r4, #0]
 8008516:	6004      	str	r4, [r0, #0]
 8008518:	e7ec      	b.n	80084f4 <_free_r+0x24>
 800851a:	4613      	mov	r3, r2
 800851c:	685a      	ldr	r2, [r3, #4]
 800851e:	b10a      	cbz	r2, 8008524 <_free_r+0x54>
 8008520:	42a2      	cmp	r2, r4
 8008522:	d9fa      	bls.n	800851a <_free_r+0x4a>
 8008524:	6819      	ldr	r1, [r3, #0]
 8008526:	1858      	adds	r0, r3, r1
 8008528:	42a0      	cmp	r0, r4
 800852a:	d10b      	bne.n	8008544 <_free_r+0x74>
 800852c:	6820      	ldr	r0, [r4, #0]
 800852e:	4401      	add	r1, r0
 8008530:	1858      	adds	r0, r3, r1
 8008532:	4282      	cmp	r2, r0
 8008534:	6019      	str	r1, [r3, #0]
 8008536:	d1dd      	bne.n	80084f4 <_free_r+0x24>
 8008538:	6810      	ldr	r0, [r2, #0]
 800853a:	6852      	ldr	r2, [r2, #4]
 800853c:	605a      	str	r2, [r3, #4]
 800853e:	4401      	add	r1, r0
 8008540:	6019      	str	r1, [r3, #0]
 8008542:	e7d7      	b.n	80084f4 <_free_r+0x24>
 8008544:	d902      	bls.n	800854c <_free_r+0x7c>
 8008546:	230c      	movs	r3, #12
 8008548:	602b      	str	r3, [r5, #0]
 800854a:	e7d3      	b.n	80084f4 <_free_r+0x24>
 800854c:	6820      	ldr	r0, [r4, #0]
 800854e:	1821      	adds	r1, r4, r0
 8008550:	428a      	cmp	r2, r1
 8008552:	bf04      	itt	eq
 8008554:	6811      	ldreq	r1, [r2, #0]
 8008556:	6852      	ldreq	r2, [r2, #4]
 8008558:	6062      	str	r2, [r4, #4]
 800855a:	bf04      	itt	eq
 800855c:	1809      	addeq	r1, r1, r0
 800855e:	6021      	streq	r1, [r4, #0]
 8008560:	605c      	str	r4, [r3, #4]
 8008562:	e7c7      	b.n	80084f4 <_free_r+0x24>
 8008564:	bd38      	pop	{r3, r4, r5, pc}
 8008566:	bf00      	nop
 8008568:	20000500 	.word	0x20000500

0800856c <_realloc_r>:
 800856c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800856e:	4607      	mov	r7, r0
 8008570:	4614      	mov	r4, r2
 8008572:	460e      	mov	r6, r1
 8008574:	b921      	cbnz	r1, 8008580 <_realloc_r+0x14>
 8008576:	4611      	mov	r1, r2
 8008578:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800857c:	f7ff bc20 	b.w	8007dc0 <_malloc_r>
 8008580:	b922      	cbnz	r2, 800858c <_realloc_r+0x20>
 8008582:	f7ff ffa5 	bl	80084d0 <_free_r>
 8008586:	4625      	mov	r5, r4
 8008588:	4628      	mov	r0, r5
 800858a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800858c:	f000 f814 	bl	80085b8 <_malloc_usable_size_r>
 8008590:	42a0      	cmp	r0, r4
 8008592:	d20f      	bcs.n	80085b4 <_realloc_r+0x48>
 8008594:	4621      	mov	r1, r4
 8008596:	4638      	mov	r0, r7
 8008598:	f7ff fc12 	bl	8007dc0 <_malloc_r>
 800859c:	4605      	mov	r5, r0
 800859e:	2800      	cmp	r0, #0
 80085a0:	d0f2      	beq.n	8008588 <_realloc_r+0x1c>
 80085a2:	4631      	mov	r1, r6
 80085a4:	4622      	mov	r2, r4
 80085a6:	f7fe fff2 	bl	800758e <memcpy>
 80085aa:	4631      	mov	r1, r6
 80085ac:	4638      	mov	r0, r7
 80085ae:	f7ff ff8f 	bl	80084d0 <_free_r>
 80085b2:	e7e9      	b.n	8008588 <_realloc_r+0x1c>
 80085b4:	4635      	mov	r5, r6
 80085b6:	e7e7      	b.n	8008588 <_realloc_r+0x1c>

080085b8 <_malloc_usable_size_r>:
 80085b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085bc:	1f18      	subs	r0, r3, #4
 80085be:	2b00      	cmp	r3, #0
 80085c0:	bfbc      	itt	lt
 80085c2:	580b      	ldrlt	r3, [r1, r0]
 80085c4:	18c0      	addlt	r0, r0, r3
 80085c6:	4770      	bx	lr

080085c8 <fmod>:
 80085c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80085cc:	ed2d 8b02 	vpush	{d8}
 80085d0:	b08b      	sub	sp, #44	; 0x2c
 80085d2:	ec55 4b10 	vmov	r4, r5, d0
 80085d6:	ec57 6b11 	vmov	r6, r7, d1
 80085da:	f000 f859 	bl	8008690 <__ieee754_fmod>
 80085de:	4b2a      	ldr	r3, [pc, #168]	; (8008688 <fmod+0xc0>)
 80085e0:	eeb0 8a40 	vmov.f32	s16, s0
 80085e4:	eef0 8a60 	vmov.f32	s17, s1
 80085e8:	f993 8000 	ldrsb.w	r8, [r3]
 80085ec:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 80085f0:	d030      	beq.n	8008654 <fmod+0x8c>
 80085f2:	4632      	mov	r2, r6
 80085f4:	463b      	mov	r3, r7
 80085f6:	4630      	mov	r0, r6
 80085f8:	4639      	mov	r1, r7
 80085fa:	f7f8 fa97 	bl	8000b2c <__aeabi_dcmpun>
 80085fe:	bb48      	cbnz	r0, 8008654 <fmod+0x8c>
 8008600:	4622      	mov	r2, r4
 8008602:	462b      	mov	r3, r5
 8008604:	4620      	mov	r0, r4
 8008606:	4629      	mov	r1, r5
 8008608:	f7f8 fa90 	bl	8000b2c <__aeabi_dcmpun>
 800860c:	4681      	mov	r9, r0
 800860e:	bb08      	cbnz	r0, 8008654 <fmod+0x8c>
 8008610:	2200      	movs	r2, #0
 8008612:	2300      	movs	r3, #0
 8008614:	4630      	mov	r0, r6
 8008616:	4639      	mov	r1, r7
 8008618:	f7f8 fa56 	bl	8000ac8 <__aeabi_dcmpeq>
 800861c:	b1d0      	cbz	r0, 8008654 <fmod+0x8c>
 800861e:	2301      	movs	r3, #1
 8008620:	9300      	str	r3, [sp, #0]
 8008622:	4b1a      	ldr	r3, [pc, #104]	; (800868c <fmod+0xc4>)
 8008624:	9301      	str	r3, [sp, #4]
 8008626:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800862a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800862e:	f8cd 9020 	str.w	r9, [sp, #32]
 8008632:	f1b8 0f00 	cmp.w	r8, #0
 8008636:	d116      	bne.n	8008666 <fmod+0x9e>
 8008638:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800863c:	4668      	mov	r0, sp
 800863e:	f000 f939 	bl	80088b4 <matherr>
 8008642:	b1d8      	cbz	r0, 800867c <fmod+0xb4>
 8008644:	9b08      	ldr	r3, [sp, #32]
 8008646:	b11b      	cbz	r3, 8008650 <fmod+0x88>
 8008648:	f7fd fd3c 	bl	80060c4 <__errno>
 800864c:	9b08      	ldr	r3, [sp, #32]
 800864e:	6003      	str	r3, [r0, #0]
 8008650:	ed9d 8b06 	vldr	d8, [sp, #24]
 8008654:	eeb0 0a48 	vmov.f32	s0, s16
 8008658:	eef0 0a68 	vmov.f32	s1, s17
 800865c:	b00b      	add	sp, #44	; 0x2c
 800865e:	ecbd 8b02 	vpop	{d8}
 8008662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008666:	2200      	movs	r2, #0
 8008668:	2300      	movs	r3, #0
 800866a:	4610      	mov	r0, r2
 800866c:	4619      	mov	r1, r3
 800866e:	f7f8 f8ed 	bl	800084c <__aeabi_ddiv>
 8008672:	f1b8 0f02 	cmp.w	r8, #2
 8008676:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800867a:	d1df      	bne.n	800863c <fmod+0x74>
 800867c:	f7fd fd22 	bl	80060c4 <__errno>
 8008680:	2321      	movs	r3, #33	; 0x21
 8008682:	6003      	str	r3, [r0, #0]
 8008684:	e7de      	b.n	8008644 <fmod+0x7c>
 8008686:	bf00      	nop
 8008688:	200001dc 	.word	0x200001dc
 800868c:	08008bb0 	.word	0x08008bb0

08008690 <__ieee754_fmod>:
 8008690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008694:	ec53 2b11 	vmov	r2, r3, d1
 8008698:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 800869c:	ea5e 0402 	orrs.w	r4, lr, r2
 80086a0:	ec51 0b10 	vmov	r0, r1, d0
 80086a4:	461e      	mov	r6, r3
 80086a6:	ee11 5a10 	vmov	r5, s2
 80086aa:	4694      	mov	ip, r2
 80086ac:	d00c      	beq.n	80086c8 <__ieee754_fmod+0x38>
 80086ae:	4c7a      	ldr	r4, [pc, #488]	; (8008898 <__ieee754_fmod+0x208>)
 80086b0:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 80086b4:	45a0      	cmp	r8, r4
 80086b6:	4689      	mov	r9, r1
 80086b8:	dc06      	bgt.n	80086c8 <__ieee754_fmod+0x38>
 80086ba:	4254      	negs	r4, r2
 80086bc:	4314      	orrs	r4, r2
 80086be:	4f77      	ldr	r7, [pc, #476]	; (800889c <__ieee754_fmod+0x20c>)
 80086c0:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 80086c4:	42bc      	cmp	r4, r7
 80086c6:	d909      	bls.n	80086dc <__ieee754_fmod+0x4c>
 80086c8:	f7f7 ff96 	bl	80005f8 <__aeabi_dmul>
 80086cc:	4602      	mov	r2, r0
 80086ce:	460b      	mov	r3, r1
 80086d0:	f7f8 f8bc 	bl	800084c <__aeabi_ddiv>
 80086d4:	ec41 0b10 	vmov	d0, r0, r1
 80086d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086dc:	45f0      	cmp	r8, lr
 80086de:	ee10 2a10 	vmov	r2, s0
 80086e2:	4607      	mov	r7, r0
 80086e4:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 80086e8:	dc0a      	bgt.n	8008700 <__ieee754_fmod+0x70>
 80086ea:	dbf3      	blt.n	80086d4 <__ieee754_fmod+0x44>
 80086ec:	42a8      	cmp	r0, r5
 80086ee:	d3f1      	bcc.n	80086d4 <__ieee754_fmod+0x44>
 80086f0:	d106      	bne.n	8008700 <__ieee754_fmod+0x70>
 80086f2:	496b      	ldr	r1, [pc, #428]	; (80088a0 <__ieee754_fmod+0x210>)
 80086f4:	0fe4      	lsrs	r4, r4, #31
 80086f6:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 80086fa:	e9d4 0100 	ldrd	r0, r1, [r4]
 80086fe:	e7e9      	b.n	80086d4 <__ieee754_fmod+0x44>
 8008700:	4b68      	ldr	r3, [pc, #416]	; (80088a4 <__ieee754_fmod+0x214>)
 8008702:	4598      	cmp	r8, r3
 8008704:	dc49      	bgt.n	800879a <__ieee754_fmod+0x10a>
 8008706:	f1b8 0f00 	cmp.w	r8, #0
 800870a:	d13d      	bne.n	8008788 <__ieee754_fmod+0xf8>
 800870c:	4866      	ldr	r0, [pc, #408]	; (80088a8 <__ieee754_fmod+0x218>)
 800870e:	4611      	mov	r1, r2
 8008710:	2900      	cmp	r1, #0
 8008712:	dc36      	bgt.n	8008782 <__ieee754_fmod+0xf2>
 8008714:	459e      	cmp	lr, r3
 8008716:	dc51      	bgt.n	80087bc <__ieee754_fmod+0x12c>
 8008718:	f1be 0f00 	cmp.w	lr, #0
 800871c:	d145      	bne.n	80087aa <__ieee754_fmod+0x11a>
 800871e:	4b62      	ldr	r3, [pc, #392]	; (80088a8 <__ieee754_fmod+0x218>)
 8008720:	4629      	mov	r1, r5
 8008722:	2900      	cmp	r1, #0
 8008724:	dc3e      	bgt.n	80087a4 <__ieee754_fmod+0x114>
 8008726:	4961      	ldr	r1, [pc, #388]	; (80088ac <__ieee754_fmod+0x21c>)
 8008728:	4288      	cmp	r0, r1
 800872a:	db4c      	blt.n	80087c6 <__ieee754_fmod+0x136>
 800872c:	f3c9 0113 	ubfx	r1, r9, #0, #20
 8008730:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008734:	4a5d      	ldr	r2, [pc, #372]	; (80088ac <__ieee754_fmod+0x21c>)
 8008736:	4293      	cmp	r3, r2
 8008738:	db59      	blt.n	80087ee <__ieee754_fmod+0x15e>
 800873a:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800873e:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8008742:	1ac0      	subs	r0, r0, r3
 8008744:	1b8a      	subs	r2, r1, r6
 8008746:	eba7 050c 	sub.w	r5, r7, ip
 800874a:	2800      	cmp	r0, #0
 800874c:	d166      	bne.n	800881c <__ieee754_fmod+0x18c>
 800874e:	4567      	cmp	r7, ip
 8008750:	bf38      	it	cc
 8008752:	f102 32ff 	addcc.w	r2, r2, #4294967295	; 0xffffffff
 8008756:	2a00      	cmp	r2, #0
 8008758:	bfbc      	itt	lt
 800875a:	463d      	movlt	r5, r7
 800875c:	460a      	movlt	r2, r1
 800875e:	ea52 0105 	orrs.w	r1, r2, r5
 8008762:	d0c6      	beq.n	80086f2 <__ieee754_fmod+0x62>
 8008764:	494f      	ldr	r1, [pc, #316]	; (80088a4 <__ieee754_fmod+0x214>)
 8008766:	428a      	cmp	r2, r1
 8008768:	dd6d      	ble.n	8008846 <__ieee754_fmod+0x1b6>
 800876a:	4950      	ldr	r1, [pc, #320]	; (80088ac <__ieee754_fmod+0x21c>)
 800876c:	428b      	cmp	r3, r1
 800876e:	db70      	blt.n	8008852 <__ieee754_fmod+0x1c2>
 8008770:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 8008774:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8008778:	4314      	orrs	r4, r2
 800877a:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 800877e:	4628      	mov	r0, r5
 8008780:	e7a8      	b.n	80086d4 <__ieee754_fmod+0x44>
 8008782:	3801      	subs	r0, #1
 8008784:	0049      	lsls	r1, r1, #1
 8008786:	e7c3      	b.n	8008710 <__ieee754_fmod+0x80>
 8008788:	4848      	ldr	r0, [pc, #288]	; (80088ac <__ieee754_fmod+0x21c>)
 800878a:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 800878e:	0049      	lsls	r1, r1, #1
 8008790:	2900      	cmp	r1, #0
 8008792:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8008796:	dcfa      	bgt.n	800878e <__ieee754_fmod+0xfe>
 8008798:	e7bc      	b.n	8008714 <__ieee754_fmod+0x84>
 800879a:	ea4f 5028 	mov.w	r0, r8, asr #20
 800879e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 80087a2:	e7b7      	b.n	8008714 <__ieee754_fmod+0x84>
 80087a4:	3b01      	subs	r3, #1
 80087a6:	0049      	lsls	r1, r1, #1
 80087a8:	e7bb      	b.n	8008722 <__ieee754_fmod+0x92>
 80087aa:	4b40      	ldr	r3, [pc, #256]	; (80088ac <__ieee754_fmod+0x21c>)
 80087ac:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 80087b0:	0049      	lsls	r1, r1, #1
 80087b2:	2900      	cmp	r1, #0
 80087b4:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80087b8:	dcfa      	bgt.n	80087b0 <__ieee754_fmod+0x120>
 80087ba:	e7b4      	b.n	8008726 <__ieee754_fmod+0x96>
 80087bc:	ea4f 532e 	mov.w	r3, lr, asr #20
 80087c0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80087c4:	e7af      	b.n	8008726 <__ieee754_fmod+0x96>
 80087c6:	1a0f      	subs	r7, r1, r0
 80087c8:	2f1f      	cmp	r7, #31
 80087ca:	dc0a      	bgt.n	80087e2 <__ieee754_fmod+0x152>
 80087cc:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 80087d0:	fa08 f807 	lsl.w	r8, r8, r7
 80087d4:	fa22 f101 	lsr.w	r1, r2, r1
 80087d8:	ea41 0108 	orr.w	r1, r1, r8
 80087dc:	fa02 f707 	lsl.w	r7, r2, r7
 80087e0:	e7a8      	b.n	8008734 <__ieee754_fmod+0xa4>
 80087e2:	4933      	ldr	r1, [pc, #204]	; (80088b0 <__ieee754_fmod+0x220>)
 80087e4:	1a09      	subs	r1, r1, r0
 80087e6:	fa02 f101 	lsl.w	r1, r2, r1
 80087ea:	2700      	movs	r7, #0
 80087ec:	e7a2      	b.n	8008734 <__ieee754_fmod+0xa4>
 80087ee:	eba2 0c03 	sub.w	ip, r2, r3
 80087f2:	f1bc 0f1f 	cmp.w	ip, #31
 80087f6:	dc0a      	bgt.n	800880e <__ieee754_fmod+0x17e>
 80087f8:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 80087fc:	fa0e fe0c 	lsl.w	lr, lr, ip
 8008800:	fa25 f606 	lsr.w	r6, r5, r6
 8008804:	ea46 060e 	orr.w	r6, r6, lr
 8008808:	fa05 fc0c 	lsl.w	ip, r5, ip
 800880c:	e799      	b.n	8008742 <__ieee754_fmod+0xb2>
 800880e:	4e28      	ldr	r6, [pc, #160]	; (80088b0 <__ieee754_fmod+0x220>)
 8008810:	1af6      	subs	r6, r6, r3
 8008812:	fa05 f606 	lsl.w	r6, r5, r6
 8008816:	f04f 0c00 	mov.w	ip, #0
 800881a:	e792      	b.n	8008742 <__ieee754_fmod+0xb2>
 800881c:	4567      	cmp	r7, ip
 800881e:	bf38      	it	cc
 8008820:	f102 32ff 	addcc.w	r2, r2, #4294967295	; 0xffffffff
 8008824:	2a00      	cmp	r2, #0
 8008826:	da05      	bge.n	8008834 <__ieee754_fmod+0x1a4>
 8008828:	0ffa      	lsrs	r2, r7, #31
 800882a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800882e:	007f      	lsls	r7, r7, #1
 8008830:	3801      	subs	r0, #1
 8008832:	e787      	b.n	8008744 <__ieee754_fmod+0xb4>
 8008834:	ea52 0105 	orrs.w	r1, r2, r5
 8008838:	f43f af5b 	beq.w	80086f2 <__ieee754_fmod+0x62>
 800883c:	0fe9      	lsrs	r1, r5, #31
 800883e:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 8008842:	006f      	lsls	r7, r5, #1
 8008844:	e7f4      	b.n	8008830 <__ieee754_fmod+0x1a0>
 8008846:	0fe8      	lsrs	r0, r5, #31
 8008848:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800884c:	006d      	lsls	r5, r5, #1
 800884e:	3b01      	subs	r3, #1
 8008850:	e789      	b.n	8008766 <__ieee754_fmod+0xd6>
 8008852:	1ac9      	subs	r1, r1, r3
 8008854:	2914      	cmp	r1, #20
 8008856:	dc0a      	bgt.n	800886e <__ieee754_fmod+0x1de>
 8008858:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800885c:	fa02 f303 	lsl.w	r3, r2, r3
 8008860:	40cd      	lsrs	r5, r1
 8008862:	432b      	orrs	r3, r5
 8008864:	410a      	asrs	r2, r1
 8008866:	ea42 0104 	orr.w	r1, r2, r4
 800886a:	4618      	mov	r0, r3
 800886c:	e732      	b.n	80086d4 <__ieee754_fmod+0x44>
 800886e:	291f      	cmp	r1, #31
 8008870:	dc07      	bgt.n	8008882 <__ieee754_fmod+0x1f2>
 8008872:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 8008876:	40cd      	lsrs	r5, r1
 8008878:	fa02 f303 	lsl.w	r3, r2, r3
 800887c:	432b      	orrs	r3, r5
 800887e:	4622      	mov	r2, r4
 8008880:	e7f1      	b.n	8008866 <__ieee754_fmod+0x1d6>
 8008882:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8008886:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800888a:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800888e:	33e2      	adds	r3, #226	; 0xe2
 8008890:	fa42 f303 	asr.w	r3, r2, r3
 8008894:	e7f3      	b.n	800887e <__ieee754_fmod+0x1ee>
 8008896:	bf00      	nop
 8008898:	7fefffff 	.word	0x7fefffff
 800889c:	7ff00000 	.word	0x7ff00000
 80088a0:	08008bb8 	.word	0x08008bb8
 80088a4:	000fffff 	.word	0x000fffff
 80088a8:	fffffbed 	.word	0xfffffbed
 80088ac:	fffffc02 	.word	0xfffffc02
 80088b0:	fffffbe2 	.word	0xfffffbe2

080088b4 <matherr>:
 80088b4:	2000      	movs	r0, #0
 80088b6:	4770      	bx	lr

080088b8 <_init>:
 80088b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ba:	bf00      	nop
 80088bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088be:	bc08      	pop	{r3}
 80088c0:	469e      	mov	lr, r3
 80088c2:	4770      	bx	lr

080088c4 <_fini>:
 80088c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088c6:	bf00      	nop
 80088c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088ca:	bc08      	pop	{r3}
 80088cc:	469e      	mov	lr, r3
 80088ce:	4770      	bx	lr
