
*** Running vivado
    with args -log nexysA7fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexysA7fpga.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nexysA7fpga.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PortlandState/ECE_544/Labs/project_1/Project_1.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PortlandState/ECE_544/Labs/project_1/ece544ip_v2021'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PortlandState/ECE_544/Labs/project_1/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.cache/ip 
Command: synth_design -top nexysA7fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.141 ; gain = 82.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexysA7fpga' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:15]
INFO: [Synth 8-6157] synthesizing module 'PmodJSTK_Demo' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/PmodJSTK_Demo.v:38]
INFO: [Synth 8-6157] synthesizing module 'PmodJSTK' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/PmodJSTK.v:25]
INFO: [Synth 8-6157] synthesizing module 'spiCtrl' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/spiCtrl.v:28]
	Parameter Idle bound to: 3'b000 
	Parameter Init bound to: 3'b001 
	Parameter Wait bound to: 3'b010 
	Parameter Check bound to: 3'b011 
	Parameter Done bound to: 3'b100 
	Parameter byteEndVal bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'spiCtrl' (1#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/spiCtrl.v:28]
INFO: [Synth 8-6157] synthesizing module 'spiMode0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/spiMode0.v:38]
	Parameter Idle bound to: 2'b00 
	Parameter Init bound to: 2'b01 
	Parameter RxTx bound to: 2'b10 
	Parameter Done bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/spiMode0.v:143]
INFO: [Synth 8-6155] done synthesizing module 'spiMode0' (2#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/spiMode0.v:38]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv_66_67kHz' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/ClkDiv_66_67kHz.v:20]
	Parameter cntEndVal bound to: 10'b1011101110 
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv_66_67kHz' (3#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/ClkDiv_66_67kHz.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PmodJSTK' (4#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/PmodJSTK.v:25]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv_5Hz' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/ClkDiv_5Hz.v:20]
	Parameter cntEndVal bound to: 24'b100110001001011010000000 
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv_5Hz' (5#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/ClkDiv_5Hz.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PmodJSTK_Demo' (6#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/PmodJSTK_Demo.v:38]
INFO: [Synth 8-6157] synthesizing module 'jstk_data_decoder' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/jstk_data_decoder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'jstk_data_decoder' (7#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/jstk_data_decoder.v:25]
INFO: [Synth 8-6157] synthesizing module 'pmod_step_interface' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/pmod_step_interface.v:26]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/clock_div.v:25]
	Parameter define_speed bound to: 26'b00000000110000110101000000 
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (8#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/clock_div.v:25]
INFO: [Synth 8-6157] synthesizing module 'pmod_step_driver' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/pmod_step_driver.v:24]
	Parameter sig4 bound to: 3'b001 
	Parameter sig3 bound to: 3'b011 
	Parameter sig2 bound to: 3'b010 
	Parameter sig1 bound to: 3'b110 
	Parameter sig0 bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'pmod_step_driver' (9#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/pmod_step_driver.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pmod_step_interface' (10#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Demo Hardware/pmod_step_interface.v:26]
INFO: [Synth 8-6157] synthesizing module 'embsys' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:13]
INFO: [Synth 8-6157] synthesizing module 'embsys_PmodOLEDrgb_0_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_PmodOLEDrgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_PmodOLEDrgb_0_0' (11#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_PmodOLEDrgb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_gpio_0_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_gpio_0_0' (12#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_gpio_green_low_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_axi_gpio_green_low_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_gpio_green_low_0' (13#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_axi_gpio_green_low_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_gpio_1_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_gpio_1_0' (14#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_timer_0_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_timer_0_0' (15#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout1' of module 'embsys_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:591]
WARNING: [Synth 8-7071] port 'pwm0' of module 'embsys_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:591]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'embsys_axi_timer_0_0' has 26 connections declared, but only 24 given [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:591]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_uartlite_0_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_uartlite_0_0' (16#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'embsys_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:616]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'embsys_axi_uartlite_0_0' has 22 connections declared, but only 21 given [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:616]
INFO: [Synth 8-6157] synthesizing module 'embsys_clk_wiz_1_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'embsys_clk_wiz_1_0' (17#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'embsys_fit_timer_0_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_fit_timer_0_0' (18#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_mdm_1_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_mdm_1_0' (19#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_mdm_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt' of module 'embsys_mdm_1_0' is unconnected for instance 'mdm_1' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:648]
WARNING: [Synth 8-7023] instance 'mdm_1' of module 'embsys_mdm_1_0' has 30 connections declared, but only 29 given [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:648]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_0' (20#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_axi_intc_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_axi_intc_0' (21#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_axi_periph_0' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:1106]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_OEGTNN' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_OEGTNN' (22#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3336]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1X988FM' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3468]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1X988FM' (23#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3468]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1LSUSSG' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3600]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1LSUSSG' (24#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3600]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_Z0V64X' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3732]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_Z0V64X' (25#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3732]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_10K59R8' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3864]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_10K59R8' (26#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3864]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_CO79RP' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3996]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_CO79RP' (27#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:3996]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_17TSQV' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4142]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_17TSQV' (28#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4142]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1B6JKGM' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4288]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1B6JKGM' (29#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4288]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_A8EFSC' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4434]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_A8EFSC' (30#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4434]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_12FSMBH' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4580]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_12FSMBH' (31#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4580]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_1LSYS80' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4712]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1LSYS80' (32#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4712]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_Z0XR01' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4858]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_Z0XR01' (33#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4858]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_OEKHZ7' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4990]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_OEKHZ7' (34#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:4990]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1X9AI6Q' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5136]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1X9AI6Q' (35#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5136]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_17X7MV' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5282]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_17X7MV' (36#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5282]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_QRRRG2' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5662]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_QRRRG2' (37#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5662]
INFO: [Synth 8-6157] synthesizing module 'embsys_xbar_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_xbar_0' (38#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_axi_periph_0' (39#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:1106]
WARNING: [Synth 8-7071] port 'M06_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M06_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M06_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M06_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M06_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M06_AXI_awvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M06_AXI_bready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M06_AXI_rready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M06_AXI_wdata' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M06_AXI_wstrb' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M06_AXI_wvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_awvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_bready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_rready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_wdata' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_wstrb' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M10_AXI_wvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_awvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_bready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_rready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_wdata' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_wstrb' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M12_AXI_wvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_awvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_bready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_rready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_wdata' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_wstrb' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M13_AXI_wvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_awvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_bready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_rready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_wdata' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_wstrb' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7071] port 'M14_AXI_wvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'embsys_microblaze_0_axi_periph_0' has 324 connections declared, but only 269 given [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:759]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1SR2TDT' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5428]
INFO: [Synth 8-6157] synthesizing module 'embsys_dlmb_bram_if_cntlr_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_dlmb_bram_if_cntlr_0' (40#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_dlmb_v10_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_dlmb_v10_0' (41#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'embsys_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5574]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'embsys_dlmb_v10_0' has 25 connections declared, but only 24 given [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5574]
INFO: [Synth 8-6157] synthesizing module 'embsys_ilmb_bram_if_cntlr_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_ilmb_bram_if_cntlr_0' (42#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_ilmb_v10_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_ilmb_v10_0' (43#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'embsys_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5620]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'embsys_ilmb_v10_0' has 25 connections declared, but only 24 given [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5620]
INFO: [Synth 8-6157] synthesizing module 'embsys_lmb_bram_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_lmb_bram_0' (44#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'embsys_lmb_bram_0' is unconnected for instance 'lmb_bram' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5645]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'embsys_lmb_bram_0' is unconnected for instance 'lmb_bram' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5645]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'embsys_lmb_bram_0' has 16 connections declared, but only 14 given [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5645]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1SR2TDT' (45#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:5428]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_xlconcat_0' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/synth/embsys_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (46#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_xlconcat_0' (47#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/synth/embsys_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'embsys_nexys4io_0_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_nexys4io_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_nexys4io_0_0' (48#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_nexys4io_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_rst_clk_wiz_1_100M_0' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_rst_clk_wiz_1_100M_0' (49#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/.Xil/Vivado-42152-RUN-20/realtime/embsys_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'embsys_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:1094]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'embsys_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:1094]
INFO: [Synth 8-6155] done synthesizing module 'embsys' (50#1) [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/synth/embsys.v:13]
WARNING: [Synth 8-689] width (1) of port connection 'led_0' does not match port width (16) of module 'embsys' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:192]
WARNING: [Synth 8-7071] port 'RGB1_Blue_0' of module 'embsys' is unconnected for instance 'EMBSYS' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
WARNING: [Synth 8-7071] port 'RGB1_Green_0' of module 'embsys' is unconnected for instance 'EMBSYS' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
WARNING: [Synth 8-7071] port 'RGB1_Red_0' of module 'embsys' is unconnected for instance 'EMBSYS' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
WARNING: [Synth 8-7071] port 'RGB2_Blue_0' of module 'embsys' is unconnected for instance 'EMBSYS' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
WARNING: [Synth 8-7071] port 'RGB2_Green_0' of module 'embsys' is unconnected for instance 'EMBSYS' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
WARNING: [Synth 8-7071] port 'RGB2_Red_0' of module 'embsys' is unconnected for instance 'EMBSYS' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
WARNING: [Synth 8-7071] port 'gpio_relay_i_tri_i' of module 'embsys' is unconnected for instance 'EMBSYS' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
WARNING: [Synth 8-7071] port 'gpio_stepx_i_tri_i' of module 'embsys' is unconnected for instance 'EMBSYS' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
WARNING: [Synth 8-7071] port 'gpio_stepy_i_tri_i' of module 'embsys' is unconnected for instance 'EMBSYS' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
WARNING: [Synth 8-7071] port 'gpio_stepz_i_tri_i' of module 'embsys' is unconnected for instance 'EMBSYS' [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
WARNING: [Synth 8-7023] instance 'EMBSYS' of module 'embsys' has 51 connections declared, but only 41 given [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:159]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (51#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'nexysA7fpga' (52#1) [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/sources_1/imports/hardware/nexysA7fpga.sv:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.172 ; gain = 152.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.172 ; gain = 152.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.172 ; gain = 152.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1279.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0/embsys_microblaze_0_0_in_context.xdc] for cell 'EMBSYS/microblaze_0'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0/embsys_microblaze_0_0_in_context.xdc] for cell 'EMBSYS/microblaze_0'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0_in_context.xdc] for cell 'EMBSYS/axi_gpio_0'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0_in_context.xdc] for cell 'EMBSYS/axi_gpio_0'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0/embsys_axi_timer_0_0_in_context.xdc] for cell 'EMBSYS/axi_timer_0'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0/embsys_axi_timer_0_0_in_context.xdc] for cell 'EMBSYS/axi_timer_0'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0/embsys_fit_timer_0_0_in_context.xdc] for cell 'EMBSYS/fit_timer_0'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0/embsys_fit_timer_0_0_in_context.xdc] for cell 'EMBSYS/fit_timer_0'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0_in_context.xdc] for cell 'EMBSYS/axi_uartlite_0'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0_in_context.xdc] for cell 'EMBSYS/axi_uartlite_0'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_nexys4io_0_0/embsys_nexys4io_0_0/embsys_nexys4io_0_0_in_context.xdc] for cell 'EMBSYS/nexys4io_0'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_nexys4io_0_0/embsys_nexys4io_0_0/embsys_nexys4io_0_0_in_context.xdc] for cell 'EMBSYS/nexys4io_0'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_dlmb_v10_0/embsys_dlmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_dlmb_v10_0/embsys_dlmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_ilmb_v10_0/embsys_ilmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_ilmb_v10_0/embsys_ilmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_lmb_bram_0/embsys_lmb_bram_0/embsys_lmb_bram_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_lmb_bram_0/embsys_lmb_bram_0/embsys_lmb_bram_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_xbar_0/embsys_xbar_0/embsys_xbar_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_xbar_0/embsys_xbar_0/embsys_xbar_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_intc'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_intc'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0/embsys_mdm_1_0_in_context.xdc] for cell 'EMBSYS/mdm_1'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0/embsys_mdm_1_0_in_context.xdc] for cell 'EMBSYS/mdm_1'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc] for cell 'EMBSYS/clk_wiz_1'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc] for cell 'EMBSYS/clk_wiz_1'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'EMBSYS/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'EMBSYS/rst_clk_wiz_1_100M'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/embsys_PmodOLEDrgb_0_0/embsys_PmodOLEDrgb_0_0_in_context.xdc] for cell 'EMBSYS/PmodOLEDrgb_0'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/embsys_PmodOLEDrgb_0_0/embsys_PmodOLEDrgb_0_0_in_context.xdc] for cell 'EMBSYS/PmodOLEDrgb_0'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_1_0/embsys_axi_gpio_1_0/embsys_axi_gpio_1_0_in_context.xdc] for cell 'EMBSYS/axi_gpio_stepz_relay'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_1_0/embsys_axi_gpio_1_0/embsys_axi_gpio_1_0_in_context.xdc] for cell 'EMBSYS/axi_gpio_stepz_relay'
Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_green_low_0/embsys_axi_gpio_green_low_0/embsys_axi_gpio_1_0_in_context.xdc] for cell 'EMBSYS/axi_gpio_stepxy'
Finished Parsing XDC File [d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_green_low_0/embsys_axi_gpio_green_low_0/embsys_axi_gpio_1_0_in_context.xdc] for cell 'EMBSYS/axi_gpio_stepxy'
Parsing XDC File [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:227]
Finished Parsing XDC File [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/nexysA7fpga_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexysA7fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexysA7fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1392.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1392.301 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'EMBSYS/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/fit_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/nexys4io_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/PmodOLEDrgb_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/axi_gpio_stepz_relay. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/axi_gpio_stepxy. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'spiCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'spiMode0'
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'pmod_step_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                            00001 |                              000
                    Init |                            00010 |                              001
                    Wait |                            00100 |                              010
                   Check |                            01000 |                              011
                    Done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'one-hot' in module 'spiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                    Init |                               01 |                               01
                    RxTx |                               10 |                               10
                    Done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'sequential' in module 'spiMode0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    sig0 |                              000 |                              000
                    sig1 |                              001 |                              110
                    sig2 |                              010 |                              010
                    sig3 |                              011 |                              011
                    sig4 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'pmod_step_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input   40 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 33    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |embsys_xbar_0                  |         1|
|2     |embsys_PmodOLEDrgb_0_0         |         1|
|3     |embsys_axi_gpio_0_0            |         1|
|4     |embsys_axi_gpio_green_low_0    |         1|
|5     |embsys_axi_gpio_1_0            |         1|
|6     |embsys_axi_timer_0_0           |         1|
|7     |embsys_axi_uartlite_0_0        |         1|
|8     |embsys_clk_wiz_1_0             |         1|
|9     |embsys_fit_timer_0_0           |         1|
|10    |embsys_mdm_1_0                 |         1|
|11    |embsys_microblaze_0_0          |         1|
|12    |embsys_microblaze_0_axi_intc_0 |         1|
|13    |embsys_nexys4io_0_0            |         1|
|14    |embsys_rst_clk_wiz_1_100M_0    |         1|
|15    |embsys_dlmb_bram_if_cntlr_0    |         1|
|16    |embsys_dlmb_v10_0              |         1|
|17    |embsys_ilmb_bram_if_cntlr_0    |         1|
|18    |embsys_ilmb_v10_0              |         1|
|19    |embsys_lmb_bram_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |embsys_PmodOLEDrgb_0         |     1|
|2     |embsys_axi_gpio_0            |     1|
|3     |embsys_axi_gpio_1            |     1|
|4     |embsys_axi_gpio_green_low    |     1|
|5     |embsys_axi_timer_0           |     1|
|6     |embsys_axi_uartlite_0        |     1|
|7     |embsys_clk_wiz_1             |     1|
|8     |embsys_dlmb_bram_if_cntlr    |     1|
|9     |embsys_dlmb_v10              |     1|
|10    |embsys_fit_timer_0           |     1|
|11    |embsys_ilmb_bram_if_cntlr    |     1|
|12    |embsys_ilmb_v10              |     1|
|13    |embsys_lmb_bram              |     1|
|14    |embsys_mdm_1                 |     1|
|15    |embsys_microblaze_0          |     1|
|16    |embsys_microblaze_0_axi_intc |     1|
|17    |embsys_nexys4io_0            |     1|
|18    |embsys_rst_clk_wiz_1_100M    |     1|
|19    |embsys_xbar                  |     1|
|20    |BUFG                         |     1|
|21    |CARRY4                       |    20|
|22    |LUT1                         |     1|
|23    |LUT2                         |    51|
|24    |LUT3                         |    95|
|25    |LUT4                         |    21|
|26    |LUT5                         |    13|
|27    |LUT6                         |    23|
|28    |FDCE                         |    60|
|29    |FDRE                         |   129|
|30    |FDSE                         |     2|
|31    |IBUF                         |    24|
|32    |IOBUF                        |     8|
|33    |OBUF                         |    47|
|34    |OBUFT                        |     8|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1397.238 ; gain = 270.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1397.238 ; gain = 152.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1397.238 ; gain = 270.848
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1397.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1409.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1409.711 ; gain = 283.320
INFO: [Common 17-1381] The checkpoint 'D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/Vivado_FinalProject.runs/synth_1/nexysA7fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nexysA7fpga_utilization_synth.rpt -pb nexysA7fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  4 16:45:40 2022...
