{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1391778009754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1391778009754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 14:00:08 2014 " "Processing started: Fri Feb 07 14:00:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1391778009754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1391778009754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ABS -c ABS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ABS -c ABS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1391778009754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1391778012437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absmain.bdf 1 1 " "Found 1 design units, including 1 entities, in source file absmain.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 absMain " "Found entity 1: absMain" {  } { { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778013701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778013701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlBlock " "Found entity 1: controlBlock" {  } { { "controlBlock.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/controlBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778013716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778013716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abscontrolvr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file abscontrolvr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 absControlVR " "Found entity 1: absControlVR" {  } { { "absControlVR.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlVR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778013732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778013732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abscontrolhr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file abscontrolhr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 absControlHR " "Found entity 1: absControlHR" {  } { { "absControlHR.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlHR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778013747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778013747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abscontrolvl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file abscontrolvl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 absControlVL " "Found entity 1: absControlVL" {  } { { "absControlVL.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlVL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778013779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778013779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abscontrolhl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file abscontrolhl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 absControlHL " "Found entity 1: absControlHL" {  } { { "absControlHL.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlHL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778013857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778013857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT-lutbehavior " "Found design unit 1: LUT-lutbehavior" {  } { { "LUT.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/LUT.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018053 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/LUT.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_point_lib/float_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_point_lib/float_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_pkg " "Found design unit 1: float_pkg" {  } { { "fixed_point_lib/float_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/float_pkg_c.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018147 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 float_pkg-body " "Found design unit 2: float_pkg-body" {  } { { "fixed_point_lib/float_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/float_pkg_c.vhdl" 1006 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_point_lib/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_point_lib/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018272 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 1467 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_point_lib/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file fixed_point_lib/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "fixed_point_lib/fixed_float_types_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lutmultiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lutmultiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lutmultiplexer-lutmultiplexerbehavior " "Found design unit 1: lutmultiplexer-lutmultiplexerbehavior" {  } { { "lutmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/lutmultiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018428 ""} { "Info" "ISGN_ENTITY_NAME" "1 lutmultiplexer " "Found entity 1: lutmultiplexer" {  } { { "lutmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/lutmultiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsensorreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gsensorreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gSensorReader-behavior " "Found design unit 1: gSensorReader-behavior" {  } { { "gSensorReader.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/gSensorReader.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018443 ""} { "Info" "ISGN_ENTITY_NAME" "1 gSensorReader " "Found entity 1: gSensorReader" {  } { { "gSensorReader.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/gSensorReader.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatoserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datatoserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataToSerial-behavior " "Found design unit 1: dataToSerial-behavior" {  } { { "dataToSerial.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dataToSerial.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018521 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataToSerial " "Found entity 1: dataToSerial" {  } { { "dataToSerial.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dataToSerial.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider100k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider100k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockdividerdebug-clockdividerdebugbehaviour " "Found design unit 1: clockdividerdebug-clockdividerdebugbehaviour" {  } { { "clockdivider100k.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/clockdivider100k.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018552 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockdividerdebug " "Found entity 1: clockdividerdebug" {  } { { "clockdivider100k.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/clockdivider100k.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockdivider-clockdividerbehaviour " "Found design unit 1: clockdivider-clockdividerbehaviour" {  } { { "clockdivider.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/clockdivider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018584 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "clockdivider.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/clockdivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breakcontrolright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breakcontrolright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breakControlRight-breakControlRightBehavior " "Found design unit 1: breakControlRight-breakControlRightBehavior" {  } { { "breakControlRight.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/breakControlRight.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018630 ""} { "Info" "ISGN_ENTITY_NAME" "1 breakControlRight " "Found entity 1: breakControlRight" {  } { { "breakControlRight.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/breakControlRight.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breakcontrolleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breakcontrolleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breakControlLeft-breakControlLeftBehavior " "Found design unit 1: breakControlLeft-breakControlLeftBehavior" {  } { { "breakControlLeft.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/breakControlLeft.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018662 ""} { "Info" "ISGN_ENTITY_NAME" "1 breakControlLeft " "Found entity 1: breakControlLeft" {  } { { "breakControlLeft.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/breakControlLeft.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockcomparatorvr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockcomparatorvr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockComparatorVR-blockComparatorVRBehavior " "Found design unit 1: blockComparatorVR-blockComparatorVRBehavior" {  } { { "blockComparatorVR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorVR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018677 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockComparatorVR " "Found entity 1: blockComparatorVR" {  } { { "blockComparatorVR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorVR.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockcomparatorvl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockcomparatorvl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockComparatorVL-blockComparatorVLbehavior " "Found design unit 1: blockComparatorVL-blockComparatorVLbehavior" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorVL.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018724 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockComparatorVL " "Found entity 1: blockComparatorVL" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorVL.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockcomparatorhr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockcomparatorhr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockComparatorHR-blockComparatorHRBehavior " "Found design unit 1: blockComparatorHR-blockComparatorHRBehavior" {  } { { "blockComparatorHR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorHR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018771 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockComparatorHR " "Found entity 1: blockComparatorHR" {  } { { "blockComparatorHR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorHR.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockcomparatorhl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockcomparatorhl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockComparatorHL-blockComparatorHLbehavior " "Found design unit 1: blockComparatorHL-blockComparatorHLbehavior" {  } { { "blockComparatorHL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorHL.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018849 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockComparatorHL " "Found entity 1: blockComparatorHL" {  } { { "blockComparatorHL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorHL.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpmmeasure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rpmmeasure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rpmMeasure-rpmMeasureBehavior " "Found design unit 1: rpmMeasure-rpmMeasureBehavior" {  } { { "rpmMeasure.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/rpmMeasure.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018880 ""} { "Info" "ISGN_ENTITY_NAME" "1 rpmMeasure " "Found entity 1: rpmMeasure" {  } { { "rpmMeasure.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/rpmMeasure.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputBuffer-outputBufferbehavior " "Found design unit 1: outputBuffer-outputBufferbehavior" {  } { { "outputBuffer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/outputBuffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018911 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputBuffer " "Found entity 1: outputBuffer" {  } { { "outputBuffer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/outputBuffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dutycyclenormalizationvr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dutycyclenormalizationvr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dutyCycleNormalizationVR-dutyCycleNormalizationVRBehavior " "Found design unit 1: dutyCycleNormalizationVR-dutyCycleNormalizationVRBehavior" {  } { { "dutyCycleNormalizationVR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationVR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018927 ""} { "Info" "ISGN_ENTITY_NAME" "1 dutyCycleNormalizationVR " "Found entity 1: dutyCycleNormalizationVR" {  } { { "dutyCycleNormalizationVR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationVR.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dutycyclenormalizationvl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dutycyclenormalizationvl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dutyCycleNormalizationVL-dutyCycleNormalizationVLBehavior " "Found design unit 1: dutyCycleNormalizationVL-dutyCycleNormalizationVLBehavior" {  } { { "dutyCycleNormalizationVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationVL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018942 ""} { "Info" "ISGN_ENTITY_NAME" "1 dutyCycleNormalizationVL " "Found entity 1: dutyCycleNormalizationVL" {  } { { "dutyCycleNormalizationVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationVL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dutycyclenormalizationhr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dutycyclenormalizationhr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dutyCycleNormalizationHR-dutyCycleNormalizationHRBehavior " "Found design unit 1: dutyCycleNormalizationHR-dutyCycleNormalizationHRBehavior" {  } { { "dutyCycleNormalizationHR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationHR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018974 ""} { "Info" "ISGN_ENTITY_NAME" "1 dutyCycleNormalizationHR " "Found entity 1: dutyCycleNormalizationHR" {  } { { "dutyCycleNormalizationHR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationHR.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dutycyclenormalizationhl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dutycyclenormalizationhl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dutyCycleNormalizationHL-dutyCycleNormalizationHLBehavior " "Found design unit 1: dutyCycleNormalizationHL-dutyCycleNormalizationHLBehavior" {  } { { "dutyCycleNormalizationHL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationHL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778018989 ""} { "Info" "ISGN_ENTITY_NAME" "1 dutyCycleNormalizationHL " "Found entity 1: dutyCycleNormalizationHL" {  } { { "dutyCycleNormalizationHL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationHL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778018989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778018989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "absMain " "Elaborating entity \"absMain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1391778020939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataToSerial dataToSerial:dataToSerial_instance " "Elaborating entity \"dataToSerial\" for hierarchy \"dataToSerial:dataToSerial_instance\"" {  } { { "absMain.bdf" "dataToSerial_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 160 1072 1256 624 "dataToSerial_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778021095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlBlock controlBlock:controlBlock_instance " "Elaborating entity \"controlBlock\" for hierarchy \"controlBlock:controlBlock_instance\"" {  } { { "absMain.bdf" "controlBlock_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 80 496 816 624 "controlBlock_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778023435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absControlVR controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance " "Elaborating entity \"absControlVR\" for hierarchy \"controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\"" {  } { { "controlBlock.bdf" "absControlVR_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/controlBlock.bdf" { { 240 248 736 432 "absControlVR_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778023451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breakControlRight controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\|breakControlRight:breakControlVR_instance " "Elaborating entity \"breakControlRight\" for hierarchy \"controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\|breakControlRight:breakControlVR_instance\"" {  } { { "absControlVR.bdf" "breakControlVR_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlVR.bdf" { { 248 936 1112 392 "breakControlVR_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778023498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockComparatorVR controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\|blockComparatorVR:blockComparatorVR_instance " "Elaborating entity \"blockComparatorVR\" for hierarchy \"controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\|blockComparatorVR:blockComparatorVR_instance\"" {  } { { "absControlVR.bdf" "blockComparatorVR_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlVR.bdf" { { 248 600 808 392 "blockComparatorVR_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778023576 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1 1391778023638 "|absMain|controlBlock:controlBlock_instance|absControlVR:absControlVR_instance|blockComparatorVR:blockComparatorVR_instance"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1 1391778023638 "|absMain|controlBlock:controlBlock_instance|absControlVR:absControlVR_instance|blockComparatorVR:blockComparatorVR_instance"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1473) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1473): subtype or type has null range" {  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 1473 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1 1391778023638 "|absMain|controlBlock:controlBlock_instance|absControlVR:absControlVR_instance|blockComparatorVR:blockComparatorVR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorHigh blockComparatorVR.vhd(36) " "VHDL Signal Declaration warning at blockComparatorVR.vhd(36): used explicit default value for signal \"dutyFactorHigh\" because signal was never assigned a value" {  } { { "blockComparatorVR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorVR.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778023638 "|absMain|controlBlock:controlBlock_instance|absControlVR:absControlVR_instance|blockComparatorVR:blockComparatorVR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorLow blockComparatorVR.vhd(37) " "VHDL Signal Declaration warning at blockComparatorVR.vhd(37): used explicit default value for signal \"dutyFactorLow\" because signal was never assigned a value" {  } { { "blockComparatorVR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorVR.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778023638 "|absMain|controlBlock:controlBlock_instance|absControlVR:absControlVR_instance|blockComparatorVR:blockComparatorVR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778023638 "|absMain|controlBlock:controlBlock_instance|absControlVR:absControlVR_instance|blockComparatorVR:blockComparatorVR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778023638 "|absMain|controlBlock:controlBlock_instance|absControlVR:absControlVR_instance|blockComparatorVR:blockComparatorVR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778023638 "|absMain|controlBlock:controlBlock_instance|absControlVR:absControlVR_instance|blockComparatorVR:blockComparatorVR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778023669 "|absMain|controlBlock:controlBlock_instance|absControlVR:absControlVR_instance|blockComparatorVR:blockComparatorVR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778023669 "|absMain|controlBlock:controlBlock_instance|absControlVR:absControlVR_instance|blockComparatorVR:blockComparatorVR_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpmMeasure controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\|rpmMeasure:rpmMeasureVR_instance " "Elaborating entity \"rpmMeasure\" for hierarchy \"controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\|rpmMeasure:rpmMeasureVR_instance\"" {  } { { "absControlVR.bdf" "rpmMeasureVR_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlVR.bdf" { { 112 288 472 288 "rpmMeasureVR_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778023669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dutyCycleNormalizationVR controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\|dutyCycleNormalizationVR:dutyCycleNormalizationVR_instance " "Elaborating entity \"dutyCycleNormalizationVR\" for hierarchy \"controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\|dutyCycleNormalizationVR:dutyCycleNormalizationVR_instance\"" {  } { { "absControlVR.bdf" "dutyCycleNormalizationVR_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlVR.bdf" { { 128 960 1160 240 "dutyCycleNormalizationVR_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778023810 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorHigh dutyCycleNormalizationVR.vhd(21) " "VHDL Signal Declaration warning at dutyCycleNormalizationVR.vhd(21): used explicit default value for signal \"dutyFactorHigh\" because signal was never assigned a value" {  } { { "dutyCycleNormalizationVR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationVR.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778023825 "|absMain|controlBlock:inst|absControlVR:inst1|dutyCycleNormalizationVR:dutyCycleNormalizationVR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorLow dutyCycleNormalizationVR.vhd(22) " "VHDL Signal Declaration warning at dutyCycleNormalizationVR.vhd(22): used explicit default value for signal \"dutyFactorLow\" because signal was never assigned a value" {  } { { "dutyCycleNormalizationVR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationVR.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778023825 "|absMain|controlBlock:inst|absControlVR:inst1|dutyCycleNormalizationVR:dutyCycleNormalizationVR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778023856 "|absMain|controlBlock:inst|absControlVR:inst1|dutyCycleNormalizationVR:dutyCycleNormalizationVR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778023856 "|absMain|controlBlock:inst|absControlVR:inst1|dutyCycleNormalizationVR:dutyCycleNormalizationVR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778023872 "|absMain|controlBlock:inst|absControlVR:inst1|dutyCycleNormalizationVR:dutyCycleNormalizationVR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778023872 "|absMain|controlBlock:inst|absControlVR:inst1|dutyCycleNormalizationVR:dutyCycleNormalizationVR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778023872 "|absMain|controlBlock:inst|absControlVR:inst1|dutyCycleNormalizationVR:dutyCycleNormalizationVR_instance"}
{ "Warning" "WSGN_SEARCH_FILE" "busmultiplexer.vhd 2 1 " "Using design file busmultiplexer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busmultiplexer-busmultiplexerbehavior " "Found design unit 1: busmultiplexer-busmultiplexerbehavior" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391778023903 ""} { "Info" "ISGN_ENTITY_NAME" "1 busmultiplexer " "Found entity 1: busmultiplexer" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778023903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1391778023903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmultiplexer controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\|busmultiplexer:highLowMultiplexerVR_instance " "Elaborating entity \"busmultiplexer\" for hierarchy \"controlBlock:controlBlock_instance\|absControlVR:absControlVR_instance\|busmultiplexer:highLowMultiplexerVR_instance\"" {  } { { "absControlVR.bdf" "highLowMultiplexerVR_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlVR.bdf" { { 128 608 808 240 "highLowMultiplexerVR_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778023919 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[0\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[0\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778023919 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[1\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[1\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778023950 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[2\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[2\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778023950 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[3\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[3\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778023966 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[4\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[4\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778023966 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[5\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[5\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778023997 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[6\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[6\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778023997 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[7\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[7\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778024012 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[8\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[8\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778024012 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[9\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[9\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778024012 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[10\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[10\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778024012 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[11\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[11\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778024012 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[12\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[12\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778024012 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[13\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[13\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778024137 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[14\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[14\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778024153 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport\[15\] busmultiplexer.vhd(16) " "Inferred latch for \"outport\[15\]\" at busmultiplexer.vhd(16)" {  } { { "busmultiplexer.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/busmultiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1391778024153 "|absMain|controlBlock:inst|absControlVR:inst1|busmultiplexer:highLowMultiplexerVR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT controlBlock:controlBlock_instance\|LUT:inst3 " "Elaborating entity \"LUT\" for hierarchy \"controlBlock:controlBlock_instance\|LUT:inst3\"" {  } { { "controlBlock.bdf" "inst3" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/controlBlock.bdf" { { 248 1680 1952 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024168 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real.vhd(2373) " "VHDL Variable Declaration warning at math_real.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/math_real.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/math_real.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1391778024215 "|absMain|controlBlock:controlBlock_instance|LUT:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lutmultiplexer controlBlock:controlBlock_instance\|lutmultiplexer:lutmultiplexer " "Elaborating entity \"lutmultiplexer\" for hierarchy \"controlBlock:controlBlock_instance\|lutmultiplexer:lutmultiplexer\"" {  } { { "controlBlock.bdf" "lutmultiplexer" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/controlBlock.bdf" { { 248 1312 1520 392 "lutmultiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absControlHR controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance " "Elaborating entity \"absControlHR\" for hierarchy \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\"" {  } { { "controlBlock.bdf" "absControlHR_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/controlBlock.bdf" { { 32 248 736 224 "absControlHR_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024371 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "absControlHR.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlHR.bdf" { { 144 1104 1251 160 "HIGH_LOW_MUX_OUT\[31..0\]" "" } { 136 1232 1401 152 "HIGH_LOW_MUX_OUT_HR\[15..0\]" "" } { 152 1232 1232 160 "" "" } { 136 1232 1232 152 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "" 0 -1 1391778024402 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HIGH_LOW_MUX_OUT_HR\[15..0\] " "Pin \"HIGH_LOW_MUX_OUT_HR\[15..0\]\" is missing source" {  } { { "absControlHR.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlHR.bdf" { { 416 824 1089 432 "HIGH_LOW_MUX_OUT_HR\[15..0\]" "" } { 136 1232 1401 152 "HIGH_LOW_MUX_OUT_HR\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1391778024402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockComparatorHR controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance " "Elaborating entity \"blockComparatorHR\" for hierarchy \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\"" {  } { { "absControlHR.bdf" "blockComparatorHR_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlHR.bdf" { { 248 600 808 392 "blockComparatorHR_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024418 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorHigh blockComparatorHR.vhd(36) " "VHDL Signal Declaration warning at blockComparatorHR.vhd(36): used explicit default value for signal \"dutyFactorHigh\" because signal was never assigned a value" {  } { { "blockComparatorHR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorHR.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778024449 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|blockComparatorHR:blockComparatorHR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorLow blockComparatorHR.vhd(37) " "VHDL Signal Declaration warning at blockComparatorHR.vhd(37): used explicit default value for signal \"dutyFactorLow\" because signal was never assigned a value" {  } { { "blockComparatorHR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorHR.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778024465 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|blockComparatorHR:blockComparatorHR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024465 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|blockComparatorHR:blockComparatorHR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024465 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|blockComparatorHR:blockComparatorHR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024465 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|blockComparatorHR:blockComparatorHR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024465 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|blockComparatorHR:blockComparatorHR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024465 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|blockComparatorHR:blockComparatorHR_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dutyCycleNormalizationHR controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|dutyCycleNormalizationHR:dutyCycleNormalizationHR_instance " "Elaborating entity \"dutyCycleNormalizationHR\" for hierarchy \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|dutyCycleNormalizationHR:dutyCycleNormalizationHR_instance\"" {  } { { "absControlHR.bdf" "dutyCycleNormalizationHR_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlHR.bdf" { { 128 904 1104 240 "dutyCycleNormalizationHR_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024480 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorHigh dutyCycleNormalizationHR.vhd(21) " "VHDL Signal Declaration warning at dutyCycleNormalizationHR.vhd(21): used explicit default value for signal \"dutyFactorHigh\" because signal was never assigned a value" {  } { { "dutyCycleNormalizationHR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationHR.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778024527 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|dutyCycleNormalizationHR:dutyCycleNormalizationHR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorLow dutyCycleNormalizationHR.vhd(22) " "VHDL Signal Declaration warning at dutyCycleNormalizationHR.vhd(22): used explicit default value for signal \"dutyFactorLow\" because signal was never assigned a value" {  } { { "dutyCycleNormalizationHR.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationHR.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778024527 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|dutyCycleNormalizationHR:dutyCycleNormalizationHR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024527 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|dutyCycleNormalizationHR:dutyCycleNormalizationHR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024527 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|dutyCycleNormalizationHR:dutyCycleNormalizationHR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024527 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|dutyCycleNormalizationHR:dutyCycleNormalizationHR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024527 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|dutyCycleNormalizationHR:dutyCycleNormalizationHR_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024527 "|absMain|controlBlock:controlBlock_instance|absControlHR:absControlHR_instance|dutyCycleNormalizationHR:dutyCycleNormalizationHR_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absControlHL controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance " "Elaborating entity \"absControlHL\" for hierarchy \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\"" {  } { { "controlBlock.bdf" "absControlHL_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/controlBlock.bdf" { { 448 248 736 640 "absControlHL_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breakControlLeft controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|breakControlLeft:breakControlHL_instance " "Elaborating entity \"breakControlLeft\" for hierarchy \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|breakControlLeft:breakControlHL_instance\"" {  } { { "absControlHL.bdf" "breakControlHL_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlHL.bdf" { { 248 936 1112 392 "breakControlHL_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockComparatorHL controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|blockComparatorHL:blockComparatorHL_instance " "Elaborating entity \"blockComparatorHL\" for hierarchy \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|blockComparatorHL:blockComparatorHL_instance\"" {  } { { "absControlHL.bdf" "blockComparatorHL_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlHL.bdf" { { 248 600 808 392 "blockComparatorHL_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024636 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorLow blockComparatorHL.vhd(36) " "VHDL Signal Declaration warning at blockComparatorHL.vhd(36): used explicit default value for signal \"dutyFactorLow\" because signal was never assigned a value" {  } { { "blockComparatorHL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorHL.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778024730 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|blockComparatorHL:blockComparatorHL_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorHigh blockComparatorHL.vhd(37) " "VHDL Signal Declaration warning at blockComparatorHL.vhd(37): used explicit default value for signal \"dutyFactorHigh\" because signal was never assigned a value" {  } { { "blockComparatorHL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorHL.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778024730 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|blockComparatorHL:blockComparatorHL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024730 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|blockComparatorHL:blockComparatorHL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024730 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|blockComparatorHL:blockComparatorHL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024730 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|blockComparatorHL:blockComparatorHL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024730 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|blockComparatorHL:blockComparatorHL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024730 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|blockComparatorHL:blockComparatorHL_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dutyCycleNormalizationHL controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance " "Elaborating entity \"dutyCycleNormalizationHL\" for hierarchy \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\"" {  } { { "absControlHL.bdf" "dutyCycleNormalizationHL_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlHL.bdf" { { 128 912 1112 240 "dutyCycleNormalizationHL_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024761 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorLow dutyCycleNormalizationHL.vhd(21) " "VHDL Signal Declaration warning at dutyCycleNormalizationHL.vhd(21): used explicit default value for signal \"dutyFactorLow\" because signal was never assigned a value" {  } { { "dutyCycleNormalizationHL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationHL.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778024777 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorHigh dutyCycleNormalizationHL.vhd(22) " "VHDL Signal Declaration warning at dutyCycleNormalizationHL.vhd(22): used explicit default value for signal \"dutyFactorHigh\" because signal was never assigned a value" {  } { { "dutyCycleNormalizationHL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutyCycleNormalizationHL.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778024777 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024777 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024777 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024777 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024777 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024777 "|absMain|controlBlock:controlBlock_instance|absControlHL:absControlHL_instance|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absControlVL controlBlock:controlBlock_instance\|absControlVL:absControlVL_instance " "Elaborating entity \"absControlVL\" for hierarchy \"controlBlock:controlBlock_instance\|absControlVL:absControlVL_instance\"" {  } { { "controlBlock.bdf" "absControlVL_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/controlBlock.bdf" { { 656 248 736 848 "absControlVL_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockComparatorVL controlBlock:controlBlock_instance\|absControlVL:absControlVL_instance\|blockComparatorVL:blockComparatorVL_instance " "Elaborating entity \"blockComparatorVL\" for hierarchy \"controlBlock:controlBlock_instance\|absControlVL:absControlVL_instance\|blockComparatorVL:blockComparatorVL_instance\"" {  } { { "absControlVL.bdf" "blockComparatorVL_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlVL.bdf" { { 248 600 808 392 "blockComparatorVL_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024855 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorHigh blockComparatorVL.vhd(36) " "VHDL Signal Declaration warning at blockComparatorVL.vhd(36): used explicit default value for signal \"dutyFactorHigh\" because signal was never assigned a value" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorVL.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778024917 "|absMain|controlBlock:controlBlock_instance|absControlVL:absControlVL_instance|blockComparatorVL:blockComparatorVL_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorLow blockComparatorVL.vhd(37) " "VHDL Signal Declaration warning at blockComparatorVL.vhd(37): used explicit default value for signal \"dutyFactorLow\" because signal was never assigned a value" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/blockComparatorVL.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778024917 "|absMain|controlBlock:controlBlock_instance|absControlVL:absControlVL_instance|blockComparatorVL:blockComparatorVL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024917 "|absMain|controlBlock:controlBlock_instance|absControlVL:absControlVL_instance|blockComparatorVL:blockComparatorVL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024917 "|absMain|controlBlock:controlBlock_instance|absControlVL:absControlVL_instance|blockComparatorVL:blockComparatorVL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024917 "|absMain|controlBlock:controlBlock_instance|absControlVL:absControlVL_instance|blockComparatorVL:blockComparatorVL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024917 "|absMain|controlBlock:controlBlock_instance|absControlVL:absControlVL_instance|blockComparatorVL:blockComparatorVL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778024917 "|absMain|controlBlock:controlBlock_instance|absControlVL:absControlVL_instance|blockComparatorVL:blockComparatorVL_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dutyCycleNormalizationVL controlBlock:controlBlock_instance\|absControlVL:absControlVL_instance\|dutyCycleNormalizationVL:dutyCycleNormalizationVL_instance " "Elaborating entity \"dutyCycleNormalizationVL\" for hierarchy \"controlBlock:controlBlock_instance\|absControlVL:absControlVL_instance\|dutyCycleNormalizationVL:dutyCycleNormalizationVL_instance\"" {  } { { "absControlVL.bdf" "dutyCycleNormalizationVL_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absControlVL.bdf" { { 128 904 1104 240 "dutyCycleNormalizationVL_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778024948 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorHigh dutycyclenormalizationVL.vhd(21) " "VHDL Signal Declaration warning at dutycyclenormalizationVL.vhd(21): used explicit default value for signal \"dutyFactorHigh\" because signal was never assigned a value" {  } { { "dutycyclenormalizationVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutycyclenormalizationVL.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778025011 "|absMain|controlBlock:inst|absControlVL:inst4|dutyCycleNormalizationVL:dutyCycleNormalizationVL_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dutyFactorLow dutycyclenormalizationVL.vhd(22) " "VHDL Signal Declaration warning at dutycyclenormalizationVL.vhd(22): used explicit default value for signal \"dutyFactorLow\" because signal was never assigned a value" {  } { { "dutycyclenormalizationVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dutycyclenormalizationVL.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1391778025026 "|absMain|controlBlock:inst|absControlVL:inst4|dutyCycleNormalizationVL:dutyCycleNormalizationVL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778025026 "|absMain|controlBlock:inst|absControlVL:inst4|dutyCycleNormalizationVL:dutyCycleNormalizationVL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778025026 "|absMain|controlBlock:inst|absControlVL:inst4|dutyCycleNormalizationVL:dutyCycleNormalizationVL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778025026 "|absMain|controlBlock:inst|absControlVL:inst4|dutyCycleNormalizationVL:dutyCycleNormalizationVL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778025026 "|absMain|controlBlock:inst|absControlVL:inst4|dutyCycleNormalizationVL:dutyCycleNormalizationVL_instance"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164.vhd(1092) " "VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1391778025026 "|absMain|controlBlock:inst|absControlVL:inst4|dutyCycleNormalizationVL:dutyCycleNormalizationVL_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:inst1 " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:inst1\"" {  } { { "absMain.bdf" "inst1" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 128 88 248 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778025042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gSensorReader gSensorReader:gSensorReader_instance " "Elaborating entity \"gSensorReader\" for hierarchy \"gSensorReader:gSensorReader_instance\"" {  } { { "absMain.bdf" "gSensorReader_instance" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 328 24 200 472 "gSensorReader_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778025042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdividerdebug clockdividerdebug:inst2 " "Elaborating entity \"clockdividerdebug\" for hierarchy \"clockdividerdebug:inst2\"" {  } { { "absMain.bdf" "inst2" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { -136 280 440 -56 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391778025276 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "controlBlock:controlBlock_instance\|LUT:inst3\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"controlBlock:controlBlock_instance\|LUT:inst3\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1391778085804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1391778085804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1391778085804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1391778085804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1391778085804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1391778085804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1391778085804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1391778085804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1391778085804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ABS.ram0_LUT_8594277c.hdl.mif " "Parameter INIT_FILE set to db/ABS.ram0_LUT_8594277c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1391778085804 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1391778085804 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1391778085804 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|Mult0\"" {  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1391778085820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|Mult0\"" {  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1391778085820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|blockComparatorHL:blockComparatorHL_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|blockComparatorHL:blockComparatorHL_instance\|Mult0\"" {  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1391778085820 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1391778085820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlBlock:controlBlock_instance\|LUT:inst3\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|LUT:inst3\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1391778088674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlBlock:controlBlock_instance\|LUT:inst3\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"controlBlock:controlBlock_instance\|LUT:inst3\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778088674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778088674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778088674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778088674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778088674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778088674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778088674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778088674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778088674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ABS.ram0_LUT_8594277c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ABS.ram0_LUT_8594277c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778088674 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1391778088674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j761 " "Found entity 1: altsyncram_j761" {  } { { "db/altsyncram_j761.tdf" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/db/altsyncram_j761.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778089595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778089595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778090078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778090078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778090515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778090515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\"" {  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1391778090936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778090952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778090952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778090952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778090952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778090952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778090952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778090952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778090952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778090952 ""}  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1391778090952 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778091124 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778091295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778091498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jh " "Found entity 1: add_sub_2jh" {  } { { "db/add_sub_2jh.tdf" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/db/add_sub_2jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778091950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778091950 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778092075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_88h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_88h " "Found entity 1: add_sub_88h" {  } { { "db/add_sub_88h.tdf" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/db/add_sub_88h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778092325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778092325 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778092372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778092450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778092762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778092762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHL:absControlHL_instance\|dutyCycleNormalizationHL:dutyCycleNormalizationHL_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778092964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\"" {  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1391778093027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778093027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778093027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778093027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778093027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778093027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778093027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778093027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778093027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391778093027 ""}  } { { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1391778093027 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778093214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778093230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778093308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_akh " "Found entity 1: add_sub_akh" {  } { { "db/add_sub_akh.tdf" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/db/add_sub_akh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778093604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778093604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778093854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9h " "Found entity 1: add_sub_g9h" {  } { { "db/add_sub_g9h.tdf" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/db/add_sub_g9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778094290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778094290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778094431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778094571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/db/add_sub_ekh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391778094977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391778094977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"controlBlock:controlBlock_instance\|absControlHR:absControlHR_instance\|blockComparatorHR:blockComparatorHR_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fixed_point_lib/fixed_pkg_c.vhdl" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/fixed_point_lib/fixed_pkg_c.vhdl" 2521 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1391778095039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1391778118673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1391778144101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1391778144101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2581 " "Implemented 2581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1391778147752 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1391778147752 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1391778147752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2522 " "Implemented 2522 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1391778147752 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1391778147752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1391778147752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1391778148204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 14:02:28 2014 " "Processing ended: Fri Feb 07 14:02:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1391778148204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1391778148204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1391778148204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1391778148204 ""}
