--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.836 ns
From           : KEY3_ACLR
To             : LCD_Display:inst1|CLK_COUNT_400HZ[0]
From Clock     : --
To Clock       : CLK_50Mhz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.716 ns
From           : LCD_Display:inst1|DATA_BUS_VALUE[2]
To             : DATA_BUS[2]
From Clock     : CLK_50Mhz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.633 ns
From           : SW0_PULSE
To             : debounce:inst3|SHIFT_PB[3]
From Clock     : --
To Clock       : CLK_50Mhz
Failed Paths   : 0

Type           : Clock Setup: 'CLK_50Mhz'
Slack          : N/A
Required Time  : None
Actual Time    : 181.59 MHz ( period = 5.507 ns )
From           : clk_div:inst|clock_100Khz_int
To             : clk_div:inst|clock_100Khz_reg
From Clock     : CLK_50Mhz
To Clock       : CLK_50Mhz
Failed Paths   : 0

Type           : Clock Hold: 'CLK_50Mhz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : clk_div:inst|clock_1Mhz_int
To             : clk_div:inst|clock_1Mhz_reg
From Clock     : CLK_50Mhz
To Clock       : CLK_50Mhz
Failed Paths   : 2

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2

--------------------------------------------------------------------------------------

