./dsm 1000000 4 256 16 0 /afs/eos.ncsu.edu/lockers/workspace/csc/CSC506-1/trace/swaptions_truncated
===== SP19 506 DSM cache configuration =====
L1_SIZE:              1000000
L1_ASSOC:             4
L1_BLOCKSIZE:         256
NUMBER OF PROCESSORS: 16
COHERENCE PROTOCOL:   MESI with FBV
TRACE FILE:           /afs/eos.ncsu.edu/lockers/workspace/csc/CSC506-1/trace/swaptions_truncated
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      2580
2 . number of read misses:                92
3 . number of writes:                     2615
4 . number of write misses:               135
5 . total miss rate:                      0.043696
6 . number of writebacks:                 192
7 . number of cache-to-cache transfers:   45
8 . number of SignalRds:                  60
9 . number of SignalRdXs:                 2
10. number of SignalUpgrs                 99
11. number of invalidations:              146
12. number of interventions:              141
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      1039570
2 . number of read misses:                22075
3 . number of writes:                     297218
4 . number of write misses:               18341
5 . total miss rate:                      0.030234
6 . number of writebacks:                 32127
7 . number of cache-to-cache transfers:   32576
8 . number of SignalRds:                  21973
9 . number of SignalRdXs:                 18167
10. number of SignalUpgrs                 13847
11. number of invalidations:              39748
12. number of interventions:              14179
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      1036170
2 . number of read misses:                21293
3 . number of writes:                     296228
4 . number of write misses:               18275
5 . total miss rate:                      0.029697
6 . number of writebacks:                 32621
7 . number of cache-to-cache transfers:   31949
8 . number of SignalRds:                  21261
9 . number of SignalRdXs:                 18106
10. number of SignalUpgrs                 14450
11. number of invalidations:              38978
12. number of interventions:              15043
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      1043517
2 . number of read misses:                22900
3 . number of writes:                     297850
4 . number of write misses:               21935
5 . total miss rate:                      0.033425
6 . number of writebacks:                 36975
7 . number of cache-to-cache transfers:   37185
8 . number of SignalRds:                  22824
9 . number of SignalRdXs:                 21785
10. number of SignalUpgrs                 15103
11. number of invalidations:              44196
12. number of interventions:              15486
============ Simulation results (Cache 4) ============ 
1 . number of reads:                      1042831
2 . number of read misses:                23361
3 . number of writes:                     297572
4 . number of write misses:               22175
5 . total miss rate:                      0.033972
6 . number of writebacks:                 37542
7 . number of cache-to-cache transfers:   37644
8 . number of SignalRds:                  23322
9 . number of SignalRdXs:                 22035
10. number of SignalUpgrs                 15456
11. number of invalidations:              44909
12. number of interventions:              15884
============ Simulation results (Cache 5) ============ 
1 . number of reads:                      1041259
2 . number of read misses:                22588
3 . number of writes:                     297026
4 . number of write misses:               22997
5 . total miss rate:                      0.034062
6 . number of writebacks:                 38783
7 . number of cache-to-cache transfers:   37605
8 . number of SignalRds:                  22556
9 . number of SignalRdXs:                 22813
10. number of SignalUpgrs                 15874
11. number of invalidations:              44970
12. number of interventions:              16591
============ Simulation results (Cache 6) ============ 
1 . number of reads:                      1040744
2 . number of read misses:                22747
3 . number of writes:                     296934
4 . number of write misses:               19771
5 . total miss rate:                      0.031785
6 . number of writebacks:                 34902
7 . number of cache-to-cache transfers:   34567
8 . number of SignalRds:                  22711
9 . number of SignalRdXs:                 19644
10. number of SignalUpgrs                 15246
11. number of invalidations:              41881
12. number of interventions:              15685
============ Simulation results (Cache 7) ============ 
1 . number of reads:                      1041317
2 . number of read misses:                24425
3 . number of writes:                     296737
4 . number of write misses:               22073
5 . total miss rate:                      0.034750
6 . number of writebacks:                 37843
7 . number of cache-to-cache transfers:   37859
8 . number of SignalRds:                  24386
9 . number of SignalRdXs:                 21906
10. number of SignalUpgrs                 15862
11. number of invalidations:              45844
12. number of interventions:              16573
============ Simulation results (Cache 8) ============ 
1 . number of reads:                      1042689
2 . number of read misses:                22812
3 . number of writes:                     297031
4 . number of write misses:               24371
5 . total miss rate:                      0.035219
6 . number of writebacks:                 40228
7 . number of cache-to-cache transfers:   39351
8 . number of SignalRds:                  22775
9 . number of SignalRdXs:                 24222
10. number of SignalUpgrs                 15951
11. number of invalidations:              46578
12. number of interventions:              16562
============ Simulation results (Cache 9) ============ 
1 . number of reads:                      1043039
2 . number of read misses:                23867
3 . number of writes:                     297252
4 . number of write misses:               23789
5 . total miss rate:                      0.035556
6 . number of writebacks:                 39132
7 . number of cache-to-cache transfers:   39513
8 . number of SignalRds:                  23830
9 . number of SignalRdXs:                 23642
10. number of SignalUpgrs                 15439
11. number of invalidations:              47001
12. number of interventions:              15686
============ Simulation results (Cache 10) ============ 
1 . number of reads:                      1029674
2 . number of read misses:                17210
3 . number of writes:                     295535
4 . number of write misses:               11402
5 . total miss rate:                      0.021591
6 . number of writebacks:                 23111
7 . number of cache-to-cache transfers:   22032
8 . number of SignalRds:                  17174
9 . number of SignalRdXs:                 11219
10. number of SignalUpgrs                 11827
11. number of invalidations:              28088
12. number of interventions:              12125
============ Simulation results (Cache 11) ============ 
1 . number of reads:                      1025324
2 . number of read misses:                17154
3 . number of writes:                     294372
4 . number of write misses:               9622
5 . total miss rate:                      0.020290
6 . number of writebacks:                 19719
7 . number of cache-to-cache transfers:   20312
8 . number of SignalRds:                  17120
9 . number of SignalRdXs:                 9494
10. number of SignalUpgrs                 10218
11. number of invalidations:              26269
12. number of interventions:              10328
============ Simulation results (Cache 12) ============ 
1 . number of reads:                      1042498
2 . number of read misses:                23244
3 . number of writes:                     296783
4 . number of write misses:               23563
5 . total miss rate:                      0.034949
6 . number of writebacks:                 39237
7 . number of cache-to-cache transfers:   39090
8 . number of SignalRds:                  23202
9 . number of SignalRdXs:                 23444
10. number of SignalUpgrs                 15787
11. number of invalidations:              46148
12. number of interventions:              16067
============ Simulation results (Cache 13) ============ 
1 . number of reads:                      1022919
2 . number of read misses:                16028
3 . number of writes:                     293758
4 . number of write misses:               9133
5 . total miss rate:                      0.019109
6 . number of writebacks:                 16354
7 . number of cache-to-cache transfers:   19367
8 . number of SignalRds:                  15996
9 . number of SignalRdXs:                 8972
10. number of SignalUpgrs                 7370
11. number of invalidations:              24602
12. number of interventions:              7463
============ Simulation results (Cache 14) ============ 
1 . number of reads:                      1039930
2 . number of read misses:                20537
3 . number of writes:                     296421
4 . number of write misses:               15203
5 . total miss rate:                      0.026744
6 . number of writebacks:                 28606
7 . number of cache-to-cache transfers:   28434
8 . number of SignalRds:                  20507
9 . number of SignalRdXs:                 15044
10. number of SignalUpgrs                 13525
11. number of invalidations:              35091
12. number of interventions:              14025
============ Simulation results (Cache 15) ============ 
1 . number of reads:                      1020061
2 . number of read misses:                13098
3 . number of writes:                     292546
4 . number of write misses:               6830
5 . total miss rate:                      0.015182
6 . number of writebacks:                 15646
7 . number of cache-to-cache transfers:   14752
8 . number of SignalRds:                  13072
9 . number of SignalRdXs:                 6672
10. number of SignalUpgrs                 8978
11. number of invalidations:              19403
12. number of interventions:              9222
