#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 11 11:06:41 2023
# Process ID: 10480
# Current directory: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13240 C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.xpr
# Log file: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/vivado.log
# Journal file: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1091.016 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/fifo_bram.v C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/async_fifo.v C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/bin_gry_ctr.v}
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_receiver:1.0 - uart_receiver_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:uart_transmitter:1.0 - uart_transmitter_0
Successfully read diagram <design_1> from block design file <C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.469 ; gain = 18.453
update_compile_order -fileset sources_1
update_module_reference design_1_uart_receiver_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'cnt' has a dependency on the module local parameter or undefined parameter 'CLKS_PER_BIT'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_receiver_0_0 from uart_receiver_v1_0 1.0 to uart_receiver_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'uart_word_rdy'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_uart_receiver_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_uart_receiver_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins uart_transmitter_0/data_in_rdy] [get_bd_pins uart_receiver_0/uart_word_rdy]
create_bd_cell -type module -reference async_fifo async_fifo_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rd_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rd_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rd_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'wr_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rd_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rd_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'wr_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'wr_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rd_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rd_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'wr_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'wr_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'rd_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'wr_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2 553 429} [get_bd_cells async_fifo_0]
set_property location {3 817 423} [get_bd_cells async_fifo_0]
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
set_property location {2 435 635} [get_bd_cells proc_sys_reset_1]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.MMCM_CLKFBOUT_MULT_F {9.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.000} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {111.879} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {137.681} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
set_property name clk_1_reset [get_bd_cells proc_sys_reset_0]
set_property name clk_1_uart_rx [get_bd_cells uart_receiver_0]
set_property name clk_2_uart_tx [get_bd_cells uart_transmitter_0]
set_property name clk_2_reset [get_bd_cells proc_sys_reset_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins clk_2_reset/slowest_sync_clk]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins clk_2_uart_tx/clk]
disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins clk_2_uart_tx/rst_n]
delete_bd_objs [get_bd_nets uart_receiver_0_uart_word]
delete_bd_objs [get_bd_nets uart_receiver_0_uart_word_vld]
delete_bd_objs [get_bd_nets uart_transmitter_0_data_in_rdy]
set_property location {4.5 1470 206} [get_bd_cells clk_2_uart_tx]
set_property location {3.5 1124 233} [get_bd_cells async_fifo_0]
connect_bd_net [get_bd_pins clk_1_uart_rx/uart_word] [get_bd_pins async_fifo_0/wr_data]
connect_bd_net [get_bd_pins clk_1_uart_rx/uart_word_vld] [get_bd_pins async_fifo_0/wr_vld]
connect_bd_net [get_bd_pins async_fifo_0/wr_rdy] [get_bd_pins clk_1_uart_rx/uart_word_rdy]
connect_bd_net [get_bd_pins async_fifo_0/rd_data] [get_bd_pins clk_2_uart_tx/data_in]
connect_bd_net [get_bd_pins async_fifo_0/rd_vld] [get_bd_pins clk_2_uart_tx/data_in_vld]
connect_bd_net [get_bd_pins clk_2_uart_tx/data_in_rdy] [get_bd_pins async_fifo_0/rd_rdy]
connect_bd_net [get_bd_pins clk_1_reset/peripheral_aresetn] [get_bd_pins async_fifo_0/wr_rst_n]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins async_fifo_0/wr_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins async_fifo_0/rd_clk]
connect_bd_net [get_bd_pins clk_2_reset/peripheral_aresetn] [get_bd_pins async_fifo_0/rd_rst_n]
connect_bd_net [get_bd_pins clk_2_reset/peripheral_aresetn] [get_bd_pins clk_2_uart_tx/rst_n]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/clk_2_uart_tx/clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins clk_2_uart_tx/clk]
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_2_reset/ext_reset_in]
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
startgroup
set_property -dict [list CONFIG.P_PARITY {0}] [get_bd_cells clk_1_uart_rx]
endgroup
startgroup
set_property -dict [list CONFIG.P_PARITY {0}] [get_bd_cells clk_2_uart_tx]
endgroup
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_clk_wiz_0_1_synth_1
reset_run design_1_uart_transmitter_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_1_uart_rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_2_uart_tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block async_fifo_0 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_2_reset .
Exporting to file c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_proc_sys_reset_0_1
[Thu May 11 11:12:36 2023] Launched design_1_clk_wiz_0_1_synth_1, design_1_uart_transmitter_0_0_synth_1, design_1_async_fifo_0_0_synth_1, design_1_proc_sys_reset_0_1_synth_1, design_1_uart_receiver_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_1_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_uart_transmitter_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_uart_transmitter_0_0_synth_1/runme.log
design_1_async_fifo_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_async_fifo_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_1_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_proc_sys_reset_0_1_synth_1/runme.log
design_1_uart_receiver_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_uart_receiver_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/synth_1/runme.log
[Thu May 11 11:12:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1459.289 ; gain = 140.086
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1505.230 ; gain = 15.602
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A43888A
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {100}] [get_bd_cells clk_2_uart_tx]
endgroup
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
reset_run design_1_uart_transmitter_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_2_uart_tx .
Exporting to file c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu May 11 11:18:56 2023] Launched design_1_uart_transmitter_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_uart_transmitter_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_uart_transmitter_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/synth_1/runme.log
[Thu May 11 11:18:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3123.496 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3148.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3803.738 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3803.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3803.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3922.078 ; gain = 794.445
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.CLKOUT1_JITTER {110.209} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {250}] [get_bd_cells clk_1_uart_rx]
endgroup
reset_run design_1_clk_wiz_0_1_synth_1
reset_run design_1_uart_receiver_0_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs impl_1 -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_1_uart_rx .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_1_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_proc_sys_reset_0_0
[Thu May 11 11:26:34 2023] Launched design_1_proc_sys_reset_0_0_synth_1, design_1_clk_wiz_0_1_synth_1, design_1_uart_receiver_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_proc_sys_reset_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_clk_wiz_0_1_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_uart_receiver_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_uart_receiver_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/synth_1/runme.log
[Thu May 11 11:26:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4175.184 ; gain = 2.828
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4185.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4185.543 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4185.543 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {200}] [get_bd_cells clk_1_uart_rx]
endgroup
reset_run design_1_uart_receiver_0_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs impl_1 -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_1_uart_rx .
Exporting to file c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu May 11 11:30:37 2023] Launched design_1_uart_receiver_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_uart_receiver_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_uart_receiver_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/synth_1/runme.log
[Thu May 11 11:30:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4185.543 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4211.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4211.918 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4211.918 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 11 11:38:48 2023...
