f02ba999ae2c5736091b0c685db5442277277916
axi_dmac: Add support for DMA bus widths other than 64 bit
diff --git a/library/axi_dmac/src_axi_stream.v b/library/axi_dmac/src_axi_stream.v
index 23a98251..68f5e444 100644
--- a/library/axi_dmac/src_axi_stream.v
+++ b/library/axi_dmac/src_axi_stream.v
@@ -60,13 +60,14 @@ module dmac_src_axi_stream (
 
 	input req_valid,
 	output req_ready,
-	input [3:0] req_last_burst_length,
+	input [C_BEATS_PER_BURST_WIDTH-1:0] req_last_burst_length,
 	input req_sync_transfer_start
 );
 
 parameter C_ID_WIDTH = 3;
 parameter C_S_AXIS_DATA_WIDTH = 64;
 parameter C_LENGTH_WIDTH = 24;
+parameter C_BEATS_PER_BURST_WIDTH = 4;
 
 reg needs_sync = 1'b0;
 wire sync = s_axis_user[0];
@@ -90,7 +91,8 @@ end
 dmac_data_mover # (
 	.C_ID_WIDTH(C_ID_WIDTH),
 	.C_DATA_WIDTH(C_S_AXIS_DATA_WIDTH),
-	.C_DISABLE_WAIT_FOR_ID(0)
+	.C_DISABLE_WAIT_FOR_ID(0),
+	.C_BEATS_PER_BURST_WIDTH(C_BEATS_PER_BURST_WIDTH)
 ) i_data_mover (
 	.clk(s_axis_aclk),
 	.resetn(s_axis_aresetn),