Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.7.0.96.1
Mon Jan 22 13:17:15 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.7_x64\ispfpga\bin\nt64\scuba.exe -w -n AdderS16 -lang vhdl -synth lse -bus_exp 7 -bb -arch mg5a00 -type mgaddsub -width 16 -signed -pipeline 0 
    Circuit name     : AdderS16
    Module type      : add
    Module Version   : 3.5
    Width            : 16
    Ports            : 
	Inputs       : DataA[15:0], DataB[15:0]
	Outputs      : Result[15:0]
    I/O buffer       : not inserted
    Representation   : signed number
    EDIF output      : AdderS16.edn
    VHDL output      : AdderS16.vhd
    VHDL template    : AdderS16_tmpl.vhd
    VHDL testbench   : tb_AdderS16_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : AdderS16.srp
    Estimated Resource Usage:
            LUT : 18

END   SCUBA Module Synthesis

File: AdderS16.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


