sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_infrastructure_v1_1_0 "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_infrastructure_v1_1_0 "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_infrastructure_v1_1_0 "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_register_slice_v2_1_9 "../../../ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_register_slice_v2_1_9 "../../../ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog fifo_generator_v13_1_1 "../../../ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog fifo_generator_v13_1_1 "../../../ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_score_display_0_0/sim/design_1_score_display_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_compositor_0_0/sim/design_1_compositor_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_screen_select_0_0/sim/design_1_screen_select_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pause_display_0_0/sim/design_1_pause_display_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog blk_mem_gen_v8_3_3 "../../../ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_gg_display_0_0/sim/design_1_gg_display_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_compositor_0_1/sim/design_1_compositor_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_player_0_0/sim/design_1_player_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_timer_display_0_0/sim/design_1_timer_display_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_camera_score_0/sim/design_1_camera_score_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0_S00_AXI.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_glue_dual_port_0_1/sim/design_1_glue_dual_port_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_menu_0_0/sim/design_1_menu_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog blk_mem_gen_v8_3_3 "../../../bd/design_1/ip/design_1_camera_DUAL_LASER_0_1/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_Controller.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_OV7670_RGB444_Config.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detectionR.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detection.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_AV_Config.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/debounce.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/vga444.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_camera_DUAL_LASER_0_1/sim/design_1_camera_DUAL_LASER_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"

verilog xil_defaultlib "glbl.v"

nosort
