# VLSI-DSP
2020 course: vlsi digital signal processing
Tool
- Simulator: Modelsim
- FPGA: Xilinx PYNQ-Z2 
- Xilinx Vivado

|Lab|Detail|Document|
|:----:|:----:|----:|
|Lab 1|simple led controller|[lab1 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab1.pdf) |
|Lab 2|4-bit RCA|[lab2 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab2.pdf) |
|Lab 3|8-bit Baughâ€“Wooley Array Multiplier|[lab3 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab3%20multiplier%20design.pdf) |
|Lab 4|4-bit Counter Design|[lab4 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab4%204bit%20counter%20design.pdf) |
|Lab 5|Memory RW Design|[lab5 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab5%20memory%20design%20ref.pdf) |
|Lab 6|4-bit RCA with timing constraints| |
|Lab 7|multiplier design with timing constraints|[lab7 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab7%20multiplier%20design%20with%20timing%20constraints.pdf) |
|Lab 8|fir filter design|[lab8 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab8%20fir%20filter%20design.pdf) |
|Lab 9|16bit up down counter design|[lab9 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab9%2016bit%20smart%20up%20down%20counter%20design.pdf) |
|Lab 10|7-tap fir filter design|[lab10 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab10%20fir%20filter%20design.pdf) |
|Lab 11|matrix inner product|[lab11 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab11%20matrix%20inner%20product.pdf) |
|Lab 12|Matrix inner product with Distributed Arithmetic(DA) tech.|[lab12 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab12%20matrix%20inner%20product.pdf) |
|Lab 13|matrix inner product using Systolic array|[lab13 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab13%20matrix%20inner%20product%20using%20systolic%20array.pdf) |
|Lab 14|Cordic Design|[lab14 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/lab14%20cordic%20design.pdf) |
|Project1|21-tap fir filter design (direcr/Symmetric form with pipeline tech.)|[project1 document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/project-fir%20filter%20design.pdf) |
|Final Project|1D 8-point DCT (using cordic, DA tech.)|[final project document](https://github.com/JackyPro/VLSI-DSP/blob/ea5a31fc49ffcec50fe3acf543aec28696cbb21b/lab_documents/final%20project-dct%20design.pdf) |
