// Seed: 3144678324
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input tri id_2
);
  logic [7:0] id_4;
  assign module_1.id_2 = 0;
  assign id_4[-1] = {-1, 1};
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wire id_5,
    output tri id_6
);
  wire id_8;
  and primCall (id_5, id_4, id_3, id_0, id_1, id_2, id_8);
  assign id_8 = -1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8[~-1] = id_3;
  assign id_6 = id_7;
endmodule
module module_3 #(
    parameter id_3 = 32'd35
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  logic id_7;
  module_2 modCall_1 (
      id_2,
      id_7,
      id_4,
      id_2,
      id_4,
      id_2,
      id_7,
      id_6,
      id_4
  );
  assign {id_6[id_3], id_3, 1, -1, -1 <= id_6[1'b0], (-1), id_3 == -1'b0} = -1;
endmodule
