Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May 21 00:42:42 2022
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  62          
SYNTH-10   Warning           Wide multiplier              6           
TIMING-16  Warning           Large setup violation        12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (20)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: ueee/clk_butons/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.696      -66.612                     12                  250        0.174        0.000                      0                  250        3.000        0.000                       0                   134  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.673        0.000                      0                   65        0.263        0.000                      0                   65        3.000        0.000                       0                    35  
  clk_out1_clk_wiz_0       -5.696      -66.612                     12                  185        0.174        0.000                      0                  185        4.130        0.000                       0                    96  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 2.315ns (40.285%)  route 3.432ns (59.715%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  ueee/clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.592     6.190    ueee/clk_butons/nr_reg[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  ueee/clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.770    ueee/clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.998    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.112    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.226    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 f  ueee/clk_butons/nr_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.929     8.489    ueee/clk_butons/p_0_in[22]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.303     8.792 f  ueee/clk_butons/nr[0]_i_5/O
                         net (fo=1, routed)           0.797     9.589    ueee/clk_butons/nr[0]_i_5_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.113    10.827    ueee/clk_butons/clear
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    ueee/clk_butons/clk_in1
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[24]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    ueee/clk_butons/nr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 2.315ns (40.285%)  route 3.432ns (59.715%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  ueee/clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.592     6.190    ueee/clk_butons/nr_reg[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  ueee/clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.770    ueee/clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.998    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.112    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.226    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 f  ueee/clk_butons/nr_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.929     8.489    ueee/clk_butons/p_0_in[22]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.303     8.792 f  ueee/clk_butons/nr[0]_i_5/O
                         net (fo=1, routed)           0.797     9.589    ueee/clk_butons/nr[0]_i_5_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.113    10.827    ueee/clk_butons/clear
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    ueee/clk_butons/clk_in1
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[25]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    ueee/clk_butons/nr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 2.315ns (40.285%)  route 3.432ns (59.715%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  ueee/clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.592     6.190    ueee/clk_butons/nr_reg[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  ueee/clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.770    ueee/clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.998    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.112    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.226    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 f  ueee/clk_butons/nr_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.929     8.489    ueee/clk_butons/p_0_in[22]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.303     8.792 f  ueee/clk_butons/nr[0]_i_5/O
                         net (fo=1, routed)           0.797     9.589    ueee/clk_butons/nr[0]_i_5_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.113    10.827    ueee/clk_butons/clear
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    ueee/clk_butons/clk_in1
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[26]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    ueee/clk_butons/nr_reg[26]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 2.315ns (40.285%)  route 3.432ns (59.715%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  ueee/clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.592     6.190    ueee/clk_butons/nr_reg[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  ueee/clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.770    ueee/clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.998    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.112    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.226    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 f  ueee/clk_butons/nr_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.929     8.489    ueee/clk_butons/p_0_in[22]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.303     8.792 f  ueee/clk_butons/nr[0]_i_5/O
                         net (fo=1, routed)           0.797     9.589    ueee/clk_butons/nr[0]_i_5_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.113    10.827    ueee/clk_butons/clear
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    ueee/clk_butons/clk_in1
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[27]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    ueee/clk_butons/nr_reg[27]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 2.315ns (40.322%)  route 3.426ns (59.679%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  ueee/clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.592     6.190    ueee/clk_butons/nr_reg[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  ueee/clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.770    ueee/clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.998    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.112    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.226    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 f  ueee/clk_butons/nr_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.929     8.489    ueee/clk_butons/p_0_in[22]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.303     8.792 f  ueee/clk_butons/nr[0]_i_5/O
                         net (fo=1, routed)           0.797     9.589    ueee/clk_butons/nr[0]_i_5_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.108    10.822    ueee/clk_butons/clear
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    ueee/clk_butons/clk_in1
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    ueee/clk_butons/nr_reg[28]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 2.315ns (40.322%)  route 3.426ns (59.679%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  ueee/clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.592     6.190    ueee/clk_butons/nr_reg[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  ueee/clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.770    ueee/clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.998    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.112    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.226    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 f  ueee/clk_butons/nr_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.929     8.489    ueee/clk_butons/p_0_in[22]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.303     8.792 f  ueee/clk_butons/nr[0]_i_5/O
                         net (fo=1, routed)           0.797     9.589    ueee/clk_butons/nr[0]_i_5_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.108    10.822    ueee/clk_butons/clear
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    ueee/clk_butons/clk_in1
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    ueee/clk_butons/nr_reg[29]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 2.315ns (40.322%)  route 3.426ns (59.679%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  ueee/clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.592     6.190    ueee/clk_butons/nr_reg[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  ueee/clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.770    ueee/clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.998    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.112    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.226    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 f  ueee/clk_butons/nr_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.929     8.489    ueee/clk_butons/p_0_in[22]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.303     8.792 f  ueee/clk_butons/nr[0]_i_5/O
                         net (fo=1, routed)           0.797     9.589    ueee/clk_butons/nr[0]_i_5_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.108    10.822    ueee/clk_butons/clear
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    ueee/clk_butons/clk_in1
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    ueee/clk_butons/nr_reg[30]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 2.315ns (40.322%)  route 3.426ns (59.679%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  ueee/clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.592     6.190    ueee/clk_butons/nr_reg[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  ueee/clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.770    ueee/clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.998    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.112    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.226    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 f  ueee/clk_butons/nr_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.929     8.489    ueee/clk_butons/p_0_in[22]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.303     8.792 f  ueee/clk_butons/nr[0]_i_5/O
                         net (fo=1, routed)           0.797     9.589    ueee/clk_butons/nr[0]_i_5_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.108    10.822    ueee/clk_butons/clear
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    ueee/clk_butons/clk_in1
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    ueee/clk_butons/nr_reg[31]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.315ns (41.279%)  route 3.293ns (58.721%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  ueee/clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.592     6.190    ueee/clk_butons/nr_reg[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  ueee/clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.770    ueee/clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.998    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.112    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.226    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 f  ueee/clk_butons/nr_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.929     8.489    ueee/clk_butons/p_0_in[22]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.303     8.792 f  ueee/clk_butons/nr[0]_i_5/O
                         net (fo=1, routed)           0.797     9.589    ueee/clk_butons/nr[0]_i_5_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          0.975    10.688    ueee/clk_butons/clear
    SLICE_X34Y41         FDRE                                         r  ueee/clk_butons/nr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    ueee/clk_butons/clk_in1
    SLICE_X34Y41         FDRE                                         r  ueee/clk_butons/nr_reg[20]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.524    14.500    ueee/clk_butons/nr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.315ns (41.279%)  route 3.293ns (58.721%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  ueee/clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.592     6.190    ueee/clk_butons/nr_reg[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  ueee/clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.770    ueee/clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.998    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.112    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.226    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 f  ueee/clk_butons/nr_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.929     8.489    ueee/clk_butons/p_0_in[22]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.303     8.792 f  ueee/clk_butons/nr[0]_i_5/O
                         net (fo=1, routed)           0.797     9.589    ueee/clk_butons/nr[0]_i_5_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          0.975    10.688    ueee/clk_butons/clear
    SLICE_X34Y41         FDRE                                         r  ueee/clk_butons/nr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    ueee/clk_butons/clk_in1
    SLICE_X34Y41         FDRE                                         r  ueee/clk_butons/nr_reg[21]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.524    14.500    ueee/clk_butons/nr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  3.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/clk_butons/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    ueee/clk_butons/clk_in1
    SLICE_X35Y45         FDRE                                         r  ueee/clk_butons/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ueee/clk_butons/clk_reg/Q
                         net (fo=2, routed)           0.168     1.754    ueee/clk_butons/clk__0
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  ueee/clk_butons/clk_i_1/O
                         net (fo=1, routed)           0.000     1.799    ueee/clk_butons/clk_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  ueee/clk_butons/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    ueee/clk_butons/clk_in1
    SLICE_X35Y45         FDRE                                         r  ueee/clk_butons/clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.536    ueee/clk_butons/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    ueee/clk_butons/clk_in1
    SLICE_X34Y37         FDRE                                         r  ueee/clk_butons/nr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  ueee/clk_butons/nr_reg[6]/Q
                         net (fo=2, routed)           0.125     1.732    ueee/clk_butons/nr_reg[6]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  ueee/clk_butons/nr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    ueee/clk_butons/nr_reg[4]_i_1_n_5
    SLICE_X34Y37         FDRE                                         r  ueee/clk_butons/nr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    ueee/clk_butons/clk_in1
    SLICE_X34Y37         FDRE                                         r  ueee/clk_butons/nr_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.134     1.576    ueee/clk_butons/nr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    ueee/clk_butons/clk_in1
    SLICE_X34Y38         FDRE                                         r  ueee/clk_butons/nr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  ueee/clk_butons/nr_reg[10]/Q
                         net (fo=2, routed)           0.125     1.733    ueee/clk_butons/nr_reg[10]
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  ueee/clk_butons/nr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    ueee/clk_butons/nr_reg[8]_i_1_n_5
    SLICE_X34Y38         FDRE                                         r  ueee/clk_butons/nr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.956    ueee/clk_butons/clk_in1
    SLICE_X34Y38         FDRE                                         r  ueee/clk_butons/nr_reg[10]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.134     1.577    ueee/clk_butons/nr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    ueee/clk_butons/clk_in1
    SLICE_X34Y39         FDRE                                         r  ueee/clk_butons/nr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  ueee/clk_butons/nr_reg[14]/Q
                         net (fo=2, routed)           0.125     1.733    ueee/clk_butons/nr_reg[14]
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  ueee/clk_butons/nr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    ueee/clk_butons/nr_reg[12]_i_1_n_5
    SLICE_X34Y39         FDRE                                         r  ueee/clk_butons/nr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.956    ueee/clk_butons/clk_in1
    SLICE_X34Y39         FDRE                                         r  ueee/clk_butons/nr_reg[14]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.134     1.577    ueee/clk_butons/nr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  ueee/clk_butons/nr_reg[2]/Q
                         net (fo=2, routed)           0.125     1.731    ueee/clk_butons/nr_reg[2]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  ueee/clk_butons/nr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.841    ueee/clk_butons/nr_reg[0]_i_2_n_5
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    ueee/clk_butons/clk_in1
    SLICE_X34Y36         FDRE                                         r  ueee/clk_butons/nr_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.134     1.575    ueee/clk_butons/nr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    ueee/clk_butons/clk_in1
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ueee/clk_butons/nr_reg[30]/Q
                         net (fo=2, routed)           0.125     1.735    ueee/clk_butons/nr_reg[30]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  ueee/clk_butons/nr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    ueee/clk_butons/nr_reg[28]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    ueee/clk_butons/clk_in1
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[30]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    ueee/clk_butons/nr_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    ueee/clk_butons/clk_in1
    SLICE_X34Y40         FDRE                                         r  ueee/clk_butons/nr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  ueee/clk_butons/nr_reg[18]/Q
                         net (fo=2, routed)           0.125     1.734    ueee/clk_butons/nr_reg[18]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  ueee/clk_butons/nr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    ueee/clk_butons/nr_reg[16]_i_1_n_5
    SLICE_X34Y40         FDRE                                         r  ueee/clk_butons/nr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    ueee/clk_butons/clk_in1
    SLICE_X34Y40         FDRE                                         r  ueee/clk_butons/nr_reg[18]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.134     1.578    ueee/clk_butons/nr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    ueee/clk_butons/clk_in1
    SLICE_X34Y41         FDRE                                         r  ueee/clk_butons/nr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  ueee/clk_butons/nr_reg[22]/Q
                         net (fo=2, routed)           0.125     1.734    ueee/clk_butons/nr_reg[22]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  ueee/clk_butons/nr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    ueee/clk_butons/nr_reg[20]_i_1_n_5
    SLICE_X34Y41         FDRE                                         r  ueee/clk_butons/nr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    ueee/clk_butons/clk_in1
    SLICE_X34Y41         FDRE                                         r  ueee/clk_butons/nr_reg[22]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    ueee/clk_butons/nr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    ueee/clk_butons/clk_in1
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  ueee/clk_butons/nr_reg[26]/Q
                         net (fo=2, routed)           0.125     1.734    ueee/clk_butons/nr_reg[26]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  ueee/clk_butons/nr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    ueee/clk_butons/nr_reg[24]_i_1_n_5
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    ueee/clk_butons/clk_in1
    SLICE_X34Y42         FDRE                                         r  ueee/clk_butons/nr_reg[26]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    ueee/clk_butons/nr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    ueee/clk_butons/clk_in1
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ueee/clk_butons/nr_reg[30]/Q
                         net (fo=2, routed)           0.125     1.735    ueee/clk_butons/nr_reg[30]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  ueee/clk_butons/nr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    ueee/clk_butons/nr_reg[28]_i_1_n_4
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    ueee/clk_butons/clk_in1
    SLICE_X34Y43         FDRE                                         r  ueee/clk_butons/nr_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    ueee/clk_butons/nr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y45     ueee/clk_butons/clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y36     ueee/clk_butons/nr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y38     ueee/clk_butons/nr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y38     ueee/clk_butons/nr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y39     ueee/clk_butons/nr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y39     ueee/clk_butons/nr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y39     ueee/clk_butons/nr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y39     ueee/clk_butons/nr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45     ueee/clk_butons/clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45     ueee/clk_butons/clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y36     ueee/clk_butons/nr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y36     ueee/clk_butons/nr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y38     ueee/clk_butons/nr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y38     ueee/clk_butons/nr_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y38     ueee/clk_butons/nr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y38     ueee/clk_butons/nr_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45     ueee/clk_butons/clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45     ueee/clk_butons/clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y36     ueee/clk_butons/nr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y36     ueee/clk_butons/nr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y38     ueee/clk_butons/nr_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y38     ueee/clk_butons/nr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y38     ueee/clk_butons/nr_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y38     ueee/clk_butons/nr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -5.696ns,  Total Violation      -66.612ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.696ns  (required time - arrival time)
  Source:                 ueee/vertical/vval_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_RED_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.926ns  (logic 10.894ns (72.986%)  route 4.032ns (27.014%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vval_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ueee/vertical/vval_reg[1]_replica/Q
                         net (fo=2, routed)           0.468     5.994    ueee/vertical/DI[1]_repN
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.118 r  ueee/vertical/VGA_RED_O3_i_39/O
                         net (fo=1, routed)           0.000     6.118    ueee/vertical/VGA_RED_O3_i_39_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.651    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.768    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.200 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     7.814    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.033 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.035    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.553 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    14.511    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.635 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    14.635    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.185 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.185    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    15.299    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.633 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    16.359    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.662 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    16.662    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.212 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    17.221    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.555 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    18.060    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    18.363 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    18.363    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.933 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.751    19.683    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I4_O)        0.313    19.996 r  ueee/vertical/VGA_RED_O[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.996    uccc/ai/D[3]
    SLICE_X8Y23          FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.435    14.036    uccc/ai/clk_out1
    SLICE_X8Y23          FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/C
                         clock pessimism              0.260    14.296    
                         clock uncertainty           -0.072    14.223    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.077    14.300    uccc/ai/VGA_RED_O_reg[3]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -19.996    
  -------------------------------------------------------------------
                         slack                                 -5.696    

Slack (VIOLATED) :        -5.668ns  (required time - arrival time)
  Source:                 ueee/vertical/vval_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_GREEN_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 10.894ns (73.043%)  route 4.020ns (26.957%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vval_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ueee/vertical/vval_reg[1]_replica/Q
                         net (fo=2, routed)           0.468     5.994    ueee/vertical/DI[1]_repN
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.118 r  ueee/vertical/VGA_RED_O3_i_39/O
                         net (fo=1, routed)           0.000     6.118    ueee/vertical/VGA_RED_O3_i_39_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.651    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.768    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.200 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     7.814    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.033 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.035    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.553 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    14.511    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.635 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    14.635    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.185 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.185    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    15.299    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.633 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    16.359    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.662 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    16.662    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.212 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    17.221    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.555 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    18.060    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    18.363 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    18.363    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.933 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.739    19.672    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.313    19.985 r  uccc/bm/VGA_GREEN_O[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.985    uccc/ai/VGA_GREEN_O_reg[3]_1[3]
    SLICE_X10Y23         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.436    14.037    uccc/ai/clk_out1
    SLICE_X10Y23         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/C
                         clock pessimism              0.273    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X10Y23         FDRE (Setup_fdre_C_D)        0.079    14.316    uccc/ai/VGA_GREEN_O_reg[3]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -19.985    
  -------------------------------------------------------------------
                         slack                                 -5.668    

Slack (VIOLATED) :        -5.659ns  (required time - arrival time)
  Source:                 ueee/vertical/vval_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_RED_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.846ns  (logic 10.894ns (73.382%)  route 3.952ns (26.618%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vval_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ueee/vertical/vval_reg[1]_replica/Q
                         net (fo=2, routed)           0.468     5.994    ueee/vertical/DI[1]_repN
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.118 r  ueee/vertical/VGA_RED_O3_i_39/O
                         net (fo=1, routed)           0.000     6.118    ueee/vertical/VGA_RED_O3_i_39_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.651    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.768    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.200 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     7.814    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.033 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.035    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.553 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    14.511    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.635 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    14.635    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.185 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.185    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    15.299    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.633 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    16.359    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.662 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    16.662    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.212 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    17.221    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.555 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    18.060    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    18.363 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    18.363    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.933 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.670    19.603    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.313    19.916 r  uccc/bm/VGA_RED_O[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.916    uccc/ai/D[0]
    SLICE_X15Y22         FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.436    14.037    uccc/ai/clk_out1
    SLICE_X15Y22         FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/C
                         clock pessimism              0.260    14.297    
                         clock uncertainty           -0.072    14.224    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)        0.032    14.256    uccc/ai/VGA_RED_O_reg[0]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -19.916    
  -------------------------------------------------------------------
                         slack                                 -5.659    

Slack (VIOLATED) :        -5.578ns  (required time - arrival time)
  Source:                 ueee/vertical/vval_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_RED_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.763ns  (logic 10.894ns (73.793%)  route 3.869ns (26.207%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vval_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ueee/vertical/vval_reg[1]_replica/Q
                         net (fo=2, routed)           0.468     5.994    ueee/vertical/DI[1]_repN
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.118 r  ueee/vertical/VGA_RED_O3_i_39/O
                         net (fo=1, routed)           0.000     6.118    ueee/vertical/VGA_RED_O3_i_39_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.651    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.768    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.200 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     7.814    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.033 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.035    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.553 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    14.511    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.635 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    14.635    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.185 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.185    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    15.299    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.633 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    16.359    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.662 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    16.662    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.212 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    17.221    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.555 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    18.060    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    18.363 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    18.363    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.933 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.588    19.520    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.313    19.833 r  uccc/bm/VGA_RED_O[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.833    uccc/ai/D[2]
    SLICE_X15Y23         FDRE                                         r  uccc/ai/VGA_RED_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.435    14.036    uccc/ai/clk_out1
    SLICE_X15Y23         FDRE                                         r  uccc/ai/VGA_RED_O_reg[2]/C
                         clock pessimism              0.260    14.296    
                         clock uncertainty           -0.072    14.223    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)        0.032    14.255    uccc/ai/VGA_RED_O_reg[2]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -19.833    
  -------------------------------------------------------------------
                         slack                                 -5.578    

Slack (VIOLATED) :        -5.566ns  (required time - arrival time)
  Source:                 ueee/vertical/vval_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_GREEN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.749ns  (logic 10.894ns (73.863%)  route 3.855ns (26.137%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vval_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ueee/vertical/vval_reg[1]_replica/Q
                         net (fo=2, routed)           0.468     5.994    ueee/vertical/DI[1]_repN
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.118 r  ueee/vertical/VGA_RED_O3_i_39/O
                         net (fo=1, routed)           0.000     6.118    ueee/vertical/VGA_RED_O3_i_39_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.651    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.768    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.200 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     7.814    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.033 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.035    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.553 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    14.511    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.635 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    14.635    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.185 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.185    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    15.299    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.633 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    16.359    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.662 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    16.662    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.212 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    17.221    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.555 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    18.060    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    18.363 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    18.363    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.933 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.574    19.506    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.313    19.819 r  uccc/bm/VGA_GREEN_O[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.819    uccc/ai/VGA_GREEN_O_reg[3]_1[0]
    SLICE_X9Y25          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.433    14.034    uccc/ai/clk_out1
    SLICE_X9Y25          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)        0.032    14.253    uccc/ai/VGA_GREEN_O_reg[0]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -19.819    
  -------------------------------------------------------------------
                         slack                                 -5.566    

Slack (VIOLATED) :        -5.537ns  (required time - arrival time)
  Source:                 ueee/vertical/vval_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_BLUE_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.771ns  (logic 10.894ns (73.753%)  route 3.877ns (26.247%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vval_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ueee/vertical/vval_reg[1]_replica/Q
                         net (fo=2, routed)           0.468     5.994    ueee/vertical/DI[1]_repN
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.118 r  ueee/vertical/VGA_RED_O3_i_39/O
                         net (fo=1, routed)           0.000     6.118    ueee/vertical/VGA_RED_O3_i_39_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.651    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.768    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.200 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     7.814    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.033 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.035    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.553 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    14.511    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.635 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    14.635    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.185 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.185    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    15.299    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.633 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    16.359    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.662 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    16.662    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.212 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    17.221    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.555 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    18.060    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    18.363 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    18.363    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.933 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.596    19.528    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.313    19.841 r  uccc/bm/VGA_BLUE_O[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.841    uccc/ai/VGA_BLUE_O_reg[3]_1[2]
    SLICE_X14Y23         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.435    14.036    uccc/ai/clk_out1
    SLICE_X14Y23         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[2]/C
                         clock pessimism              0.260    14.296    
                         clock uncertainty           -0.072    14.223    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)        0.081    14.304    uccc/ai/VGA_BLUE_O_reg[2]
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -19.841    
  -------------------------------------------------------------------
                         slack                                 -5.537    

Slack (VIOLATED) :        -5.522ns  (required time - arrival time)
  Source:                 ueee/vertical/vval_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_BLUE_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.705ns  (logic 10.894ns (74.082%)  route 3.811ns (25.918%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vval_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ueee/vertical/vval_reg[1]_replica/Q
                         net (fo=2, routed)           0.468     5.994    ueee/vertical/DI[1]_repN
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.118 r  ueee/vertical/VGA_RED_O3_i_39/O
                         net (fo=1, routed)           0.000     6.118    ueee/vertical/VGA_RED_O3_i_39_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.651    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.768    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.200 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     7.814    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.033 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.035    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.553 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    14.511    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.635 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    14.635    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.185 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.185    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    15.299    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.633 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    16.359    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.662 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    16.662    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.212 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    17.221    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.555 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    18.060    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    18.363 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    18.363    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.933 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.530    19.463    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X15Y24         LUT6 (Prop_lut6_I4_O)        0.313    19.776 r  uccc/bm/VGA_BLUE_O[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.776    uccc/ai/VGA_BLUE_O_reg[3]_1[1]
    SLICE_X15Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.433    14.034    uccc/ai/clk_out1
    SLICE_X15Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.032    14.253    uccc/ai/VGA_BLUE_O_reg[1]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -19.776    
  -------------------------------------------------------------------
                         slack                                 -5.522    

Slack (VIOLATED) :        -5.520ns  (required time - arrival time)
  Source:                 ueee/vertical/vval_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_BLUE_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.700ns  (logic 10.894ns (74.109%)  route 3.806ns (25.891%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vval_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ueee/vertical/vval_reg[1]_replica/Q
                         net (fo=2, routed)           0.468     5.994    ueee/vertical/DI[1]_repN
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.118 r  ueee/vertical/VGA_RED_O3_i_39/O
                         net (fo=1, routed)           0.000     6.118    ueee/vertical/VGA_RED_O3_i_39_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.651    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.768    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.200 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     7.814    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.033 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.035    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.553 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    14.511    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.635 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    14.635    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.185 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.185    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    15.299    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.633 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    16.359    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.662 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    16.662    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.212 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    17.221    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.555 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    18.060    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    18.363 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    18.363    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.933 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.525    19.457    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X15Y25         LUT6 (Prop_lut6_I4_O)        0.313    19.770 r  uccc/bm/VGA_BLUE_O[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.770    uccc/ai/VGA_BLUE_O_reg[3]_1[0]
    SLICE_X15Y25         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.433    14.034    uccc/ai/clk_out1
    SLICE_X15Y25         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[0]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.029    14.250    uccc/ai/VGA_BLUE_O_reg[0]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -19.770    
  -------------------------------------------------------------------
                         slack                                 -5.520    

Slack (VIOLATED) :        -5.505ns  (required time - arrival time)
  Source:                 ueee/vertical/vval_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_GREEN_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.735ns  (logic 10.894ns (73.931%)  route 3.841ns (26.069%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vval_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ueee/vertical/vval_reg[1]_replica/Q
                         net (fo=2, routed)           0.468     5.994    ueee/vertical/DI[1]_repN
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.118 r  ueee/vertical/VGA_RED_O3_i_39/O
                         net (fo=1, routed)           0.000     6.118    ueee/vertical/VGA_RED_O3_i_39_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.651    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.768    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.200 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     7.814    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.033 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.035    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.553 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    14.511    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.635 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    14.635    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.185 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.185    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    15.299    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.633 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    16.359    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.662 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    16.662    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.212 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    17.221    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.555 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    18.060    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    18.363 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    18.363    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.933 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.560    19.493    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X14Y24         LUT6 (Prop_lut6_I4_O)        0.313    19.806 r  uccc/bm/VGA_GREEN_O[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.806    uccc/ai/VGA_GREEN_O_reg[3]_1[2]
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.433    14.034    uccc/ai/clk_out1
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X14Y24         FDRE (Setup_fdre_C_D)        0.079    14.300    uccc/ai/VGA_GREEN_O_reg[2]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -19.806    
  -------------------------------------------------------------------
                         slack                                 -5.505    

Slack (VIOLATED) :        -5.497ns  (required time - arrival time)
  Source:                 ueee/vertical/vval_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_BLUE_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.725ns  (logic 10.894ns (73.983%)  route 3.831ns (26.017%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vval_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ueee/vertical/vval_reg[1]_replica/Q
                         net (fo=2, routed)           0.468     5.994    ueee/vertical/DI[1]_repN
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.118 r  ueee/vertical/VGA_RED_O3_i_39/O
                         net (fo=1, routed)           0.000     6.118    ueee/vertical/VGA_RED_O3_i_39_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.651    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.768    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.200 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     7.814    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.033 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.035    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.553 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    14.511    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    14.635 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    14.635    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.185 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.185    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    15.299    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.633 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    16.359    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.662 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    16.662    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.212 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    17.221    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.555 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    18.060    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    18.363 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    18.363    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.933 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.550    19.482    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.313    19.795 r  uccc/bm/VGA_BLUE_O[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.795    uccc/ai/VGA_BLUE_O_reg[3]_1[3]
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.433    14.034    uccc/ai/clk_out1
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[3]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X14Y24         FDRE (Setup_fdre_C_D)        0.077    14.298    uccc/ai/VGA_BLUE_O_reg[3]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -19.795    
  -------------------------------------------------------------------
                         slack                                 -5.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ueee/debr/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debr/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.591     1.474    ueee/debr/B1/clk_out1
    SLICE_X3Y13          FDRE                                         r  ueee/debr/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ueee/debr/B1/Q_reg/Q
                         net (fo=3, routed)           0.119     1.734    ueee/debr/B2/N1
    SLICE_X3Y12          FDRE                                         r  ueee/debr/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.862     1.989    ueee/debr/B2/clk_out1
    SLICE_X3Y12          FDRE                                         r  ueee/debr/B2/Q_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.070     1.560    ueee/debr/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ueee/debd/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debd/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.965%)  route 0.166ns (54.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.591     1.474    ueee/debd/B1/clk_out1
    SLICE_X0Y15          FDRE                                         r  ueee/debd/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ueee/debd/B1/Q_reg/Q
                         net (fo=3, routed)           0.166     1.781    ueee/debd/B2/N1
    SLICE_X3Y15          FDRE                                         r  ueee/debd/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.860     1.987    ueee/debd/B2/clk_out1
    SLICE_X3Y15          FDRE                                         r  ueee/debd/B2/Q_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.070     1.558    ueee/debd/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ueee/debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debm/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.957%)  route 0.180ns (56.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.591     1.474    ueee/debm/B1/clk_out1
    SLICE_X0Y15          FDRE                                         r  ueee/debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ueee/debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.180     1.795    ueee/debm/B2/N1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.859     1.986    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.070     1.557    ueee/debm/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ueee/debu/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debu/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.589     1.472    ueee/debu/B2/clk_out1
    SLICE_X1Y17          FDRE                                         r  ueee/debu/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ueee/debu/B2/Q_reg/Q
                         net (fo=3, routed)           0.170     1.783    ueee/debu/B3/N2
    SLICE_X1Y17          FDRE                                         r  ueee/debu/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.858     1.985    ueee/debu/B3/clk_out1
    SLICE_X1Y17          FDRE                                         r  ueee/debu/B3/Q_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.061     1.533    ueee/debu/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ueee/debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debl/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.583     1.466    ueee/debl/B2/clk_out1
    SLICE_X0Y23          FDRE                                         r  ueee/debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ueee/debl/B2/Q_reg/Q
                         net (fo=2, routed)           0.183     1.790    ueee/debl/B3/N2
    SLICE_X0Y23          FDRE                                         r  ueee/debl/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.851     1.978    ueee/debl/B3/clk_out1
    SLICE_X0Y23          FDRE                                         r  ueee/debl/B3/Q_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.070     1.536    ueee/debl/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ueee/debd/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debd/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.591     1.474    ueee/debd/B2/clk_out1
    SLICE_X3Y15          FDRE                                         r  ueee/debd/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ueee/debd/B2/Q_reg/Q
                         net (fo=3, routed)           0.181     1.797    ueee/debd/B3/N2
    SLICE_X3Y15          FDRE                                         r  ueee/debd/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.860     1.987    ueee/debd/B3/clk_out1
    SLICE_X3Y15          FDRE                                         r  ueee/debd/B3/Q_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.066     1.540    ueee/debd/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ueee/debl/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debl/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.583     1.466    ueee/debl/B1/clk_out1
    SLICE_X0Y23          FDRE                                         r  ueee/debl/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ueee/debl/B1/Q_reg/Q
                         net (fo=2, routed)           0.185     1.792    ueee/debl/B2/N1
    SLICE_X0Y23          FDRE                                         r  ueee/debl/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.851     1.978    ueee/debl/B2/clk_out1
    SLICE_X0Y23          FDRE                                         r  ueee/debl/B2/Q_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.066     1.532    ueee/debl/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debm/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.812%)  route 0.188ns (57.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.188     1.802    ueee/debm/B3/N2
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.859     1.986    ueee/debm/B3/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B3/Q_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.066     1.539    ueee/debm/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/debr/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debr/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.812%)  route 0.188ns (57.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.592     1.475    ueee/debr/B2/clk_out1
    SLICE_X3Y12          FDRE                                         r  ueee/debr/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ueee/debr/B2/Q_reg/Q
                         net (fo=3, routed)           0.188     1.804    ueee/debr/B3/N2
    SLICE_X3Y12          FDRE                                         r  ueee/debr/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.862     1.989    ueee/debr/B3/clk_out1
    SLICE_X3Y12          FDRE                                         r  ueee/debr/B3/Q_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.066     1.541    ueee/debr/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ueee/vertical/vval_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/vertical/vval_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.556     1.439    ueee/vertical/clk_out1
    SLICE_X8Y28          FDRE                                         r  ueee/vertical/vval_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ueee/vertical/vval_reg[14]/Q
                         net (fo=13, routed)          0.139     1.742    ueee/vertical/vval_reg[15]_0[2]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  ueee/vertical/vval_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    ueee/vertical/vval_reg[12]_i_1_n_5
    SLICE_X8Y28          FDRE                                         r  ueee/vertical/vval_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.824     1.951    ueee/vertical/clk_out1
    SLICE_X8Y28          FDRE                                         r  ueee/vertical/vval_reg[14]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.134     1.573    ueee/vertical/vval_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ueee/clk_modifier/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    ueee/clk_modifier/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y25     uccc/ai/VGA_BLUE_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y24     uccc/ai/VGA_BLUE_O_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y23     uccc/ai/VGA_BLUE_O_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y24     uccc/ai/VGA_BLUE_O_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y25      uccc/ai/VGA_GREEN_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y26     uccc/ai/VGA_GREEN_O_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y24     uccc/ai/VGA_GREEN_O_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y23     uccc/ai/VGA_GREEN_O_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y25     uccc/ai/VGA_BLUE_O_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y25     uccc/ai/VGA_BLUE_O_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y24     uccc/ai/VGA_BLUE_O_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y24     uccc/ai/VGA_BLUE_O_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y23     uccc/ai/VGA_BLUE_O_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y23     uccc/ai/VGA_BLUE_O_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y24     uccc/ai/VGA_BLUE_O_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y24     uccc/ai/VGA_BLUE_O_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y25      uccc/ai/VGA_GREEN_O_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y25      uccc/ai/VGA_GREEN_O_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y25     uccc/ai/VGA_BLUE_O_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y25     uccc/ai/VGA_BLUE_O_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y24     uccc/ai/VGA_BLUE_O_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y24     uccc/ai/VGA_BLUE_O_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y23     uccc/ai/VGA_BLUE_O_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y23     uccc/ai/VGA_BLUE_O_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y24     uccc/ai/VGA_BLUE_O_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y24     uccc/ai/VGA_BLUE_O_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y25      uccc/ai/VGA_GREEN_O_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y25      uccc/ai/VGA_GREEN_O_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    ueee/clk_modifier/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uccc/bm/xPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.929ns  (logic 1.308ns (16.496%)  route 6.621ns (83.504%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[26]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/xPos_reg[26]/Q
                         net (fo=10, routed)          1.298     1.754    uccc/bm/Q[26]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     1.878 f  uccc/bm/xPos[30]_i_17/O
                         net (fo=1, routed)           0.670     2.548    uccc/bm/xPos[30]_i_17_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.672 f  uccc/bm/xPos[30]_i_10/O
                         net (fo=2, routed)           1.069     3.741    uccc/bm/xPos[30]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.153     3.894 f  uccc/bm/xPos[30]_i_6/O
                         net (fo=2, routed)           0.753     4.647    uccc/bm/xPos[30]_i_6_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.327     4.974 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=33, routed)          0.856     5.830    uccc/bm/xPos_reg[15]_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  uccc/bm/xPos[30]_i_1/O
                         net (fo=31, routed)          1.975     7.929    uccc/bm/xPos
    SLICE_X4Y18          FDRE                                         r  uccc/bm/xPos_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.663ns  (logic 1.308ns (17.070%)  route 6.355ns (82.930%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[26]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/xPos_reg[26]/Q
                         net (fo=10, routed)          1.298     1.754    uccc/bm/Q[26]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     1.878 f  uccc/bm/xPos[30]_i_17/O
                         net (fo=1, routed)           0.670     2.548    uccc/bm/xPos[30]_i_17_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.672 f  uccc/bm/xPos[30]_i_10/O
                         net (fo=2, routed)           1.069     3.741    uccc/bm/xPos[30]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.153     3.894 f  uccc/bm/xPos[30]_i_6/O
                         net (fo=2, routed)           0.753     4.647    uccc/bm/xPos[30]_i_6_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.327     4.974 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=33, routed)          0.856     5.830    uccc/bm/xPos_reg[15]_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  uccc/bm/xPos[30]_i_1/O
                         net (fo=31, routed)          1.709     7.663    uccc/bm/xPos
    SLICE_X8Y15          FDRE                                         r  uccc/bm/xPos_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.663ns  (logic 1.308ns (17.070%)  route 6.355ns (82.930%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[26]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/xPos_reg[26]/Q
                         net (fo=10, routed)          1.298     1.754    uccc/bm/Q[26]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     1.878 f  uccc/bm/xPos[30]_i_17/O
                         net (fo=1, routed)           0.670     2.548    uccc/bm/xPos[30]_i_17_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.672 f  uccc/bm/xPos[30]_i_10/O
                         net (fo=2, routed)           1.069     3.741    uccc/bm/xPos[30]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.153     3.894 f  uccc/bm/xPos[30]_i_6/O
                         net (fo=2, routed)           0.753     4.647    uccc/bm/xPos[30]_i_6_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.327     4.974 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=33, routed)          0.856     5.830    uccc/bm/xPos_reg[15]_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  uccc/bm/xPos[30]_i_1/O
                         net (fo=31, routed)          1.709     7.663    uccc/bm/xPos
    SLICE_X8Y15          FDRE                                         r  uccc/bm/xPos_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.663ns  (logic 1.308ns (17.070%)  route 6.355ns (82.930%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[26]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/xPos_reg[26]/Q
                         net (fo=10, routed)          1.298     1.754    uccc/bm/Q[26]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     1.878 f  uccc/bm/xPos[30]_i_17/O
                         net (fo=1, routed)           0.670     2.548    uccc/bm/xPos[30]_i_17_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.672 f  uccc/bm/xPos[30]_i_10/O
                         net (fo=2, routed)           1.069     3.741    uccc/bm/xPos[30]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.153     3.894 f  uccc/bm/xPos[30]_i_6/O
                         net (fo=2, routed)           0.753     4.647    uccc/bm/xPos[30]_i_6_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.327     4.974 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=33, routed)          0.856     5.830    uccc/bm/xPos_reg[15]_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  uccc/bm/xPos[30]_i_1/O
                         net (fo=31, routed)          1.709     7.663    uccc/bm/xPos
    SLICE_X8Y15          FDRE                                         r  uccc/bm/xPos_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.663ns  (logic 1.308ns (17.070%)  route 6.355ns (82.930%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[26]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/xPos_reg[26]/Q
                         net (fo=10, routed)          1.298     1.754    uccc/bm/Q[26]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     1.878 f  uccc/bm/xPos[30]_i_17/O
                         net (fo=1, routed)           0.670     2.548    uccc/bm/xPos[30]_i_17_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.672 f  uccc/bm/xPos[30]_i_10/O
                         net (fo=2, routed)           1.069     3.741    uccc/bm/xPos[30]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.153     3.894 f  uccc/bm/xPos[30]_i_6/O
                         net (fo=2, routed)           0.753     4.647    uccc/bm/xPos[30]_i_6_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.327     4.974 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=33, routed)          0.856     5.830    uccc/bm/xPos_reg[15]_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  uccc/bm/xPos[30]_i_1/O
                         net (fo=31, routed)          1.709     7.663    uccc/bm/xPos
    SLICE_X8Y15          FDRE                                         r  uccc/bm/xPos_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.606ns  (logic 1.308ns (17.198%)  route 6.298ns (82.802%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[26]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/xPos_reg[26]/Q
                         net (fo=10, routed)          1.298     1.754    uccc/bm/Q[26]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     1.878 f  uccc/bm/xPos[30]_i_17/O
                         net (fo=1, routed)           0.670     2.548    uccc/bm/xPos[30]_i_17_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.672 f  uccc/bm/xPos[30]_i_10/O
                         net (fo=2, routed)           1.069     3.741    uccc/bm/xPos[30]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.153     3.894 f  uccc/bm/xPos[30]_i_6/O
                         net (fo=2, routed)           0.753     4.647    uccc/bm/xPos[30]_i_6_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.327     4.974 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=33, routed)          0.856     5.830    uccc/bm/xPos_reg[15]_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  uccc/bm/xPos[30]_i_1/O
                         net (fo=31, routed)          1.652     7.606    uccc/bm/xPos
    SLICE_X6Y18          FDRE                                         r  uccc/bm/xPos_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 1.308ns (17.203%)  route 6.295ns (82.797%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[26]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/xPos_reg[26]/Q
                         net (fo=10, routed)          1.298     1.754    uccc/bm/Q[26]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     1.878 f  uccc/bm/xPos[30]_i_17/O
                         net (fo=1, routed)           0.670     2.548    uccc/bm/xPos[30]_i_17_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.672 f  uccc/bm/xPos[30]_i_10/O
                         net (fo=2, routed)           1.069     3.741    uccc/bm/xPos[30]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.153     3.894 f  uccc/bm/xPos[30]_i_6/O
                         net (fo=2, routed)           0.753     4.647    uccc/bm/xPos[30]_i_6_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.327     4.974 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=33, routed)          0.856     5.830    uccc/bm/xPos_reg[15]_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  uccc/bm/xPos[30]_i_1/O
                         net (fo=31, routed)          1.649     7.603    uccc/bm/xPos
    SLICE_X4Y17          FDRE                                         r  uccc/bm/xPos_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 1.308ns (17.203%)  route 6.295ns (82.797%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[26]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/xPos_reg[26]/Q
                         net (fo=10, routed)          1.298     1.754    uccc/bm/Q[26]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     1.878 f  uccc/bm/xPos[30]_i_17/O
                         net (fo=1, routed)           0.670     2.548    uccc/bm/xPos[30]_i_17_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.672 f  uccc/bm/xPos[30]_i_10/O
                         net (fo=2, routed)           1.069     3.741    uccc/bm/xPos[30]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.153     3.894 f  uccc/bm/xPos[30]_i_6/O
                         net (fo=2, routed)           0.753     4.647    uccc/bm/xPos[30]_i_6_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.327     4.974 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=33, routed)          0.856     5.830    uccc/bm/xPos_reg[15]_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  uccc/bm/xPos[30]_i_1/O
                         net (fo=31, routed)          1.649     7.603    uccc/bm/xPos
    SLICE_X4Y17          FDRE                                         r  uccc/bm/xPos_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 1.308ns (17.203%)  route 6.295ns (82.797%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[26]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/xPos_reg[26]/Q
                         net (fo=10, routed)          1.298     1.754    uccc/bm/Q[26]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     1.878 f  uccc/bm/xPos[30]_i_17/O
                         net (fo=1, routed)           0.670     2.548    uccc/bm/xPos[30]_i_17_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.672 f  uccc/bm/xPos[30]_i_10/O
                         net (fo=2, routed)           1.069     3.741    uccc/bm/xPos[30]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.153     3.894 f  uccc/bm/xPos[30]_i_6/O
                         net (fo=2, routed)           0.753     4.647    uccc/bm/xPos[30]_i_6_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.327     4.974 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=33, routed)          0.856     5.830    uccc/bm/xPos_reg[15]_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  uccc/bm/xPos[30]_i_1/O
                         net (fo=31, routed)          1.649     7.603    uccc/bm/xPos
    SLICE_X4Y17          FDRE                                         r  uccc/bm/xPos_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 1.308ns (17.203%)  route 6.295ns (82.797%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[26]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/xPos_reg[26]/Q
                         net (fo=10, routed)          1.298     1.754    uccc/bm/Q[26]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     1.878 f  uccc/bm/xPos[30]_i_17/O
                         net (fo=1, routed)           0.670     2.548    uccc/bm/xPos[30]_i_17_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.672 f  uccc/bm/xPos[30]_i_10/O
                         net (fo=2, routed)           1.069     3.741    uccc/bm/xPos[30]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.153     3.894 f  uccc/bm/xPos[30]_i_6/O
                         net (fo=2, routed)           0.753     4.647    uccc/bm/xPos[30]_i_6_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.327     4.974 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=33, routed)          0.856     5.830    uccc/bm/xPos_reg[15]_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  uccc/bm/xPos[30]_i_1/O
                         net (fo=31, routed)          1.649     7.603    uccc/bm/xPos
    SLICE_X4Y17          FDRE                                         r  uccc/bm/xPos_reg[29]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uccc/bm/yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/yPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.574%)  route 0.182ns (49.426%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[0]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uccc/bm/yPos_reg[0]/Q
                         net (fo=16, routed)          0.182     0.323    uccc/bm/yPos_reg[30]_0[0]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.368 r  uccc/bm/yPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    uccc/bm/yPos[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  uccc/bm/yPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.809%)  route 0.211ns (53.191%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[0]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uccc/bm/xPos_reg[0]/Q
                         net (fo=16, routed)          0.211     0.352    uccc/bm/Q[0]
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.397 r  uccc/bm/xPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.397    uccc/bm/xPos[0]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  uccc/bm/xPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/yPos_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.383ns (62.866%)  route 0.226ns (37.134%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[11]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uccc/bm/yPos_reg[11]/Q
                         net (fo=10, routed)          0.121     0.285    uccc/bm/yPos_reg[30]_0[11]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.396 r  uccc/bm/yPos0_carry__1/O[2]
                         net (fo=1, routed)           0.106     0.501    uccc/bm/yPos0[11]
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.108     0.609 r  uccc/bm/yPos[11]_i_1/O
                         net (fo=1, routed)           0.000     0.609    uccc/bm/yPos[11]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  uccc/bm/yPos_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/yPos_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.383ns (62.249%)  route 0.232ns (37.751%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[15]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uccc/bm/yPos_reg[15]/Q
                         net (fo=10, routed)          0.129     0.293    uccc/bm/yPos_reg[30]_0[15]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.404 r  uccc/bm/yPos0_carry__2/O[2]
                         net (fo=1, routed)           0.104     0.507    uccc/bm/yPos0[15]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.108     0.615 r  uccc/bm/yPos[15]_i_1/O
                         net (fo=1, routed)           0.000     0.615    uccc/bm/yPos[15]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  uccc/bm/yPos_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/yPos_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.383ns (61.039%)  route 0.244ns (38.961%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[23]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uccc/bm/yPos_reg[23]/Q
                         net (fo=10, routed)          0.141     0.305    uccc/bm/yPos_reg[30]_0[23]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.416 r  uccc/bm/yPos0_carry__4/O[2]
                         net (fo=1, routed)           0.104     0.519    uccc/bm/yPos0[23]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.108     0.627 r  uccc/bm/yPos[23]_i_1/O
                         net (fo=1, routed)           0.000     0.627    uccc/bm/yPos[23]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  uccc/bm/yPos_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.361ns (57.225%)  route 0.270ns (42.775%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[12]/C
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uccc/bm/xPos_reg[12]/Q
                         net (fo=11, routed)          0.140     0.281    uccc/bm/Q[12]
    SLICE_X6Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.326 r  uccc/bm/xPos0__58_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.326    uccc/bm/xPos0__58_carry__1_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.390 r  uccc/bm/xPos0__58_carry__1/O[3]
                         net (fo=1, routed)           0.130     0.520    uccc/bm/xPos00_in[12]
    SLICE_X5Y12          LUT4 (Prop_lut4_I2_O)        0.111     0.631 r  uccc/bm/xPos[12]_i_1/O
                         net (fo=1, routed)           0.000     0.631    uccc/bm/xPos[12]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  uccc/bm/xPos_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.276ns (43.492%)  route 0.359ns (56.508%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[9]/C
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uccc/bm/xPos_reg[9]/Q
                         net (fo=12, routed)          0.143     0.284    uccc/bm/Q[9]
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.329 f  uccc/bm/xPos[30]_i_9/O
                         net (fo=2, routed)           0.061     0.390    uccc/bm/xPos[30]_i_9_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  uccc/bm/xPos[30]_i_8/O
                         net (fo=32, routed)          0.155     0.590    uccc/bm/xPos_reg[10]_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.045     0.635 r  uccc/bm/xPos[15]_i_1/O
                         net (fo=1, routed)           0.000     0.635    uccc/bm/xPos[15]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  uccc/bm/xPos_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.276ns (43.423%)  route 0.360ns (56.577%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[9]/C
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uccc/bm/xPos_reg[9]/Q
                         net (fo=12, routed)          0.143     0.284    uccc/bm/Q[9]
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.329 f  uccc/bm/xPos[30]_i_9/O
                         net (fo=2, routed)           0.061     0.390    uccc/bm/xPos[30]_i_9_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  uccc/bm/xPos[30]_i_8/O
                         net (fo=32, routed)          0.156     0.591    uccc/bm/xPos_reg[10]_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.045     0.636 r  uccc/bm/xPos[13]_i_1/O
                         net (fo=1, routed)           0.000     0.636    uccc/bm/xPos[13]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  uccc/bm/xPos_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.462ns (71.806%)  route 0.181ns (28.194%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[8]/C
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uccc/bm/xPos_reg[8]/Q
                         net (fo=14, routed)          0.072     0.213    uccc/bm/Q[8]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.373 r  uccc/bm/xPos0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.373    uccc/bm/xPos0_carry__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.427 r  uccc/bm/xPos0_carry__1/O[0]
                         net (fo=1, routed)           0.110     0.536    uccc/bm/xPos0[9]
    SLICE_X5Y12          LUT4 (Prop_lut4_I3_O)        0.107     0.643 r  uccc/bm/xPos[9]_i_1/O
                         net (fo=1, routed)           0.000     0.643    uccc/bm/xPos[9]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  uccc/bm/xPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.358ns (55.584%)  route 0.286ns (44.416%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[2]/C
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uccc/bm/xPos_reg[2]/Q
                         net (fo=15, routed)          0.149     0.290    uccc/bm/Q[2]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.400 r  uccc/bm/xPos0_carry/O[1]
                         net (fo=1, routed)           0.137     0.537    uccc/bm/xPos0[2]
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.107     0.644 r  uccc/bm/xPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.644    uccc/bm/xPos[2]_i_1_n_0
    SLICE_X7Y10          FDRE                                         r  uccc/bm/xPos_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ueee/debr/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 4.110ns (53.508%)  route 3.571ns (46.492%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.633     5.154    ueee/debr/B1/clk_out1
    SLICE_X3Y13          FDRE                                         r  ueee/debr/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  ueee/debr/B1/Q_reg/Q
                         net (fo=3, routed)           0.998     6.608    ueee/debr/B1/N1
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.732 r  ueee/debr/B1/LED3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.573     9.305    LED3_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.835 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    12.835    LED3
    E19                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debu/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 4.081ns (58.035%)  route 2.951ns (41.965%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.631     5.152    ueee/debu/B1/clk_out1
    SLICE_X0Y15          FDRE                                         r  ueee/debu/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  ueee/debu/B1/Q_reg/Q
                         net (fo=3, routed)           1.092     6.700    ueee/debu/B1/N1
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.124     6.824 r  ueee/debu/B1/LED2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.859     8.683    LED2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.184 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    12.184    LED2
    U19                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_GREEN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.964ns  (logic 4.048ns (58.134%)  route 2.916ns (41.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.551     5.072    uccc/ai/clk_out1
    SLICE_X10Y23         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  uccc/ai/VGA_GREEN_O_reg[3]/Q
                         net (fo=1, routed)           2.916     8.506    VGA_GREEN_O_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.036 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.036    VGA_GREEN_O[3]
    D17                                                               r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debd/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 4.085ns (60.057%)  route 2.717ns (39.943%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.631     5.152    ueee/debd/B3/clk_out1
    SLICE_X3Y15          FDRE                                         r  ueee/debd/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  ueee/debd/B3/Q_reg/Q
                         net (fo=2, routed)           0.656     6.264    ueee/debd/B1/N3
    SLICE_X3Y15          LUT3 (Prop_lut3_I1_O)        0.124     6.388 r  ueee/debd/B1/LED4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.061     8.449    LED4_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.954 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    11.954    LED4
    U16                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_RED_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.751ns  (logic 4.037ns (59.804%)  route 2.714ns (40.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    uccc/ai/clk_out1
    SLICE_X14Y25         FDRE                                         r  uccc/ai/VGA_RED_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  uccc/ai/VGA_RED_O_reg[1]/Q
                         net (fo=1, routed)           2.714     8.302    VGA_RED_O_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.821 r  VGA_RED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.821    VGA_RED_O[1]
    H19                                                               r  VGA_RED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_RED_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 3.980ns (59.051%)  route 2.760ns (40.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.552     5.073    uccc/ai/clk_out1
    SLICE_X15Y22         FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  uccc/ai/VGA_RED_O_reg[0]/Q
                         net (fo=1, routed)           2.760     8.289    VGA_RED_O_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.813 r  VGA_RED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.813    VGA_RED_O[0]
    G19                                                               r  VGA_RED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.642ns  (logic 4.089ns (61.564%)  route 2.553ns (38.436%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.620     5.141    ueee/debl/B2/clk_out1
    SLICE_X0Y23          FDRE                                         r  ueee/debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  ueee/debl/B2/Q_reg/Q
                         net (fo=2, routed)           0.670     6.267    ueee/debl/B1/N2
    SLICE_X0Y23          LUT3 (Prop_lut3_I2_O)        0.124     6.391 r  ueee/debl/B1/LED1_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.883     8.274    LED1_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.783 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    11.783    LED1
    V19                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_GREEN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 4.047ns (60.975%)  route 2.590ns (39.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    uccc/ai/clk_out1
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  uccc/ai/VGA_GREEN_O_reg[2]/Q
                         net (fo=1, routed)           2.590     8.179    VGA_GREEN_O_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.708 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.708    VGA_GREEN_O[2]
    G17                                                               r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_BLUE_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.599ns  (logic 4.043ns (61.259%)  route 2.557ns (38.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.549     5.070    uccc/ai/clk_out1
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  uccc/ai/VGA_BLUE_O_reg[3]/Q
                         net (fo=1, routed)           2.557     8.145    VGA_BLUE_O_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.670 r  VGA_BLUE_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.670    VGA_BLUE_O[3]
    J18                                                               r  VGA_BLUE_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_GREEN_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.585ns  (logic 4.023ns (61.100%)  route 2.562ns (38.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.551     5.072    uccc/ai/clk_out1
    SLICE_X14Y26         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  uccc/ai/VGA_GREEN_O_reg[1]/Q
                         net (fo=1, routed)           2.562     8.152    VGA_GREEN_O_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.657 r  VGA_GREEN_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.657    VGA_GREEN_O[1]
    H17                                                               r  VGA_GREEN_O[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/yPos_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.186ns (39.687%)  route 0.283ns (60.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.768    ueee/debm/B2/N2
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  ueee/debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.129     1.942    uccc/bm/yPos_reg[0]_6[0]
    SLICE_X3Y17          FDRE                                         r  uccc/bm/yPos_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/yPos_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.186ns (39.687%)  route 0.283ns (60.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.768    ueee/debm/B2/N2
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  ueee/debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.129     1.942    uccc/bm/yPos_reg[0]_6[0]
    SLICE_X2Y17          FDRE                                         r  uccc/bm/yPos_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/yPos_reg[19]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.186ns (39.687%)  route 0.283ns (60.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.768    ueee/debm/B2/N2
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  ueee/debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.129     1.942    uccc/bm/yPos_reg[0]_6[0]
    SLICE_X2Y17          FDRE                                         r  uccc/bm/yPos_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/yPos_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.186ns (39.687%)  route 0.283ns (60.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.768    ueee/debm/B2/N2
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  ueee/debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.129     1.942    uccc/bm/yPos_reg[0]_6[0]
    SLICE_X2Y17          FDRE                                         r  uccc/bm/yPos_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/yPos_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.186ns (39.687%)  route 0.283ns (60.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.768    ueee/debm/B2/N2
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  ueee/debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.129     1.942    uccc/bm/yPos_reg[0]_6[0]
    SLICE_X3Y17          FDRE                                         r  uccc/bm/yPos_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/yPos_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.186ns (39.687%)  route 0.283ns (60.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.768    ueee/debm/B2/N2
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  ueee/debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.129     1.942    uccc/bm/yPos_reg[0]_6[0]
    SLICE_X3Y17          FDRE                                         r  uccc/bm/yPos_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.942%)  route 0.304ns (62.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.768    ueee/debm/B2/N2
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.045     1.813 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.150     1.963    uccc/bm/E[0]
    SLICE_X4Y17          FDRE                                         r  uccc/bm/xPos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.942%)  route 0.304ns (62.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.768    ueee/debm/B2/N2
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.045     1.813 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.150     1.963    uccc/bm/E[0]
    SLICE_X4Y17          FDRE                                         r  uccc/bm/xPos_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.942%)  route 0.304ns (62.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.768    ueee/debm/B2/N2
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.045     1.813 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.150     1.963    uccc/bm/E[0]
    SLICE_X4Y17          FDRE                                         r  uccc/bm/xPos_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.942%)  route 0.304ns (62.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.590     1.473    ueee/debm/B2/clk_out1
    SLICE_X3Y16          FDRE                                         r  ueee/debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ueee/debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.768    ueee/debm/B2/N2
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.045     1.813 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.150     1.963    uccc/bm/E[0]
    SLICE_X4Y17          FDRE                                         r  uccc/bm/xPos_reg[29]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575    10.096    ueee/clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.763 f  ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.425    ueee/clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.521 f  ueee/clk_modifier/clkf_buf/O
                         net (fo=1, routed)           1.575    10.096    ueee/clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkf_buf/O
                         net (fo=1, routed)           0.549     1.432    ueee/clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uccc/bm/yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_RED_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.967ns  (logic 11.692ns (61.643%)  route 7.275ns (38.357%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uccc/bm/yPos_reg[2]/Q
                         net (fo=13, routed)          2.879     3.335    uccc/bm/yPos_reg[30]_0[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.067 r  uccc/bm/VGA_RED_O3_i_48/O[3]
                         net (fo=1, routed)           0.832     4.899    ueee/vertical/VGA_RED_O3__1_6[2]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.307     5.206 r  ueee/vertical/VGA_RED_O3_i_35/O
                         net (fo=1, routed)           0.000     5.206    ueee/vertical/VGA_RED_O3_i_35_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.739 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.739    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.856    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.171 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     6.785    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.004 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.006    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.524 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    13.482    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.606 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    13.606    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.156 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    14.156    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.270 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    14.270    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.604 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    15.330    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    15.633 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    15.633    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.183 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    16.192    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.526 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    17.031    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    17.334 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    17.334    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.904 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.751    18.654    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I4_O)        0.313    18.967 r  ueee/vertical/VGA_RED_O[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.967    uccc/ai/D[3]
    SLICE_X8Y23          FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.435     4.776    uccc/ai/clk_out1
    SLICE_X8Y23          FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/C

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_GREEN_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.956ns  (logic 11.692ns (61.681%)  route 7.264ns (38.319%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uccc/bm/yPos_reg[2]/Q
                         net (fo=13, routed)          2.879     3.335    uccc/bm/yPos_reg[30]_0[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.067 r  uccc/bm/VGA_RED_O3_i_48/O[3]
                         net (fo=1, routed)           0.832     4.899    ueee/vertical/VGA_RED_O3__1_6[2]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.307     5.206 r  ueee/vertical/VGA_RED_O3_i_35/O
                         net (fo=1, routed)           0.000     5.206    ueee/vertical/VGA_RED_O3_i_35_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.739 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.739    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.856    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.171 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     6.785    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.004 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.006    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.524 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    13.482    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.606 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    13.606    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.156 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    14.156    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.270 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    14.270    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.604 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    15.330    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    15.633 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    15.633    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.183 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    16.192    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.526 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    17.031    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    17.334 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    17.334    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.904 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.739    18.643    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.313    18.956 r  uccc/bm/VGA_GREEN_O[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.956    uccc/ai/VGA_GREEN_O_reg[3]_1[3]
    SLICE_X10Y23         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.436     4.777    uccc/ai/clk_out1
    SLICE_X10Y23         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/C

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_RED_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.887ns  (logic 11.692ns (61.906%)  route 7.195ns (38.094%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uccc/bm/yPos_reg[2]/Q
                         net (fo=13, routed)          2.879     3.335    uccc/bm/yPos_reg[30]_0[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.067 r  uccc/bm/VGA_RED_O3_i_48/O[3]
                         net (fo=1, routed)           0.832     4.899    ueee/vertical/VGA_RED_O3__1_6[2]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.307     5.206 r  ueee/vertical/VGA_RED_O3_i_35/O
                         net (fo=1, routed)           0.000     5.206    ueee/vertical/VGA_RED_O3_i_35_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.739 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.739    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.856    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.171 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     6.785    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.004 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.006    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.524 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    13.482    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.606 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    13.606    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.156 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    14.156    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.270 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    14.270    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.604 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    15.330    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    15.633 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    15.633    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.183 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    16.192    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.526 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    17.031    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    17.334 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    17.334    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.904 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.670    18.574    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.313    18.887 r  uccc/bm/VGA_RED_O[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.887    uccc/ai/D[0]
    SLICE_X15Y22         FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.436     4.777    uccc/ai/clk_out1
    SLICE_X15Y22         FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/C

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_BLUE_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.812ns  (logic 11.692ns (62.151%)  route 7.120ns (37.849%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uccc/bm/yPos_reg[2]/Q
                         net (fo=13, routed)          2.879     3.335    uccc/bm/yPos_reg[30]_0[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.067 r  uccc/bm/VGA_RED_O3_i_48/O[3]
                         net (fo=1, routed)           0.832     4.899    ueee/vertical/VGA_RED_O3__1_6[2]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.307     5.206 r  ueee/vertical/VGA_RED_O3_i_35/O
                         net (fo=1, routed)           0.000     5.206    ueee/vertical/VGA_RED_O3_i_35_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.739 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.739    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.856    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.171 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     6.785    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.004 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.006    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.524 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    13.482    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.606 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    13.606    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.156 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    14.156    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.270 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    14.270    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.604 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    15.330    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    15.633 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    15.633    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.183 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    16.192    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.526 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    17.031    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    17.334 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    17.334    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.904 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.596    18.499    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.313    18.812 r  uccc/bm/VGA_BLUE_O[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.812    uccc/ai/VGA_BLUE_O_reg[3]_1[2]
    SLICE_X14Y23         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.435     4.776    uccc/ai/clk_out1
    SLICE_X14Y23         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[2]/C

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_RED_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.804ns  (logic 11.692ns (62.178%)  route 7.112ns (37.822%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uccc/bm/yPos_reg[2]/Q
                         net (fo=13, routed)          2.879     3.335    uccc/bm/yPos_reg[30]_0[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.067 r  uccc/bm/VGA_RED_O3_i_48/O[3]
                         net (fo=1, routed)           0.832     4.899    ueee/vertical/VGA_RED_O3__1_6[2]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.307     5.206 r  ueee/vertical/VGA_RED_O3_i_35/O
                         net (fo=1, routed)           0.000     5.206    ueee/vertical/VGA_RED_O3_i_35_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.739 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.739    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.856    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.171 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     6.785    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.004 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.006    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.524 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    13.482    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.606 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    13.606    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.156 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    14.156    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.270 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    14.270    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.604 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    15.330    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    15.633 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    15.633    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.183 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    16.192    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.526 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    17.031    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    17.334 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    17.334    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.904 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.588    18.491    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.313    18.804 r  uccc/bm/VGA_RED_O[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.804    uccc/ai/D[2]
    SLICE_X15Y23         FDRE                                         r  uccc/ai/VGA_RED_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.435     4.776    uccc/ai/clk_out1
    SLICE_X15Y23         FDRE                                         r  uccc/ai/VGA_RED_O_reg[2]/C

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_GREEN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.790ns  (logic 11.692ns (62.224%)  route 7.098ns (37.776%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uccc/bm/yPos_reg[2]/Q
                         net (fo=13, routed)          2.879     3.335    uccc/bm/yPos_reg[30]_0[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.067 r  uccc/bm/VGA_RED_O3_i_48/O[3]
                         net (fo=1, routed)           0.832     4.899    ueee/vertical/VGA_RED_O3__1_6[2]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.307     5.206 r  ueee/vertical/VGA_RED_O3_i_35/O
                         net (fo=1, routed)           0.000     5.206    ueee/vertical/VGA_RED_O3_i_35_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.739 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.739    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.856    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.171 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     6.785    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.004 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.006    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.524 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    13.482    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.606 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    13.606    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.156 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    14.156    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.270 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    14.270    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.604 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    15.330    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    15.633 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    15.633    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.183 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    16.192    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.526 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    17.031    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    17.334 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    17.334    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.904 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.574    18.477    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.313    18.790 r  uccc/bm/VGA_GREEN_O[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.790    uccc/ai/VGA_GREEN_O_reg[3]_1[0]
    SLICE_X9Y25          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.433     4.774    uccc/ai/clk_out1
    SLICE_X9Y25          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/C

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_GREEN_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.777ns  (logic 11.692ns (62.269%)  route 7.085ns (37.731%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uccc/bm/yPos_reg[2]/Q
                         net (fo=13, routed)          2.879     3.335    uccc/bm/yPos_reg[30]_0[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.067 r  uccc/bm/VGA_RED_O3_i_48/O[3]
                         net (fo=1, routed)           0.832     4.899    ueee/vertical/VGA_RED_O3__1_6[2]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.307     5.206 r  ueee/vertical/VGA_RED_O3_i_35/O
                         net (fo=1, routed)           0.000     5.206    ueee/vertical/VGA_RED_O3_i_35_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.739 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.739    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.856    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.171 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     6.785    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.004 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.006    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.524 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    13.482    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.606 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    13.606    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.156 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    14.156    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.270 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    14.270    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.604 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    15.330    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    15.633 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    15.633    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.183 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    16.192    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.526 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    17.031    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    17.334 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    17.334    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.904 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.560    18.464    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X14Y24         LUT6 (Prop_lut6_I4_O)        0.313    18.777 r  uccc/bm/VGA_GREEN_O[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.777    uccc/ai/VGA_GREEN_O_reg[3]_1[2]
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.433     4.774    uccc/ai/clk_out1
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/C

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_GREEN_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.769ns  (logic 11.692ns (62.294%)  route 7.077ns (37.706%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uccc/bm/yPos_reg[2]/Q
                         net (fo=13, routed)          2.879     3.335    uccc/bm/yPos_reg[30]_0[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.067 r  uccc/bm/VGA_RED_O3_i_48/O[3]
                         net (fo=1, routed)           0.832     4.899    ueee/vertical/VGA_RED_O3__1_6[2]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.307     5.206 r  ueee/vertical/VGA_RED_O3_i_35/O
                         net (fo=1, routed)           0.000     5.206    ueee/vertical/VGA_RED_O3_i_35_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.739 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.739    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.856    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.171 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     6.785    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.004 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.006    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.524 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    13.482    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.606 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    13.606    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.156 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    14.156    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.270 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    14.270    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.604 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    15.330    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    15.633 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    15.633    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.183 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    16.192    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.526 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    17.031    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    17.334 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    17.334    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.904 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.553    18.456    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.313    18.769 r  uccc/bm/VGA_GREEN_O[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.769    uccc/ai/VGA_GREEN_O_reg[3]_1[1]
    SLICE_X14Y26         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.435     4.776    uccc/ai/clk_out1
    SLICE_X14Y26         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[1]/C

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_BLUE_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.766ns  (logic 11.692ns (62.303%)  route 7.074ns (37.697%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uccc/bm/yPos_reg[2]/Q
                         net (fo=13, routed)          2.879     3.335    uccc/bm/yPos_reg[30]_0[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.067 r  uccc/bm/VGA_RED_O3_i_48/O[3]
                         net (fo=1, routed)           0.832     4.899    ueee/vertical/VGA_RED_O3__1_6[2]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.307     5.206 r  ueee/vertical/VGA_RED_O3_i_35/O
                         net (fo=1, routed)           0.000     5.206    ueee/vertical/VGA_RED_O3_i_35_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.739 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.739    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.856    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.171 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     6.785    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.004 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.006    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.524 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    13.482    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.606 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    13.606    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.156 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    14.156    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.270 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    14.270    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.604 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    15.330    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    15.633 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    15.633    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.183 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    16.192    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.526 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    17.031    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    17.334 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    17.334    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.904 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.550    18.453    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.313    18.766 r  uccc/bm/VGA_BLUE_O[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.766    uccc/ai/VGA_BLUE_O_reg[3]_1[3]
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.433     4.774    uccc/ai/clk_out1
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[3]/C

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_BLUE_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.747ns  (logic 11.692ns (62.369%)  route 7.055ns (37.631%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uccc/bm/yPos_reg[2]/Q
                         net (fo=13, routed)          2.879     3.335    uccc/bm/yPos_reg[30]_0[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.067 r  uccc/bm/VGA_RED_O3_i_48/O[3]
                         net (fo=1, routed)           0.832     4.899    ueee/vertical/VGA_RED_O3__1_6[2]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.307     5.206 r  ueee/vertical/VGA_RED_O3_i_35/O
                         net (fo=1, routed)           0.000     5.206    ueee/vertical/VGA_RED_O3_i_35_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.739 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.739    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.856    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.171 r  ueee/vertical/VGA_RED_O3_i_5/O[3]
                         net (fo=4, routed)           0.614     6.785    uccc/ai/A[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.004 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.006    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.524 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.958    13.482    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.606 r  uccc/ai/VGA_RED_O[3]_i_1542/O
                         net (fo=1, routed)           0.000    13.606    uccc/ai/VGA_RED_O[3]_i_1542_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.156 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    14.156    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.270 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    14.270    uccc/ai/VGA_RED_O_reg[3]_i_1366_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.604 r  uccc/ai/VGA_RED_O_reg[3]_i_899/O[1]
                         net (fo=1, routed)           0.726    15.330    uccc_n_229
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    15.633 r  VGA_RED_O[3]_i_508/O
                         net (fo=1, routed)           0.000    15.633    uccc/ai/VGA_RED_O[3]_i_251_0[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.183 r  uccc/ai/VGA_RED_O_reg[3]_i_255/CO[3]
                         net (fo=1, routed)           0.009    16.192    uccc/ai/VGA_RED_O_reg[3]_i_255_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.526 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[1]
                         net (fo=1, routed)           0.504    17.031    uccc/ai/VGA_RED_O_reg[3]_i_99_n_6
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.303    17.334 r  uccc/ai/VGA_RED_O[3]_i_101/O
                         net (fo=1, routed)           0.000    17.334    uccc/ai/VGA_RED_O[3]_i_101_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.904 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=12, routed)          0.530    18.434    uccc/bm/VGA_RED_O[3]_i_102_0[0]_alias
    SLICE_X15Y24         LUT6 (Prop_lut6_I4_O)        0.313    18.747 r  uccc/bm/VGA_BLUE_O[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.747    uccc/ai/VGA_BLUE_O_reg[3]_1[1]
    SLICE_X15Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.433     4.774    uccc/ai/clk_out1
    SLICE_X15Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ueee/debr/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.219ns (37.916%)  route 0.359ns (62.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.359     0.578    ueee/debr/B1/BTNR_IBUF
    SLICE_X3Y13          FDRE                                         r  ueee/debr/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.861     1.988    ueee/debr/B1/clk_out1
    SLICE_X3Y13          FDRE                                         r  ueee/debr/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ueee/debl/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.219ns (36.471%)  route 0.382ns (63.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.382     0.601    ueee/debl/B1/BTNL_IBUF
    SLICE_X0Y23          FDRE                                         r  ueee/debl/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.851     1.978    ueee/debl/B1/clk_out1
    SLICE_X0Y23          FDRE                                         r  ueee/debl/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNM
                            (input port)
  Destination:            ueee/debm/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.210ns (31.463%)  route 0.456ns (68.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTNM (IN)
                         net (fo=0)                   0.000     0.000    BTNM
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTNM_IBUF_inst/O
                         net (fo=1, routed)           0.456     0.666    ueee/debm/B1/BTNM_IBUF
    SLICE_X0Y15          FDRE                                         r  ueee/debm/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.860     1.987    ueee/debm/B1/clk_out1
    SLICE_X0Y15          FDRE                                         r  ueee/debm/B1/Q_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            ueee/debd/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.221ns (32.262%)  route 0.463ns (67.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.684    ueee/debd/B1/BTND_IBUF
    SLICE_X0Y15          FDRE                                         r  ueee/debd/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.860     1.987    ueee/debd/B1/clk_out1
    SLICE_X0Y15          FDRE                                         r  ueee/debd/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ueee/debu/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.222ns (32.366%)  route 0.464ns (67.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.464     0.686    ueee/debu/B1/BTNU_IBUF
    SLICE_X0Y15          FDRE                                         r  ueee/debu/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.860     1.987    ueee/debu/B1/clk_out1
    SLICE_X0Y15          FDRE                                         r  ueee/debu/B1/Q_reg/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            uccc/ai/VGA_RED_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.277ns (24.378%)  route 0.859ns (75.622%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=28, routed)          0.859     1.090    ueee/vertical/MODE_IBUF
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.135 r  ueee/vertical/VGA_RED_O[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.135    uccc/ai/D[3]
    SLICE_X8Y23          FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.821     1.948    uccc/ai/clk_out1
    SLICE_X8Y23          FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[2]
                            (input port)
  Destination:            uccc/ai/VGA_BLUE_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.324ns (26.627%)  route 0.893ns (73.373%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  VGA_BLUE_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  VGA_BLUE_I_IBUF[2]_inst/O
                         net (fo=3, routed)           0.656     0.890    ueee/vertical/VGA_BLUE_I_IBUF[2]
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.045     0.935 r  ueee/vertical/VGA_RED_O[3]_i_8_comp_10/O
                         net (fo=1, routed)           0.237     1.172    uccc/bm/IMAGE[0]_repN_10_alias
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.217 r  uccc/bm/VGA_BLUE_O[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.217    uccc/ai/VGA_BLUE_O_reg[3]_1[2]
    SLICE_X14Y23         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.821     1.948    uccc/ai/clk_out1
    SLICE_X14Y23         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[2]/C

Slack:                    inf
  Source:                 IMAGE[0]
                            (input port)
  Destination:            uccc/ai/VGA_GREEN_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.266ns (21.439%)  route 0.975ns (78.561%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  IMAGE[0] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  IMAGE_IBUF[0]_inst/O
                         net (fo=25, routed)          0.975     1.196    uccc/bm/IMAGE_IBUF[0]_alias
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.241 r  uccc/bm/VGA_GREEN_O[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.241    uccc/ai/VGA_GREEN_O_reg[3]_1[3]
    SLICE_X10Y23         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.821     1.948    uccc/ai/clk_out1
    SLICE_X10Y23         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/C

Slack:                    inf
  Source:                 IMAGE[0]
                            (input port)
  Destination:            uccc/ai/VGA_GREEN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.266ns (21.026%)  route 0.999ns (78.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  IMAGE[0] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  IMAGE_IBUF[0]_inst/O
                         net (fo=25, routed)          0.999     1.220    uccc/bm/IMAGE_IBUF[0]_alias
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.045     1.265 r  uccc/bm/VGA_GREEN_O[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.265    uccc/ai/VGA_GREEN_O_reg[3]_1[0]
    SLICE_X9Y25          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.820     1.947    uccc/ai/clk_out1
    SLICE_X9Y25          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[3]
                            (input port)
  Destination:            uccc/ai/VGA_BLUE_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.309ns (22.432%)  route 1.068ns (77.568%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  VGA_BLUE_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  VGA_BLUE_I_IBUF[3]_inst/O
                         net (fo=3, routed)           0.928     1.147    ueee/vertical/VGA_BLUE_I_IBUF[3]
    SLICE_X14Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.192 f  ueee/vertical/VGA_BLUE_O[3]_i_4/O
                         net (fo=1, routed)           0.140     1.332    uccc/bm/VGA_BLUE_O_reg[3]_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.377 r  uccc/bm/VGA_BLUE_O[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.377    uccc/ai/VGA_BLUE_O_reg[3]_1[3]
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.820     1.947    uccc/ai/clk_out1
    SLICE_X14Y24         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[3]/C





