/*
 * include/asm-mips/tx4939/config.h
 *
 * Definitions configuration for TX4939
 *
 * (C) Copyright TOSHIBA CORPORATION SEMICONDUCTOR COMPANY 2000-2001,2005
 *
 * 2001-2005 (c) MontaVista Software, Inc. This file is licensed under
 * the terms of the GNU General Public License version 2. This program
 * is licensed "as is" without any warranty of any kind, whether express
 * or implied.
 *
 * Support for TX4939 in 2.6 - Hiroshi DOYU <Hiroshi_DOYU@montavista.co.jp>
 */

#ifndef __ASM_TX4939_CONFIG_H
#define __ASM_TX4939_CONFIG_H

/* Memory Size */
#define CONFIG_TOSHIBA_TX4939_MEMSIZE   256	/* MB */
#define CONFIG_TOSHIBA_TX4939_PCI_GBWC  0xf00

/* Pin Multiplexing */
#if 0				/* 1 means no using Menu Config */

/* Pin Multiplexing for ACLINK ans I2S --- GPIO[04:09] */
#undef CONFIG_TOSHIBA_TX4939_MPLEX_GPIO04_09
#undef CONFIG_TOSHIBA_TX4939_MPLEX_ACLINK
#undef CONFIG_TOSHIBA_TX4939_MPLEX_I2S

#define CONFIG_TOSHIBA_TX4939_MPLEX_GPIO04_09

/* Pin Multiplexing for I2C --- GPIO[10:11] */
#undef CONFIG_TOSHIBA_TX4939_MPLEX_GPIO10_11
#undef CONFIG_TOSHIBA_TX4939_MPLEX_I2C

#define CONFIG_TOSHIBA_TX4939_MPLEX_GPIO10_11

/* Pin Multiplexing for RTS/CTS and SIO2/3 --- GPIO[12:15] */
#undef CONFIG_TOSHIBA_TX4939_MPLEX_GPIO12_15
#undef CONFIG_TOSHIBA_TX4939_MPLEX_SPI
#undef CONFIG_TOSHIBA_TX4939_MPLEX_CTS_RTS
#undef CONFIG_TOSHIBA_TX4939_MPLEX_SIO2

#define CONFIG_TOSHIBA_TX4939_MPLEX_GPIO12_15

/* Pin Multiplexing for ATA100-0 --- G0PIO[00:29] */
#undef CONFIG_TOSHIBA_TX4939_MPLEX_G0PIO
#undef CONFIG_TOSHIBA_TX4939_MPLEX_ATA0

#define CONFIG_TOSHIBA_TX4939_MPLEX_ATA0

/* Pin Multiplexing for ATA100-1 and Ether --- G1PIO[00:29] */
#undef CONFIG_TOSHIBA_TX4939_MPLEX_G1PIO
#undef CONFIG_TOSHIBA_TX4939_MPLEX_ATA1
#undef CONFIG_TOSHIBA_TX4939_MPLEX_ETHER

#define CONFIG_TOSHIBA_TX4939_MPLEX_ETHER

/* Pin Multiplexing for Video port --- G2PIO[00:16] */
#undef CONFIG_TOSHIBA_TX4939_MPLEX_G2PIO
#undef CONFIG_TOSHIBA_TX4939_MPLEX_PC_TRACE
#undef CONFIG_TOSHIBA_TX4939_MPLEX_1PARALLEL_PORT
#undef CONFIG_TOSHIBA_TX4939_MPLEX_3SERIAL_PORT
#undef CONFIG_TOSHIBA_TX4939_MPLEX_1PARALLEL_1SERIAL

#define CONFIG_TOSHIBA_TX4939_MPLEX_G2PIO

/* Pin Multiplexing for Reset --- PCICLK[1:4] */
#undef CONFIG_TOSHIBA_TX4939_MPLEX_RESET
#undef CONFIG_TOSHIBA_TX4939_MPLEX_PCICLKON

#define CONFIG_TOSHIBA_TX4939_MPLEX_RESET

#endif				/* no using Menu Config */

#define TX4939_GTOT        TX4939_CCFG_GTOT_4096
#define TX4939_WR_NMI      TX4939_CCFG_WR_NMI	/* TX4939_CCFG_WR_RESET */
#define TX4939_TOE         TX4939_CCFG_TOE
#define TX4939_ACEHOLD     TX4939_CCFG_ACEHOLD_1CLOCK
#define TX4939_SYSCLKEN    TX4939_PCFG_SYSCLKEN_OUTPUT
#if defined(CONFIG_TOSHIBA_TX4939_MPLEX_PC_TRACE)
#define TX4939_PTSEL       TX4939_CCFG_PTSEL
#else
#define TX4939_PTSEL       0
#endif

#define CONFIG_TOSHIBA_TX4939_CCFG  (TX4939_GTOT | TX4939_WR_NMI | TX4939_TOE | TX4939_PTSEL | TX4939_ACEHOLD)

#define TX4939_DMASEL3     TX4939_PCFG_DMASEL3_NDFC

/********** Don't Edit following code **********/

#if defined(CONFIG_TOSHIBA_TX4939_MPLEX_GPIO12_15)
#define TX4939_SIO2MODE    TX4939_PCFG_SIO2MODE_GPIO
#elif defined(CONFIG_TOSHIBA_TX4939_MPLEX_SIO2)
#define TX4939_SIO2MODE    TX4939_PCFG_SIO2MODE_SIO2
#elif defined(CONFIG_TOSHIBA_TX4939_MPLEX_CTS_RTS)
#define TX4939_SIO2MODE    TX4939_PCFG_SIO2MODE_SIO0
#else
#define TX4939_SIO2MODE    0
#endif

#if defined(CONFIG_TOSHIBA_TX4939_MPLEX_SPI)
#define TX4939_SPIMODE     TX4939_PCFG_SPIMODE_SPI
#else
#define TX4939_SPIMODE     TX4939_PCFG_SPIMODE_SIO_GPIO
#endif

#if defined(CONFIG_TOSHIBA_TX4939_MPLEX_I2C)
#define TX4939_I2CMODE     TX4939_PCFG_I2CMODE_I2C
#else
#define TX4939_I2CMODE    0
#endif

#if defined(CONFIG_TOSHIBA_TX4939_MPLEX_GPIO04_09)
#define TX4939_I2SMODE     TX4939_PCFG_I2SMODE_GPIO
#elif defined(CONFIG_TOSHIBA_TX4939_MPLEX_I2S)
#define TX4939_I2SMODE     TX4939_PCFG_I2SMODE_I2S
#elif defined(CONFIG_TOSHIBA_TX4939_MPLEX_ACLINK)
#define TX4939_I2SMODE     TX4939_PCFG_I2SMODE_ACLC
#else
#define TX4939_I2SMODE     0
#endif

#if defined(CONFIG_TOSHIBA_TX4939_MPLEX_1PARALLEL_PORT)
#define TX4939_VPMODE      TX4939_PCFG_VPMODE_1P
#elif defined(CONFIG_TOSHIBA_TX4939_MPLEX_3SERIAL_PORT)
#define TX4939_VPMODE      TX4939_PCFG_VPMODE_3S
#elif defined(CONFIG_TOSHIBA_TX4939_MPLEX_1PARALLEL_1SERIAL)
#define TX4939_VPMODE      TX4939_PCFG_VPMODE_1P1S
#else
#define TX4939_VPMODE      0
#endif

#if defined(CONFIG_TOSHIBA_TX4939_MPLEX_ETHER)
#define TX4939_ETMODE      TX4939_PCFG_ETMODE_ALL
#else
#define TX4939_ETMODE      0
#endif

#if defined(CONFIG_TOSHIBA_TX4939_MPLEX_ATA0)
#define TX4939_ATA0MODE    TX4939_PCFG_ATA0MODE_ATA
#else
#define TX4939_ATA0MODE    0
#endif

#if defined(CONFIG_TOSHIBA_TX4939_MPLEX_ATA1)
#define TX4939_ATA1MODE    TX4939_PCFG_ATA1MODE_ATA
#else
#define TX4939_ATA1MODE    0
#endif

#if defined(CONFIG_TOSHIBA_TX4939_MPLEX_RESET)
#define TX4939_PCICLKEN    (TX4939_PCFG_PCICLKEN(1) | TX4939_PCFG_PCICLKEN(2))
#else
#define TX4939_PCICLKEN    (TX4939_PCFG_PCICLKEN(1) | TX4939_PCFG_PCICLKEN(2) | TX4939_PCFG_PCICLKEN(3) | TX4939_PCFG_PCICLKEN(4))
#endif

#define CONFIG_TOSHIBA_TX4939_PCFG  (TX4939_SIO2MODE | TX4939_SPIMODE | TX4939_I2CMODE | TX4939_I2SMODE | TX4939_DMASEL3 | TX4939_VPMODE | TX4939_ETMODE | TX4939_ATA0MODE | TX4939_ATA1MODE | TX4939_SYSCLKEN | TX4939_PCICLKEN)

#endif				/* __ASM_TXBOARDS_TX4939H */
