<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='6395' type='6380'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='13954'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='28429'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='476' macro='1' c='_ZL16printFMACommentsPKN4llvm6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='254'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFMA3Info.cpp' l='70' macro='1'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='3377'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5805' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
