{
  "module_name": "rockchip,rk3588-cru.h",
  "hash_id": "24f9009fc9ef2454989a2a49fbe2f3cf998b69ec4af354cc1f69cf77052a4948",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rockchip,rk3588-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3588_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RK3588_H\n\n \n\n#define PLL_B0PLL\t\t\t0\n#define PLL_B1PLL\t\t\t1\n#define PLL_LPLL\t\t\t2\n#define PLL_V0PLL\t\t\t3\n#define PLL_AUPLL\t\t\t4\n#define PLL_CPLL\t\t\t5\n#define PLL_GPLL\t\t\t6\n#define PLL_NPLL\t\t\t7\n#define PLL_PPLL\t\t\t8\n#define ARMCLK_L\t\t\t9\n#define ARMCLK_B01\t\t\t10\n#define ARMCLK_B23\t\t\t11\n#define PCLK_BIGCORE0_ROOT\t\t12\n#define PCLK_BIGCORE0_PVTM\t\t13\n#define PCLK_BIGCORE1_ROOT\t\t14\n#define PCLK_BIGCORE1_PVTM\t\t15\n#define PCLK_DSU_S_ROOT\t\t\t16\n#define PCLK_DSU_ROOT\t\t\t17\n#define PCLK_DSU_NS_ROOT\t\t18\n#define PCLK_LITCORE_PVTM\t\t19\n#define PCLK_DBG\t\t\t20\n#define PCLK_DSU\t\t\t21\n#define PCLK_S_DAPLITE\t\t\t22\n#define PCLK_M_DAPLITE\t\t\t23\n#define MBIST_MCLK_PDM1\t\t\t24\n#define MBIST_CLK_ACDCDIG\t\t25\n#define HCLK_I2S2_2CH\t\t\t26\n#define HCLK_I2S3_2CH\t\t\t27\n#define CLK_I2S2_2CH_SRC\t\t28\n#define CLK_I2S2_2CH_FRAC\t\t29\n#define CLK_I2S2_2CH\t\t\t30\n#define MCLK_I2S2_2CH\t\t\t31\n#define I2S2_2CH_MCLKOUT\t\t32\n#define CLK_DAC_ACDCDIG\t\t\t33\n#define CLK_I2S3_2CH_SRC\t\t34\n#define CLK_I2S3_2CH_FRAC\t\t35\n#define CLK_I2S3_2CH\t\t\t36\n#define MCLK_I2S3_2CH\t\t\t37\n#define I2S3_2CH_MCLKOUT\t\t38\n#define PCLK_ACDCDIG\t\t\t39\n#define HCLK_I2S0_8CH\t\t\t40\n#define CLK_I2S0_8CH_TX_SRC\t\t41\n#define CLK_I2S0_8CH_TX_FRAC\t\t42\n#define MCLK_I2S0_8CH_TX\t\t43\n#define CLK_I2S0_8CH_TX\t\t\t44\n#define CLK_I2S0_8CH_RX_SRC\t\t45\n#define CLK_I2S0_8CH_RX_FRAC\t\t46\n#define MCLK_I2S0_8CH_RX\t\t47\n#define CLK_I2S0_8CH_RX\t\t\t48\n#define I2S0_8CH_MCLKOUT\t\t49\n#define HCLK_PDM1\t\t\t50\n#define MCLK_PDM1\t\t\t51\n#define HCLK_AUDIO_ROOT\t\t\t52\n#define PCLK_AUDIO_ROOT\t\t\t53\n#define HCLK_SPDIF0\t\t\t54\n#define CLK_SPDIF0_SRC\t\t\t55\n#define CLK_SPDIF0_FRAC\t\t\t56\n#define MCLK_SPDIF0\t\t\t57\n#define CLK_SPDIF0\t\t\t58\n#define CLK_SPDIF1\t\t\t59\n#define HCLK_SPDIF1\t\t\t60\n#define CLK_SPDIF1_SRC\t\t\t61\n#define CLK_SPDIF1_FRAC\t\t\t62\n#define MCLK_SPDIF1\t\t\t63\n#define ACLK_AV1_ROOT\t\t\t64\n#define ACLK_AV1\t\t\t65\n#define PCLK_AV1_ROOT\t\t\t66\n#define PCLK_AV1\t\t\t67\n#define PCLK_MAILBOX0\t\t\t68\n#define PCLK_MAILBOX1\t\t\t69\n#define PCLK_MAILBOX2\t\t\t70\n#define PCLK_PMU2\t\t\t71\n#define PCLK_PMUCM0_INTMUX\t\t72\n#define PCLK_DDRCM0_INTMUX\t\t73\n#define PCLK_TOP\t\t\t74\n#define PCLK_PWM1\t\t\t75\n#define CLK_PWM1\t\t\t76\n#define CLK_PWM1_CAPTURE\t\t77\n#define PCLK_PWM2\t\t\t78\n#define CLK_PWM2\t\t\t79\n#define CLK_PWM2_CAPTURE\t\t80\n#define PCLK_PWM3\t\t\t81\n#define CLK_PWM3\t\t\t82\n#define CLK_PWM3_CAPTURE\t\t83\n#define PCLK_BUSTIMER0\t\t\t84\n#define PCLK_BUSTIMER1\t\t\t85\n#define CLK_BUS_TIMER_ROOT\t\t86\n#define CLK_BUSTIMER0\t\t\t87\n#define CLK_BUSTIMER1\t\t\t88\n#define CLK_BUSTIMER2\t\t\t89\n#define CLK_BUSTIMER3\t\t\t90\n#define CLK_BUSTIMER4\t\t\t91\n#define CLK_BUSTIMER5\t\t\t92\n#define CLK_BUSTIMER6\t\t\t93\n#define CLK_BUSTIMER7\t\t\t94\n#define CLK_BUSTIMER8\t\t\t95\n#define CLK_BUSTIMER9\t\t\t96\n#define CLK_BUSTIMER10\t\t\t97\n#define CLK_BUSTIMER11\t\t\t98\n#define PCLK_WDT0\t\t\t99\n#define TCLK_WDT0\t\t\t100\n#define PCLK_CAN0\t\t\t101\n#define CLK_CAN0\t\t\t102\n#define PCLK_CAN1\t\t\t103\n#define CLK_CAN1\t\t\t104\n#define PCLK_CAN2\t\t\t105\n#define CLK_CAN2\t\t\t106\n#define ACLK_DECOM\t\t\t107\n#define PCLK_DECOM\t\t\t108\n#define DCLK_DECOM\t\t\t109\n#define ACLK_DMAC0\t\t\t110\n#define ACLK_DMAC1\t\t\t111\n#define ACLK_DMAC2\t\t\t112\n#define ACLK_BUS_ROOT\t\t\t113\n#define ACLK_GIC\t\t\t114\n#define PCLK_GPIO1\t\t\t115\n#define DBCLK_GPIO1\t\t\t116\n#define PCLK_GPIO2\t\t\t117\n#define DBCLK_GPIO2\t\t\t118\n#define PCLK_GPIO3\t\t\t119\n#define DBCLK_GPIO3\t\t\t120\n#define PCLK_GPIO4\t\t\t121\n#define DBCLK_GPIO4\t\t\t122\n#define PCLK_I2C1\t\t\t123\n#define PCLK_I2C2\t\t\t124\n#define PCLK_I2C3\t\t\t125\n#define PCLK_I2C4\t\t\t126\n#define PCLK_I2C5\t\t\t127\n#define PCLK_I2C6\t\t\t128\n#define PCLK_I2C7\t\t\t129\n#define PCLK_I2C8\t\t\t130\n#define CLK_I2C1\t\t\t131\n#define CLK_I2C2\t\t\t132\n#define CLK_I2C3\t\t\t133\n#define CLK_I2C4\t\t\t134\n#define CLK_I2C5\t\t\t135\n#define CLK_I2C6\t\t\t136\n#define CLK_I2C7\t\t\t137\n#define CLK_I2C8\t\t\t138\n#define PCLK_OTPC_NS\t\t\t139\n#define CLK_OTPC_NS\t\t\t140\n#define CLK_OTPC_ARB\t\t\t141\n#define CLK_OTPC_AUTO_RD_G\t\t142\n#define CLK_OTP_PHY_G\t\t\t143\n#define PCLK_SARADC\t\t\t144\n#define CLK_SARADC\t\t\t145\n#define PCLK_SPI0\t\t\t146\n#define PCLK_SPI1\t\t\t147\n#define PCLK_SPI2\t\t\t148\n#define PCLK_SPI3\t\t\t149\n#define PCLK_SPI4\t\t\t150\n#define CLK_SPI0\t\t\t151\n#define CLK_SPI1\t\t\t152\n#define CLK_SPI2\t\t\t153\n#define CLK_SPI3\t\t\t154\n#define CLK_SPI4\t\t\t155\n#define ACLK_SPINLOCK\t\t\t156\n#define PCLK_TSADC\t\t\t157\n#define CLK_TSADC\t\t\t158\n#define PCLK_UART1\t\t\t159\n#define PCLK_UART2\t\t\t160\n#define PCLK_UART3\t\t\t161\n#define PCLK_UART4\t\t\t162\n#define PCLK_UART5\t\t\t163\n#define PCLK_UART6\t\t\t164\n#define PCLK_UART7\t\t\t165\n#define PCLK_UART8\t\t\t166\n#define PCLK_UART9\t\t\t167\n#define CLK_UART1_SRC\t\t\t168\n#define CLK_UART1_FRAC\t\t\t169\n#define CLK_UART1\t\t\t170\n#define SCLK_UART1\t\t\t171\n#define CLK_UART2_SRC\t\t\t172\n#define CLK_UART2_FRAC\t\t\t173\n#define CLK_UART2\t\t\t174\n#define SCLK_UART2\t\t\t175\n#define CLK_UART3_SRC\t\t\t176\n#define CLK_UART3_FRAC\t\t\t177\n#define CLK_UART3\t\t\t178\n#define SCLK_UART3\t\t\t179\n#define CLK_UART4_SRC\t\t\t180\n#define CLK_UART4_FRAC\t\t\t181\n#define CLK_UART4\t\t\t182\n#define SCLK_UART4\t\t\t183\n#define CLK_UART5_SRC\t\t\t184\n#define CLK_UART5_FRAC\t\t\t185\n#define CLK_UART5\t\t\t186\n#define SCLK_UART5\t\t\t187\n#define CLK_UART6_SRC\t\t\t188\n#define CLK_UART6_FRAC\t\t\t189\n#define CLK_UART6\t\t\t190\n#define SCLK_UART6\t\t\t191\n#define CLK_UART7_SRC\t\t\t192\n#define CLK_UART7_FRAC\t\t\t193\n#define CLK_UART7\t\t\t194\n#define SCLK_UART7\t\t\t195\n#define CLK_UART8_SRC\t\t\t196\n#define CLK_UART8_FRAC\t\t\t197\n#define CLK_UART8\t\t\t198\n#define SCLK_UART8\t\t\t199\n#define CLK_UART9_SRC\t\t\t200\n#define CLK_UART9_FRAC\t\t\t201\n#define CLK_UART9\t\t\t202\n#define SCLK_UART9\t\t\t203\n#define ACLK_CENTER_ROOT\t\t204\n#define ACLK_CENTER_LOW_ROOT\t\t205\n#define HCLK_CENTER_ROOT\t\t206\n#define PCLK_CENTER_ROOT\t\t207\n#define ACLK_DMA2DDR\t\t\t208\n#define ACLK_DDR_SHAREMEM\t\t209\n#define ACLK_CENTER_S200_ROOT\t\t210\n#define ACLK_CENTER_S400_ROOT\t\t211\n#define FCLK_DDR_CM0_CORE\t\t212\n#define CLK_DDR_TIMER_ROOT\t\t213\n#define CLK_DDR_TIMER0\t\t\t214\n#define CLK_DDR_TIMER1\t\t\t215\n#define TCLK_WDT_DDR\t\t\t216\n#define CLK_DDR_CM0_RTC\t\t\t217\n#define PCLK_WDT\t\t\t218\n#define PCLK_TIMER\t\t\t219\n#define PCLK_DMA2DDR\t\t\t220\n#define PCLK_SHAREMEM\t\t\t221\n#define CLK_50M_SRC\t\t\t222\n#define CLK_100M_SRC\t\t\t223\n#define CLK_150M_SRC\t\t\t224\n#define CLK_200M_SRC\t\t\t225\n#define CLK_250M_SRC\t\t\t226\n#define CLK_300M_SRC\t\t\t227\n#define CLK_350M_SRC\t\t\t228\n#define CLK_400M_SRC\t\t\t229\n#define CLK_450M_SRC\t\t\t230\n#define CLK_500M_SRC\t\t\t231\n#define CLK_600M_SRC\t\t\t232\n#define CLK_650M_SRC\t\t\t233\n#define CLK_700M_SRC\t\t\t234\n#define CLK_800M_SRC\t\t\t235\n#define CLK_1000M_SRC\t\t\t236\n#define CLK_1200M_SRC\t\t\t237\n#define ACLK_TOP_M300_ROOT\t\t238\n#define ACLK_TOP_M500_ROOT\t\t239\n#define ACLK_TOP_M400_ROOT\t\t240\n#define ACLK_TOP_S200_ROOT\t\t241\n#define ACLK_TOP_S400_ROOT\t\t242\n#define CLK_MIPI_CAMARAOUT_M0\t\t243\n#define CLK_MIPI_CAMARAOUT_M1\t\t244\n#define CLK_MIPI_CAMARAOUT_M2\t\t245\n#define CLK_MIPI_CAMARAOUT_M3\t\t246\n#define CLK_MIPI_CAMARAOUT_M4\t\t247\n#define MCLK_GMAC0_OUT\t\t\t248\n#define REFCLKO25M_ETH0_OUT\t\t249\n#define REFCLKO25M_ETH1_OUT\t\t250\n#define CLK_CIFOUT_OUT\t\t\t251\n#define PCLK_MIPI_DCPHY0\t\t252\n#define PCLK_MIPI_DCPHY1\t\t253\n#define PCLK_CSIPHY0\t\t\t254\n#define PCLK_CSIPHY1\t\t\t255\n#define ACLK_TOP_ROOT\t\t\t256\n#define PCLK_TOP_ROOT\t\t\t257\n#define ACLK_LOW_TOP_ROOT\t\t258\n#define PCLK_CRU\t\t\t259\n#define PCLK_GPU_ROOT\t\t\t260\n#define CLK_GPU_SRC\t\t\t261\n#define CLK_GPU\t\t\t\t262\n#define CLK_GPU_COREGROUP\t\t263\n#define CLK_GPU_STACKS\t\t\t264\n#define PCLK_GPU_PVTM\t\t\t265\n#define CLK_GPU_PVTM\t\t\t266\n#define CLK_CORE_GPU_PVTM\t\t267\n#define PCLK_GPU_GRF\t\t\t268\n#define ACLK_ISP1_ROOT\t\t\t269\n#define HCLK_ISP1_ROOT\t\t\t270\n#define CLK_ISP1_CORE\t\t\t271\n#define CLK_ISP1_CORE_MARVIN\t\t272\n#define CLK_ISP1_CORE_VICAP\t\t273\n#define ACLK_ISP1\t\t\t274\n#define HCLK_ISP1\t\t\t275\n#define ACLK_NPU1\t\t\t276\n#define HCLK_NPU1\t\t\t277\n#define ACLK_NPU2\t\t\t278\n#define HCLK_NPU2\t\t\t279\n#define HCLK_NPU_CM0_ROOT\t\t280\n#define FCLK_NPU_CM0_CORE\t\t281\n#define CLK_NPU_CM0_RTC\t\t\t282\n#define PCLK_NPU_PVTM\t\t\t283\n#define PCLK_NPU_GRF\t\t\t284\n#define CLK_NPU_PVTM\t\t\t285\n#define CLK_CORE_NPU_PVTM\t\t286\n#define ACLK_NPU0\t\t\t287\n#define HCLK_NPU0\t\t\t288\n#define HCLK_NPU_ROOT\t\t\t289\n#define CLK_NPU_DSU0\t\t\t290\n#define PCLK_NPU_ROOT\t\t\t291\n#define PCLK_NPU_TIMER\t\t\t292\n#define CLK_NPUTIMER_ROOT\t\t293\n#define CLK_NPUTIMER0\t\t\t294\n#define CLK_NPUTIMER1\t\t\t295\n#define PCLK_NPU_WDT\t\t\t296\n#define TCLK_NPU_WDT\t\t\t297\n#define HCLK_EMMC\t\t\t298\n#define ACLK_EMMC\t\t\t299\n#define CCLK_EMMC\t\t\t300\n#define BCLK_EMMC\t\t\t301\n#define TMCLK_EMMC\t\t\t302\n#define SCLK_SFC\t\t\t303\n#define HCLK_SFC\t\t\t304\n#define HCLK_SFC_XIP\t\t\t305\n#define HCLK_NVM_ROOT\t\t\t306\n#define ACLK_NVM_ROOT\t\t\t307\n#define CLK_GMAC0_PTP_REF\t\t308\n#define CLK_GMAC1_PTP_REF\t\t309\n#define CLK_GMAC_125M\t\t\t310\n#define CLK_GMAC_50M\t\t\t311\n#define ACLK_PHP_GIC_ITS\t\t312\n#define ACLK_MMU_PCIE\t\t\t313\n#define ACLK_MMU_PHP\t\t\t314\n#define ACLK_PCIE_4L_DBI\t\t315\n#define ACLK_PCIE_2L_DBI\t\t316\n#define ACLK_PCIE_1L0_DBI\t\t317\n#define ACLK_PCIE_1L1_DBI\t\t318\n#define ACLK_PCIE_1L2_DBI\t\t319\n#define ACLK_PCIE_4L_MSTR\t\t320\n#define ACLK_PCIE_2L_MSTR\t\t321\n#define ACLK_PCIE_1L0_MSTR\t\t322\n#define ACLK_PCIE_1L1_MSTR\t\t323\n#define ACLK_PCIE_1L2_MSTR\t\t324\n#define ACLK_PCIE_4L_SLV\t\t325\n#define ACLK_PCIE_2L_SLV\t\t326\n#define ACLK_PCIE_1L0_SLV\t\t327\n#define ACLK_PCIE_1L1_SLV\t\t328\n#define ACLK_PCIE_1L2_SLV\t\t329\n#define PCLK_PCIE_4L\t\t\t330\n#define PCLK_PCIE_2L\t\t\t331\n#define PCLK_PCIE_1L0\t\t\t332\n#define PCLK_PCIE_1L1\t\t\t333\n#define PCLK_PCIE_1L2\t\t\t334\n#define CLK_PCIE_AUX0\t\t\t335\n#define CLK_PCIE_AUX1\t\t\t336\n#define CLK_PCIE_AUX2\t\t\t337\n#define CLK_PCIE_AUX3\t\t\t338\n#define CLK_PCIE_AUX4\t\t\t339\n#define CLK_PIPEPHY0_REF\t\t340\n#define CLK_PIPEPHY1_REF\t\t341\n#define CLK_PIPEPHY2_REF\t\t342\n#define PCLK_PHP_ROOT\t\t\t343\n#define PCLK_GMAC0\t\t\t344\n#define PCLK_GMAC1\t\t\t345\n#define ACLK_PCIE_ROOT\t\t\t346\n#define ACLK_PHP_ROOT\t\t\t347\n#define ACLK_PCIE_BRIDGE\t\t348\n#define ACLK_GMAC0\t\t\t349\n#define ACLK_GMAC1\t\t\t350\n#define CLK_PMALIVE0\t\t\t351\n#define CLK_PMALIVE1\t\t\t352\n#define CLK_PMALIVE2\t\t\t353\n#define ACLK_SATA0\t\t\t354\n#define ACLK_SATA1\t\t\t355\n#define ACLK_SATA2\t\t\t356\n#define CLK_RXOOB0\t\t\t357\n#define CLK_RXOOB1\t\t\t358\n#define CLK_RXOOB2\t\t\t359\n#define ACLK_USB3OTG2\t\t\t360\n#define SUSPEND_CLK_USB3OTG2\t\t361\n#define REF_CLK_USB3OTG2\t\t362\n#define CLK_UTMI_OTG2\t\t\t363\n#define CLK_PIPEPHY0_PIPE_G\t\t364\n#define CLK_PIPEPHY1_PIPE_G\t\t365\n#define CLK_PIPEPHY2_PIPE_G\t\t366\n#define CLK_PIPEPHY0_PIPE_ASIC_G\t367\n#define CLK_PIPEPHY1_PIPE_ASIC_G\t368\n#define CLK_PIPEPHY2_PIPE_ASIC_G\t369\n#define CLK_PIPEPHY2_PIPE_U3_G\t\t370\n#define CLK_PCIE1L2_PIPE\t\t371\n#define CLK_PCIE4L_PIPE\t\t\t372\n#define CLK_PCIE2L_PIPE\t\t\t373\n#define PCLK_PCIE_COMBO_PIPE_PHY0\t374\n#define PCLK_PCIE_COMBO_PIPE_PHY1\t375\n#define PCLK_PCIE_COMBO_PIPE_PHY2\t376\n#define PCLK_PCIE_COMBO_PIPE_PHY\t377\n#define HCLK_RGA3_1\t\t\t378\n#define ACLK_RGA3_1\t\t\t379\n#define CLK_RGA3_1_CORE\t\t\t380\n#define ACLK_RGA3_ROOT\t\t\t381\n#define HCLK_RGA3_ROOT\t\t\t382\n#define ACLK_RKVDEC_CCU\t\t\t383\n#define HCLK_RKVDEC0\t\t\t384\n#define ACLK_RKVDEC0\t\t\t385\n#define CLK_RKVDEC0_CA\t\t\t386\n#define CLK_RKVDEC0_HEVC_CA\t\t387\n#define CLK_RKVDEC0_CORE\t\t388\n#define HCLK_RKVDEC1\t\t\t389\n#define ACLK_RKVDEC1\t\t\t390\n#define CLK_RKVDEC1_CA\t\t\t391\n#define CLK_RKVDEC1_HEVC_CA\t\t392\n#define CLK_RKVDEC1_CORE\t\t393\n#define HCLK_SDIO\t\t\t394\n#define CCLK_SRC_SDIO\t\t\t395\n#define ACLK_USB_ROOT\t\t\t396\n#define HCLK_USB_ROOT\t\t\t397\n#define HCLK_HOST0\t\t\t398\n#define HCLK_HOST_ARB0\t\t\t399\n#define HCLK_HOST1\t\t\t400\n#define HCLK_HOST_ARB1\t\t\t401\n#define ACLK_USB3OTG0\t\t\t402\n#define SUSPEND_CLK_USB3OTG0\t\t403\n#define REF_CLK_USB3OTG0\t\t404\n#define ACLK_USB3OTG1\t\t\t405\n#define SUSPEND_CLK_USB3OTG1\t\t406\n#define REF_CLK_USB3OTG1\t\t407\n#define UTMI_OHCI_CLK48_HOST0\t\t408\n#define UTMI_OHCI_CLK48_HOST1\t\t409\n#define HCLK_IEP2P0\t\t\t410\n#define ACLK_IEP2P0\t\t\t411\n#define CLK_IEP2P0_CORE\t\t\t412\n#define ACLK_JPEG_ENCODER0\t\t413\n#define HCLK_JPEG_ENCODER0\t\t414\n#define ACLK_JPEG_ENCODER1\t\t415\n#define HCLK_JPEG_ENCODER1\t\t416\n#define ACLK_JPEG_ENCODER2\t\t417\n#define HCLK_JPEG_ENCODER2\t\t418\n#define ACLK_JPEG_ENCODER3\t\t419\n#define HCLK_JPEG_ENCODER3\t\t420\n#define ACLK_JPEG_DECODER\t\t421\n#define HCLK_JPEG_DECODER\t\t422\n#define HCLK_RGA2\t\t\t423\n#define ACLK_RGA2\t\t\t424\n#define CLK_RGA2_CORE\t\t\t425\n#define HCLK_RGA3_0\t\t\t426\n#define ACLK_RGA3_0\t\t\t427\n#define CLK_RGA3_0_CORE\t\t\t428\n#define ACLK_VDPU_ROOT\t\t\t429\n#define ACLK_VDPU_LOW_ROOT\t\t430\n#define HCLK_VDPU_ROOT\t\t\t431\n#define ACLK_JPEG_DECODER_ROOT\t\t432\n#define ACLK_VPU\t\t\t433\n#define HCLK_VPU\t\t\t434\n#define HCLK_RKVENC0_ROOT\t\t435\n#define ACLK_RKVENC0_ROOT\t\t436\n#define HCLK_RKVENC0\t\t\t437\n#define ACLK_RKVENC0\t\t\t438\n#define CLK_RKVENC0_CORE\t\t439\n#define HCLK_RKVENC1_ROOT\t\t440\n#define ACLK_RKVENC1_ROOT\t\t441\n#define HCLK_RKVENC1\t\t\t442\n#define ACLK_RKVENC1\t\t\t443\n#define CLK_RKVENC1_CORE\t\t444\n#define ICLK_CSIHOST01\t\t\t445\n#define ICLK_CSIHOST0\t\t\t446\n#define ICLK_CSIHOST1\t\t\t447\n#define PCLK_CSI_HOST_0\t\t\t448\n#define PCLK_CSI_HOST_1\t\t\t449\n#define PCLK_CSI_HOST_2\t\t\t450\n#define PCLK_CSI_HOST_3\t\t\t451\n#define PCLK_CSI_HOST_4\t\t\t452\n#define PCLK_CSI_HOST_5\t\t\t453\n#define ACLK_FISHEYE0\t\t\t454\n#define HCLK_FISHEYE0\t\t\t455\n#define CLK_FISHEYE0_CORE\t\t456\n#define ACLK_FISHEYE1\t\t\t457\n#define HCLK_FISHEYE1\t\t\t458\n#define CLK_FISHEYE1_CORE\t\t459\n#define CLK_ISP0_CORE\t\t\t460\n#define CLK_ISP0_CORE_MARVIN\t\t461\n#define CLK_ISP0_CORE_VICAP\t\t462\n#define ACLK_ISP0\t\t\t463\n#define HCLK_ISP0\t\t\t464\n#define ACLK_VI_ROOT\t\t\t465\n#define HCLK_VI_ROOT\t\t\t466\n#define PCLK_VI_ROOT\t\t\t467\n#define DCLK_VICAP\t\t\t468\n#define ACLK_VICAP\t\t\t469\n#define HCLK_VICAP\t\t\t470\n#define PCLK_DP0\t\t\t471\n#define PCLK_DP1\t\t\t472\n#define PCLK_S_DP0\t\t\t473\n#define PCLK_S_DP1\t\t\t474\n#define CLK_DP0\t\t\t\t475\n#define CLK_DP1\t\t\t\t476\n#define HCLK_HDCP_KEY0\t\t\t477\n#define ACLK_HDCP0\t\t\t478\n#define HCLK_HDCP0\t\t\t479\n#define PCLK_HDCP0\t\t\t480\n#define HCLK_I2S4_8CH\t\t\t481\n#define ACLK_TRNG0\t\t\t482\n#define PCLK_TRNG0\t\t\t483\n#define ACLK_VO0_ROOT\t\t\t484\n#define HCLK_VO0_ROOT\t\t\t485\n#define HCLK_VO0_S_ROOT\t\t\t486\n#define PCLK_VO0_ROOT\t\t\t487\n#define PCLK_VO0_S_ROOT\t\t\t488\n#define PCLK_VO0GRF\t\t\t489\n#define CLK_I2S4_8CH_TX_SRC\t\t490\n#define CLK_I2S4_8CH_TX_FRAC\t\t491\n#define MCLK_I2S4_8CH_TX\t\t492\n#define CLK_I2S4_8CH_TX\t\t\t493\n#define HCLK_I2S8_8CH\t\t\t494\n#define CLK_I2S8_8CH_TX_SRC\t\t495\n#define CLK_I2S8_8CH_TX_FRAC\t\t496\n#define MCLK_I2S8_8CH_TX\t\t497\n#define CLK_I2S8_8CH_TX\t\t\t498\n#define HCLK_SPDIF2_DP0\t\t\t499\n#define CLK_SPDIF2_DP0_SRC\t\t500\n#define CLK_SPDIF2_DP0_FRAC\t\t501\n#define MCLK_SPDIF2_DP0\t\t\t502\n#define CLK_SPDIF2_DP0\t\t\t503\n#define MCLK_SPDIF2\t\t\t504\n#define HCLK_SPDIF5_DP1\t\t\t505\n#define CLK_SPDIF5_DP1_SRC\t\t506\n#define CLK_SPDIF5_DP1_FRAC\t\t507\n#define MCLK_SPDIF5_DP1\t\t\t508\n#define CLK_SPDIF5_DP1\t\t\t509\n#define MCLK_SPDIF5\t\t\t510\n#define PCLK_EDP0\t\t\t511\n#define CLK_EDP0_24M\t\t\t512\n#define CLK_EDP0_200M\t\t\t513\n#define PCLK_EDP1\t\t\t514\n#define CLK_EDP1_24M\t\t\t515\n#define CLK_EDP1_200M\t\t\t516\n#define HCLK_HDCP_KEY1\t\t\t517\n#define ACLK_HDCP1\t\t\t518\n#define HCLK_HDCP1\t\t\t519\n#define PCLK_HDCP1\t\t\t520\n#define ACLK_HDMIRX\t\t\t521\n#define PCLK_HDMIRX\t\t\t522\n#define CLK_HDMIRX_REF\t\t\t523\n#define CLK_HDMIRX_AUD_SRC\t\t524\n#define CLK_HDMIRX_AUD_FRAC\t\t525\n#define CLK_HDMIRX_AUD\t\t\t526\n#define CLK_HDMIRX_AUD_P_MUX\t\t527\n#define PCLK_HDMITX0\t\t\t528\n#define CLK_HDMITX0_EARC\t\t529\n#define CLK_HDMITX0_REF\t\t\t530\n#define PCLK_HDMITX1\t\t\t531\n#define CLK_HDMITX1_EARC\t\t532\n#define CLK_HDMITX1_REF\t\t\t533\n#define CLK_HDMITRX_REFSRC\t\t534\n#define ACLK_TRNG1\t\t\t535\n#define PCLK_TRNG1\t\t\t536\n#define ACLK_HDCP1_ROOT\t\t\t537\n#define ACLK_HDMIRX_ROOT\t\t538\n#define HCLK_VO1_ROOT\t\t\t539\n#define HCLK_VO1_S_ROOT\t\t\t540\n#define PCLK_VO1_ROOT\t\t\t541\n#define PCLK_VO1_S_ROOT\t\t\t542\n#define PCLK_S_EDP0\t\t\t543\n#define PCLK_S_EDP1\t\t\t544\n#define PCLK_S_HDMIRX\t\t\t545\n#define HCLK_I2S10_8CH\t\t\t546\n#define CLK_I2S10_8CH_RX_SRC\t\t547\n#define CLK_I2S10_8CH_RX_FRAC\t\t548\n#define CLK_I2S10_8CH_RX\t\t549\n#define MCLK_I2S10_8CH_RX\t\t550\n#define HCLK_I2S7_8CH\t\t\t551\n#define CLK_I2S7_8CH_RX_SRC\t\t552\n#define CLK_I2S7_8CH_RX_FRAC\t\t553\n#define CLK_I2S7_8CH_RX\t\t\t554\n#define MCLK_I2S7_8CH_RX\t\t555\n#define HCLK_I2S9_8CH\t\t\t556\n#define CLK_I2S9_8CH_RX_SRC\t\t557\n#define CLK_I2S9_8CH_RX_FRAC\t\t558\n#define CLK_I2S9_8CH_RX\t\t\t559\n#define MCLK_I2S9_8CH_RX\t\t560\n#define CLK_I2S5_8CH_TX_SRC\t\t561\n#define CLK_I2S5_8CH_TX_FRAC\t\t562\n#define CLK_I2S5_8CH_TX\t\t\t563\n#define MCLK_I2S5_8CH_TX\t\t564\n#define HCLK_I2S5_8CH\t\t\t565\n#define CLK_I2S6_8CH_TX_SRC\t\t566\n#define CLK_I2S6_8CH_TX_FRAC\t\t567\n#define CLK_I2S6_8CH_TX\t\t\t568\n#define MCLK_I2S6_8CH_TX\t\t569\n#define CLK_I2S6_8CH_RX_SRC\t\t570\n#define CLK_I2S6_8CH_RX_FRAC\t\t571\n#define CLK_I2S6_8CH_RX\t\t\t572\n#define MCLK_I2S6_8CH_RX\t\t573\n#define I2S6_8CH_MCLKOUT\t\t574\n#define HCLK_I2S6_8CH\t\t\t575\n#define HCLK_SPDIF3\t\t\t576\n#define CLK_SPDIF3_SRC\t\t\t577\n#define CLK_SPDIF3_FRAC\t\t\t578\n#define CLK_SPDIF3\t\t\t579\n#define MCLK_SPDIF3\t\t\t580\n#define HCLK_SPDIF4\t\t\t581\n#define CLK_SPDIF4_SRC\t\t\t582\n#define CLK_SPDIF4_FRAC\t\t\t583\n#define CLK_SPDIF4\t\t\t584\n#define MCLK_SPDIF4\t\t\t585\n#define HCLK_SPDIFRX0\t\t\t586\n#define MCLK_SPDIFRX0\t\t\t587\n#define HCLK_SPDIFRX1\t\t\t588\n#define MCLK_SPDIFRX1\t\t\t589\n#define HCLK_SPDIFRX2\t\t\t590\n#define MCLK_SPDIFRX2\t\t\t591\n#define ACLK_VO1USB_TOP_ROOT\t\t592\n#define HCLK_VO1USB_TOP_ROOT\t\t593\n#define CLK_HDMIHDP0\t\t\t594\n#define CLK_HDMIHDP1\t\t\t595\n#define PCLK_HDPTX0\t\t\t596\n#define PCLK_HDPTX1\t\t\t597\n#define PCLK_USBDPPHY0\t\t\t598\n#define PCLK_USBDPPHY1\t\t\t599\n#define ACLK_VOP_ROOT\t\t\t600\n#define ACLK_VOP_LOW_ROOT\t\t601\n#define HCLK_VOP_ROOT\t\t\t602\n#define PCLK_VOP_ROOT\t\t\t603\n#define HCLK_VOP\t\t\t604\n#define ACLK_VOP\t\t\t605\n#define DCLK_VOP0_SRC\t\t\t606\n#define DCLK_VOP1_SRC\t\t\t607\n#define DCLK_VOP2_SRC\t\t\t608\n#define DCLK_VOP0\t\t\t609\n#define DCLK_VOP1\t\t\t610\n#define DCLK_VOP2\t\t\t611\n#define DCLK_VOP3\t\t\t612\n#define PCLK_DSIHOST0\t\t\t613\n#define PCLK_DSIHOST1\t\t\t614\n#define CLK_DSIHOST0\t\t\t615\n#define CLK_DSIHOST1\t\t\t616\n#define CLK_VOP_PMU\t\t\t617\n#define ACLK_VOP_DOBY\t\t\t618\n#define ACLK_VOP_SUB_SRC\t\t619\n#define CLK_USBDP_PHY0_IMMORTAL\t\t620\n#define CLK_USBDP_PHY1_IMMORTAL\t\t621\n#define CLK_PMU0\t\t\t622\n#define PCLK_PMU0\t\t\t623\n#define PCLK_PMU0IOC\t\t\t624\n#define PCLK_GPIO0\t\t\t625\n#define DBCLK_GPIO0\t\t\t626\n#define PCLK_I2C0\t\t\t627\n#define CLK_I2C0\t\t\t628\n#define HCLK_I2S1_8CH\t\t\t629\n#define CLK_I2S1_8CH_TX_SRC\t\t630\n#define CLK_I2S1_8CH_TX_FRAC\t\t631\n#define CLK_I2S1_8CH_TX\t\t\t632\n#define MCLK_I2S1_8CH_TX\t\t633\n#define CLK_I2S1_8CH_RX_SRC\t\t634\n#define CLK_I2S1_8CH_RX_FRAC\t\t635\n#define CLK_I2S1_8CH_RX\t\t\t636\n#define MCLK_I2S1_8CH_RX\t\t637\n#define I2S1_8CH_MCLKOUT\t\t638\n#define CLK_PMU1_50M_SRC\t\t639\n#define CLK_PMU1_100M_SRC\t\t640\n#define CLK_PMU1_200M_SRC\t\t641\n#define CLK_PMU1_300M_SRC\t\t642\n#define CLK_PMU1_400M_SRC\t\t643\n#define HCLK_PMU1_ROOT\t\t\t644\n#define PCLK_PMU1_ROOT\t\t\t645\n#define PCLK_PMU0_ROOT\t\t\t646\n#define HCLK_PMU_CM0_ROOT\t\t647\n#define PCLK_PMU1\t\t\t648\n#define CLK_DDR_FAIL_SAFE\t\t649\n#define CLK_PMU1\t\t\t650\n#define HCLK_PDM0\t\t\t651\n#define MCLK_PDM0\t\t\t652\n#define HCLK_VAD\t\t\t653\n#define FCLK_PMU_CM0_CORE\t\t654\n#define CLK_PMU_CM0_RTC\t\t\t655\n#define PCLK_PMU1_IOC\t\t\t656\n#define PCLK_PMU1PWM\t\t\t657\n#define CLK_PMU1PWM\t\t\t658\n#define CLK_PMU1PWM_CAPTURE\t\t659\n#define PCLK_PMU1TIMER\t\t\t660\n#define CLK_PMU1TIMER_ROOT\t\t661\n#define CLK_PMU1TIMER0\t\t\t662\n#define CLK_PMU1TIMER1\t\t\t663\n#define CLK_UART0_SRC\t\t\t664\n#define CLK_UART0_FRAC\t\t\t665\n#define CLK_UART0\t\t\t666\n#define SCLK_UART0\t\t\t667\n#define PCLK_UART0\t\t\t668\n#define PCLK_PMU1WDT\t\t\t669\n#define TCLK_PMU1WDT\t\t\t670\n#define CLK_CR_PARA\t\t\t671\n#define CLK_USB2PHY_HDPTXRXPHY_REF\t672\n#define CLK_USBDPPHY_MIPIDCPPHY_REF\t673\n#define CLK_REF_PIPE_PHY0_OSC_SRC\t674\n#define CLK_REF_PIPE_PHY1_OSC_SRC\t675\n#define CLK_REF_PIPE_PHY2_OSC_SRC\t676\n#define CLK_REF_PIPE_PHY0_PLL_SRC\t677\n#define CLK_REF_PIPE_PHY1_PLL_SRC\t678\n#define CLK_REF_PIPE_PHY2_PLL_SRC\t679\n#define CLK_REF_PIPE_PHY0\t\t680\n#define CLK_REF_PIPE_PHY1\t\t681\n#define CLK_REF_PIPE_PHY2\t\t682\n#define SCLK_SDIO_DRV\t\t\t683\n#define SCLK_SDIO_SAMPLE\t\t684\n#define SCLK_SDMMC_DRV\t\t\t685\n#define SCLK_SDMMC_SAMPLE\t\t686\n#define CLK_PCIE1L0_PIPE\t\t687\n#define CLK_PCIE1L1_PIPE\t\t688\n#define CLK_BIGCORE0_PVTM\t\t689\n#define CLK_CORE_BIGCORE0_PVTM\t\t690\n#define CLK_BIGCORE1_PVTM\t\t691\n#define CLK_CORE_BIGCORE1_PVTM\t\t692\n#define CLK_LITCORE_PVTM\t\t693\n#define CLK_CORE_LITCORE_PVTM\t\t694\n#define CLK_AUX16M_0\t\t\t695\n#define CLK_AUX16M_1\t\t\t696\n#define CLK_PHY0_REF_ALT_P\t\t697\n#define CLK_PHY0_REF_ALT_M\t\t698\n#define CLK_PHY1_REF_ALT_P\t\t699\n#define CLK_PHY1_REF_ALT_M\t\t700\n#define ACLK_ISP1_PRE\t\t\t701\n#define HCLK_ISP1_PRE\t\t\t702\n#define HCLK_NVM\t\t\t703\n#define ACLK_USB\t\t\t704\n#define HCLK_USB\t\t\t705\n#define ACLK_JPEG_DECODER_PRE\t\t706\n#define ACLK_VDPU_LOW_PRE\t\t707\n#define ACLK_RKVENC1_PRE\t\t708\n#define HCLK_RKVENC1_PRE\t\t709\n#define HCLK_RKVDEC0_PRE\t\t710\n#define ACLK_RKVDEC0_PRE\t\t711\n#define HCLK_RKVDEC1_PRE\t\t712\n#define ACLK_RKVDEC1_PRE\t\t713\n#define ACLK_HDCP0_PRE\t\t\t714\n#define HCLK_VO0\t\t\t715\n#define ACLK_HDCP1_PRE\t\t\t716\n#define HCLK_VO1\t\t\t717\n#define ACLK_AV1_PRE\t\t\t718\n#define PCLK_AV1_PRE\t\t\t719\n#define HCLK_SDIO_PRE\t\t\t720\n\n#define CLK_NR_CLKS\t\t\t(HCLK_SDIO_PRE + 1)\n\n \n\n#define SCMI_CLK_CPUL\t\t\t0\n#define SCMI_CLK_DSU\t\t\t1\n#define SCMI_CLK_CPUB01\t\t\t2\n#define SCMI_CLK_CPUB23\t\t\t3\n#define SCMI_CLK_DDR\t\t\t4\n#define SCMI_CLK_GPU\t\t\t5\n#define SCMI_CLK_NPU\t\t\t6\n#define SCMI_CLK_SBUS\t\t\t7\n#define SCMI_PCLK_SBUS\t\t\t8\n#define SCMI_CCLK_SD\t\t\t9\n#define SCMI_DCLK_SD\t\t\t10\n#define SCMI_ACLK_SECURE_NS\t\t11\n#define SCMI_HCLK_SECURE_NS\t\t12\n#define SCMI_TCLK_WDT\t\t\t13\n#define SCMI_KEYLADDER_CORE\t\t14\n#define SCMI_KEYLADDER_RNG\t\t15\n#define SCMI_ACLK_SECURE_S\t\t16\n#define SCMI_HCLK_SECURE_S\t\t17\n#define SCMI_PCLK_SECURE_S\t\t18\n#define SCMI_CRYPTO_RNG\t\t\t19\n#define SCMI_CRYPTO_CORE\t\t20\n#define SCMI_CRYPTO_PKA\t\t\t21\n#define SCMI_SPLL\t\t\t22\n#define SCMI_HCLK_SD\t\t\t23\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}