Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Oct 22 12:10:38 2018
| Host         : BAKYTZHAN-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    88 |
| Minimum Number of register sites lost to control set restrictions |   228 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           15 |
| No           | No                    | Yes                    |             239 |           68 |
| No           | Yes                   | No                     |              15 |            7 |
| Yes          | No                    | No                     |            2870 |          753 |
| Yes          | No                    | Yes                    |             473 |           98 |
| Yes          | Yes                   | No                     |             463 |          145 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                               |                                             Enable Signal                                             |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  UUT/calc_i/floating_point_0/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                       | reset_IBUF                                                                                                                                                          |                1 |              1 |
|  UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/flag_result2_reg     |                                                                                                       | reset_IBUF                                                                                                                                                          |                1 |              1 |
|  result3_valid_BUFG                                                      |                                                                                                       | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                   |                1 |              1 |
|  result3_valid_BUFG                                                      |                                                                                                       | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                        |                1 |              1 |
|  clk_in_IBUF_BUFG                                                        |                                                                                                       | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                |                1 |              1 |
|  clk_in_IBUF_BUFG                                                        |                                                                                                       | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                     |                1 |              1 |
|  clk_out_OBUF_BUFG                                                       |                                                                                                       | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[11]_rep[2]                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                                                           |                                                                                                       | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                |                1 |              1 |
|  clk_out_OBUF_BUFG                                                       |                                                                                                       | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                   |                1 |              1 |
|  result3_valid_BUFG                                                      |                                                                                                       | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                  |                1 |              2 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_a_tdata_1 |                                                                                                                                                                     |                1 |              2 |
|  clk_out_OBUF_BUFG                                                       |                                                                                                       | reset_IBUF                                                                                                                                                          |                1 |              2 |
|  clk_IBUF_BUFG                                                           |                                                                                                       | reset_fifo                                                                                                                                                          |                1 |              2 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg2_a_tdata   |                                                                                                                                                                     |                1 |              2 |
|  clk_in_IBUF_BUFG                                                        |                                                                                                       | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                               |                1 |              2 |
|  clk_IBUF_BUFG                                                           |                                                                                                       | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                       |                1 |              2 |
|  clk_IBUF_BUFG                                                           |                                                                                                       | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                               |                1 |              3 |
|  result3_valid_BUFG                                                      |                                                                                                       |                                                                                                                                                                     |                2 |              3 |
|  clk_out_OBUF_BUFG                                                       |                                                                                                       | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                  |                2 |              3 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[49]_i_1_n_0 |                1 |              4 |
|  clk_in_IBUF_BUFG                                                        |                                                                                                       |                                                                                                                                                                     |                1 |              4 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[45]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                           |                                                                                                       | reset_IBUF                                                                                                                                                          |                3 |              5 |
|  clk_in_IBUF_BUFG                                                        |                                                                                                       | reset_fifo                                                                                                                                                          |                2 |              5 |
|  clk_out_OBUF_BUFG                                                       |                                                                                                       |                                                                                                                                                                     |                4 |              5 |
|  clk_IBUF_BUFG                                                           |                                                                                                       | third                                                                                                                                                               |                2 |              6 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[50]_0                                   |                3 |              8 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                        |                3 |              8 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                         |                3 |              8 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]                          |                2 |              8 |
|  clk_IBUF_BUFG                                                           |                                                                                                       |                                                                                                                                                                     |                8 |             12 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[12]                                                                                     |                4 |             12 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                4 |             13 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                    |                2 |             15 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_0 |                7 |             16 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[49]_i_1_n_0 |                2 |             16 |
|  clk_IBUF_BUFG                                                           | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]             | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                       |                4 |             18 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/sclr_i                                                                                                                       |                4 |             18 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/sclr_i                                                                                                                       |                5 |             19 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg2_a_tdata   |                                                                                                                                                                     |                4 |             21 |
|  result3_valid_BUFG                                                      |                                                                                                       | reset_IBUF                                                                                                                                                          |                9 |             21 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_a_tdata_0 |                                                                                                                                                                     |                5 |             21 |
|  result3_valid_BUFG                                                      | q                                                                                                     | reset_IBUF                                                                                                                                                          |                6 |             21 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/STATE_DELAY/i_pipe/SR[0]                                                      |                4 |             22 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/SR[0]                                       |                6 |             22 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]         |                6 |             22 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0                                                   |                9 |             24 |
|  clk_in_IBUF_BUFG                                                        | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]             | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                   |                8 |             27 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/sclr_i                                                                                                                       |               10 |             29 |
|  clk_IBUF_BUFG                                                           | led_OBUF[0]                                                                                           | reset_IBUF                                                                                                                                                          |                7 |             31 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1     |                                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0     |                                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_b_tdata_1 |                                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_c_tdata_2 |                                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg2_b_tdata_3 |                                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg2_c_tdata   |                                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[50]_0                                                   |                7 |             32 |
|  result3_valid_BUFG                                                      | Temp[1][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |                6 |             32 |
|  result3_valid_BUFG                                                      | Temp[2][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |                7 |             32 |
|  result3_valid_BUFG                                                      | Temp[3][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |                5 |             32 |
|  result3_valid_BUFG                                                      | Temp[4][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               15 |             32 |
|  result3_valid_BUFG                                                      | Temp[5][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               13 |             32 |
|  result3_valid_BUFG                                                      | Temp[6][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               11 |             32 |
|  result3_valid_BUFG                                                      | Temp[7][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               16 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg2_b_tdata_0 |                                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[50]_0                                                   |                6 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg2_c_tdata   |                                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_c_tdata_3 |                                                                                                                                                                     |                7 |             32 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]                                                |               11 |             32 |
|  clk_IBUF_BUFG                                                           | UUT/calc_i/floating_point_0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_b_tdata_2 |                                                                                                                                                                     |                6 |             32 |
|  clk_in_IBUF_BUFG                                                        |                                                                                                       | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                   |                6 |             36 |
|  clk_IBUF_BUFG                                                           |                                                                                                       | FIFO_RECEIVE/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                       |                9 |             36 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                                                     |               32 |             47 |
|  clk_out_OBUF_BUFG                                                       | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_6_out             | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[11]_rep[2]                                                                                   |               10 |             51 |
|  result3_valid_BUFG                                                      | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/sel                 | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                          |               11 |             57 |
|  result3_valid_BUFG                                                      |                                                                                                       | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                          |               13 |             60 |
|  clk_out_OBUF_BUFG                                                       |                                                                                                       | FIFO_SEND/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[11]_rep[1]                                                                                   |               14 |             60 |
|  clk_IBUF_BUFG                                                           | A                                                                                                     |                                                                                                                                                                     |                8 |             64 |
|  clk_IBUF_BUFG                                                           | UUT/result_input3_reg[0][0]                                                                           |                                                                                                                                                                     |               13 |             64 |
|  clk_IBUF_BUFG                                                           | UUT/E[0]                                                                                              |                                                                                                                                                                     |               19 |             64 |
|  result3_valid_BUFG                                                      | TempOld[0][31]_i_1_n_0                                                                                |                                                                                                                                                                     |               12 |             64 |
|  result3_valid_BUFG                                                      | Var2[31]_i_1_n_0                                                                                      |                                                                                                                                                                     |               60 |             96 |
|  result3_valid_BUFG                                                      | TempOld[1][31]_i_1_n_0                                                                                |                                                                                                                                                                     |               28 |             96 |
|  result3_valid_BUFG                                                      | TempOld[4][31]_i_1_n_0                                                                                |                                                                                                                                                                     |               47 |            160 |
|  clk_IBUF_BUFG                                                           | p_1_in__0                                                                                             | sw_IBUF[1]                                                                                                                                                          |               65 |            320 |
|  clk_IBUF_BUFG                                                           | aclken3                                                                                               |                                                                                                                                                                     |              433 |           1709 |
+--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


