#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 12 05:11:41 2024
# Process ID: 52687
# Current directory: /tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1
# Command line: vivado -log finn_design_MatrixVectorActivation_2_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_MatrixVectorActivation_2_0.tcl
# Log file: /tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/finn_design_MatrixVectorActivation_2_0.vds
# Journal file: /tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/vivado.jou
# Running On: finn_dev_artti, OS: Linux, CPU Frequency: 3900.003 MHz, CPU Physical cores: 6, Host memory: 16689 MB
#-----------------------------------------------------------
source finn_design_MatrixVectorActivation_2_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.598 ; gain = 0.023 ; free physical = 2845 ; free virtual = 4444
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/artti/Desktop/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_0_3u5ua66k/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_0_m37mhnkm/project_FMPadding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_1_f_6r6bm9/project_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_0__zgafjeu/project_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_2_7c56qrd2/project_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_b9u2bkug'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_3_xzhbw8oz/project_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_4_k51m1iab/project_StreamingFIFO_4/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_1_eko4hn2z/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_n4dipuyq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_6_x5lc240_/project_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_2_1ru3gfzt/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_LabelSelect_Batch_0_x4f4por1/project_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_MatrixVectorActivation_2_0
Command: synth_design -top finn_design_MatrixVectorActivation_2_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52911
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2048.758 ; gain = 403.629 ; free physical = 2173 ; free virtual = 3898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_2_0' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/synth/finn_design_MatrixVectorActivation_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_2_1ru3gfzt/project_MatrixVectorActivation_2/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_sparsemux_2049_10_16_1_1' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_sparsemux_2049_10_16_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_sparsemux_2049_10_16_1_1.v:6174]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_sparsemux_2049_10_16_1_1' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_sparsemux_2049_10_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_mul_8ns_3s_11_1_1' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_mul_8ns_3s_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_mul_8ns_3s_11_1_1' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_mul_8ns_3s_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_regslice_both' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_regslice_both' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_regslice_both__parameterized0' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_regslice_both__parameterized0' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/20a0/hdl/verilog/MatrixVectorActivation_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_2_0' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/synth/finn_design_MatrixVectorActivation_2_0.v:53]
WARNING: [Synth 8-7129] Port def[15] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[14] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[13] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[12] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[11] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[10] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[9] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[8] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[7] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[6] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[5] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[4] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[3] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[2] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[1] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.703 ; gain = 718.574 ; free physical = 812 ; free virtual = 2766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2363.703 ; gain = 718.574 ; free physical = 811 ; free virtual = 2765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2363.703 ; gain = 718.574 ; free physical = 811 ; free virtual = 2765
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2435.688 ; gain = 23.984 ; free physical = 1435 ; free virtual = 3256
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/constraints/MatrixVectorActivation_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/constraints/MatrixVectorActivation_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.266 ; gain = 0.000 ; free physical = 480 ; free virtual = 2048
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3442.301 ; gain = 0.000 ; free physical = 479 ; free virtual = 2046
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 1397 ; free virtual = 3002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 1397 ; free virtual = 3002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 1397 ; free virtual = 3002
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 701 ; free virtual = 2330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1029  
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Multipliers : 
	                3x9  Multipliers := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 13    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6040] Register tile_fu_2130_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-7129] Port def[15] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[14] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[13] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[12] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[11] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[10] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[9] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[8] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[7] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[6] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[5] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[4] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[3] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[2] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[1] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 898 ; free virtual = 2533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------------------------------------+---------------------+---------------+----------------+
|Module Name                                           | RTL Object          | Depth x Width | Implemented As | 
+------------------------------------------------------+---------------------+---------------+----------------+
|MatrixVectorActivation_2_Matrix_Vector_Activate_Batch | weights_33_U/q0_reg | 8192x6        | Block RAM      | 
+------------------------------------------------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 1156 ; free virtual = 2801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 3748 ; free virtual = 5394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 3750 ; free virtual = 5396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 3750 ; free virtual = 5395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 3750 ; free virtual = 5395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 3747 ; free virtual = 5392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 3747 ; free virtual = 5392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 3746 ; free virtual = 5392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 3746 ; free virtual = 5392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    47|
|2     |LUT1     |    13|
|3     |LUT2     |    66|
|4     |LUT3     |   449|
|5     |LUT4     |    80|
|6     |LUT5     |    72|
|7     |LUT6     |  5583|
|8     |MUXF7    |  2176|
|9     |MUXF8    |  1088|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     1|
|12    |FDRE     | 16869|
|13    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 3746 ; free virtual = 5392
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 3442.301 ; gain = 718.574 ; free physical = 3746 ; free virtual = 5392
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 3442.301 ; gain = 1797.172 ; free physical = 3746 ; free virtual = 5392
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3442.301 ; gain = 0.000 ; free physical = 4033 ; free virtual = 5679
INFO: [Netlist 29-17] Analyzing 3313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.301 ; gain = 0.000 ; free physical = 4043 ; free virtual = 5689
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1d45200b
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 3442.301 ; gain = 2121.703 ; free physical = 4042 ; free virtual = 5689
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3008.557; main = 2678.355; forked = 355.499
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4408.324; main = 3442.270; forked = 982.062
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3466.277 ; gain = 0.000 ; free physical = 4042 ; free virtual = 5690
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/finn_design_MatrixVectorActivation_2_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_MatrixVectorActivation_2_0, cache-ID = 0f9d5077cb8e9cb0
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3466.277 ; gain = 0.000 ; free physical = 4013 ; free virtual = 5686
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/finn_design_MatrixVectorActivation_2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_MatrixVectorActivation_2_0_utilization_synth.rpt -pb finn_design_MatrixVectorActivation_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 05:13:18 2024...
