//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24817639
// Cuda compilation tools, release 10.0, V10.0.130
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_70
.address_size 64

	// .globl	_Z7Vec_addP7__half2S0_S0_iS0_PjS1_

.visible .entry _Z7Vec_addP7__half2S0_S0_iS0_PjS1_(
	.param .u64 _Z7Vec_addP7__half2S0_S0_iS0_PjS1__param_0,
	.param .u64 _Z7Vec_addP7__half2S0_S0_iS0_PjS1__param_1,
	.param .u64 _Z7Vec_addP7__half2S0_S0_iS0_PjS1__param_2,
	.param .u32 _Z7Vec_addP7__half2S0_S0_iS0_PjS1__param_3,
	.param .u64 _Z7Vec_addP7__half2S0_S0_iS0_PjS1__param_4,
	.param .u64 _Z7Vec_addP7__half2S0_S0_iS0_PjS1__param_5,
	.param .u64 _Z7Vec_addP7__half2S0_S0_iS0_PjS1__param_6
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [_Z7Vec_addP7__half2S0_S0_iS0_PjS1__param_0];
	ld.param.u64 	%rd2, [_Z7Vec_addP7__half2S0_S0_iS0_PjS1__param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	ld.param.u32 	%r6, [_Z7Vec_addP7__half2S0_S0_iS0_PjS1__param_3];
	shr.u32 	%r7, %r6, 31;
	add.s32 	%r8, %r6, %r7;
	shr.s32 	%r9, %r8, 1;
	setp.ge.s32	%p1, %r1, %r9;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r11, [%rd5];
	// inline asm
	{.reg.b16         hl, hu;         
 .reg.b32         fl, fu;         
  mov.b32         {hl, hu}, %r11;   
  cvt.f32.f16     fl, hl;         
  cvt.f32.f16     fu, hu;         
  sqrt.approx.f32   fl, fl;     
  sqrt.approx.f32   fu, fu;     
  cvt.rn.f16.f32      hl, fl;     
  cvt.rn.f16.f32      hu, fu;     
  mov.b32         %r10, {hl, hu};   
}
	// inline asm
	cvta.to.global.u64 	%rd6, %rd2;
	add.s64 	%rd7, %rd6, %rd4;
	st.global.u32 	[%rd7], %r10;

BB0_2:
	ret;
}


