From 9517016ed6fe27ba505cab36927a0fd99d3cc86f Mon Sep 17 00:00:00 2001
From: Jiangjin Wang <kaymw@aosc.io>
Date: Fri, 10 Nov 2023 18:20:08 -0800
Subject: [PATCH 2/3] Add RISC-V support

Ref: https://en.wikichip.org/wiki/risc-v/registers
---
 include/servermd.h | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/include/servermd.h b/include/servermd.h
index 743731e..2150e62 100644
--- a/include/servermd.h
+++ b/include/servermd.h
@@ -296,7 +296,16 @@ SOFTWARE.
 # define FAST_UNALIGNED_READS
 #endif /* AMD64 */
 
+#ifdef __riscv
+#define IMAGE_BYTE_ORDER        LSBFirst
+#define BITMAP_BIT_ORDER        LSBFirst
 
+#define GLYPHPADBYTES           4
+#define GETLEFTBITS_ALIGNMENT   1
+#define LARGE_INSTRUCTION_CACHE
+#define PLENTIFUL_REGISTERS
+#define AVOID_MEMORY_READ
+#endif /* RISC-V */
 
 #if	defined(__alpha__) || defined(__alpha) || \
 	defined(__i386__) || defined(__i386) || \
-- 
2.39.1

