Layer Pairs Export File for PCB: E:\Documents\University\ELEC 491\HW_FPGA_Board\HW_FPGA_Board.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=hw_fpga_board-roundholes.txt|DrillLayers=gtl,gp1,g1,g2,gp2,gbl
LayersSetName=Top_Bot_Slot_Holes|DrillFile=hw_fpga_board-slotholes.txt|DrillLayers=gtl,gp1,g1,g2,gp2,gbl
