

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4'
================================================================
* Date:           Mon Jul 14 02:16:18 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.310 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    26916|    26916|  0.269 ms|  0.269 ms|  26901|  26901|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_1_loop_for_ap_4  |    26914|    26914|        56|         21|          1|  1280|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 56


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 1
  Pipeline-0 : II = 21, D = 56, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.31>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 59 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 60 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten65 = alloca i32 1"   --->   Operation 61 'alloca' 'indvar_flatten65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten65"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln119 = store i5 0, i5 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 64 'store' 'store_ln119' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln121 = store i7 0, i7 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 65 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i230"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten65_load = load i11 %indvar_flatten65" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 67 'load' 'indvar_flatten65_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.79ns)   --->   "%icmp_ln119 = icmp_eq  i11 %indvar_flatten65_load, i11 1280" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 68 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.79ns)   --->   "%add_ln119 = add i11 %indvar_flatten65_load, i11 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 69 'add' 'add_ln119' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %for.inc45.i270, void %for.body4.i276.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 70 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 71 'load' 'y_load' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%n_load = load i5 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 72 'load' 'n_load' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.77ns)   --->   "%icmp_ln121 = icmp_eq  i7 %y_load, i7 80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 73 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.36ns)   --->   "%select_ln119 = select i1 %icmp_ln121, i7 0, i7 %y_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 74 'select' 'select_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln119_1 = add i5 %n_load, i5 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 75 'add' 'add_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.41ns)   --->   "%select_ln119_1 = select i1 %icmp_ln121, i5 %add_ln119_1, i5 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 76 'select' 'select_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln119_1, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 77 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl139 = zext i10 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 78 'zext' 'p_shl139' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_163 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln119_1, i3 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 79 'bitconcatenate' 'tmp_163' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl140 = zext i8 %tmp_163" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 80 'zext' 'p_shl140' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.78ns)   --->   "%empty = add i11 %p_shl139, i11 %p_shl140" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 81 'add' 'empty' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.79ns)   --->   "%arrayidx32_sum_126 = add i11 %empty, i11 605" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 82 'add' 'arrayidx32_sum_126' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arrayidx32_sum_126_cast = zext i11 %arrayidx32_sum_126" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 83 'zext' 'arrayidx32_sum_126_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%Weights_addr_89 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_126_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 84 'getelementptr' 'Weights_addr_89' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 85 'load' 'Weights_load_89' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 86 [1/1] (0.79ns)   --->   "%arrayidx32_sum_238 = add i11 %empty, i11 606" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 86 'add' 'arrayidx32_sum_238' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arrayidx32_sum_238_cast = zext i11 %arrayidx32_sum_238" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 87 'zext' 'arrayidx32_sum_238_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%Weights_addr_90 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_238_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 88 'getelementptr' 'Weights_addr_90' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%Weights_load_90 = load i14 %Weights_addr_90" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 89 'load' 'Weights_load_90' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %empty, i32 3, i32 9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 90 'partselect' 'tmp_s' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i7 %select_ln119" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 91 'zext' 'zext_ln121_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 92 [11/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 92 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.77ns)   --->   "%add_ln127 = add i7 %select_ln119, i7 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 93 'add' 'add_ln127' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i7 %add_ln127" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 94 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.74ns)   --->   "%mul_ln127_40 = mul i15 %zext_ln127_1, i15 171" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 95 'mul' 'mul_ln127_40' <Predicate = (!icmp_ln119)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln127_40, i32 9, i32 14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 96 'partselect' 'tmp_166' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i6 %tmp_166" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 97 'zext' 'zext_ln127' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_1 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 98 'getelementptr' 'OutPadConv4_addr_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_1 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 99 'getelementptr' 'OutPadConv4_1_addr_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_1 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 100 'getelementptr' 'OutPadConv4_2_addr_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%OutPadConv4_load_1 = load i8 %OutPadConv4_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 101 'load' 'OutPadConv4_load_1' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_1 = load i8 %OutPadConv4_1_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 102 'load' 'OutPadConv4_1_load_1' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_1 = load i8 %OutPadConv4_2_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 103 'load' 'OutPadConv4_2_load_1' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_1 : Operation 104 [1/1] (2.39ns) (grouped into DSP with root node mul_ln127_43)   --->   "%add_ln127_10 = add i8 %zext_ln121_3, i8 85" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 104 'add' 'add_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into DSP with root node mul_ln127_43)   --->   "%zext_ln127_8 = zext i8 %add_ln127_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 105 'zext' 'zext_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 106 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_43 = mul i17 %zext_ln127_8, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 106 'mul' 'mul_ln127_43' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (2.39ns) (grouped into DSP with root node mul_ln127_44)   --->   "%add_ln127_12 = add i8 %zext_ln121_3, i8 86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 107 'add' 'add_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into DSP with root node mul_ln127_44)   --->   "%zext_ln127_10 = zext i8 %add_ln127_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 108 'zext' 'zext_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 109 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_44 = mul i17 %zext_ln127_10, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 109 'mul' 'mul_ln127_44' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [1/1] (2.39ns) (grouped into DSP with root node mul_ln127_45)   --->   "%add_ln127_16 = add i8 %zext_ln121_3, i8 88" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 110 'add' 'add_ln127_16' <Predicate = (!icmp_ln119)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node mul_ln127_45)   --->   "%zext_ln127_13 = zext i8 %add_ln127_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 111 'zext' 'zext_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 112 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_45 = mul i17 %zext_ln127_13, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 112 'mul' 'mul_ln127_45' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln119 = store i11 %add_ln119, i11 %indvar_flatten65" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 113 'store' 'store_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln119 = store i5 %select_ln119_1, i5 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 114 'store' 'store_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln121 = store i7 %add_ln127, i7 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 115 'store' 'store_ln121' <Predicate = (!icmp_ln119)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 116 [1/1] (0.79ns)   --->   "%arrayidx32_sum = add i11 %empty, i11 604" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 116 'add' 'arrayidx32_sum' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%arrayidx32_sum_cast = zext i11 %arrayidx32_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 117 'zext' 'arrayidx32_sum_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%Weights_addr_88 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 118 'getelementptr' 'Weights_addr_88' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (1.23ns)   --->   "%Weights_load_88 = load i14 %Weights_addr_88" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 119 'load' 'Weights_load_88' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 120 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 120 'load' 'Weights_load_89' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 121 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_90 = load i14 %Weights_addr_90" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 121 'load' 'Weights_load_90' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 122 [1/1] (0.79ns)   --->   "%arrayidx32_sum_350 = add i11 %empty, i11 607" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 122 'add' 'arrayidx32_sum_350' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%arrayidx32_sum_350_cast = zext i11 %arrayidx32_sum_350" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 123 'zext' 'arrayidx32_sum_350_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%Weights_addr_91 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_350_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 124 'getelementptr' 'Weights_addr_91' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (1.23ns)   --->   "%Weights_load_91 = load i14 %Weights_addr_91" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 125 'load' 'Weights_load_91' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i7 %select_ln119" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 126 'zext' 'zext_ln121_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 127 [10/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 127 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_1 = load i8 %OutPadConv4_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 128 'load' 'OutPadConv4_load_1' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_2 : Operation 129 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_1 = load i8 %OutPadConv4_1_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 129 'load' 'OutPadConv4_1_load_1' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_2 : Operation 130 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_1 = load i8 %OutPadConv4_2_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 130 'load' 'OutPadConv4_2_load_1' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_2 : Operation 131 [1/1] (0.77ns)   --->   "%add_ln127_2 = add i7 %select_ln119, i7 2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 131 'add' 'add_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i7 %add_ln127_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 132 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.74ns)   --->   "%mul_ln127_41 = mul i15 %zext_ln127_3, i15 171" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 133 'mul' 'mul_ln127_41' <Predicate = (!icmp_ln119)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln127_41, i32 9, i32 14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 134 'partselect' 'tmp_167' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i6 %tmp_167" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 135 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_2 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 136 'getelementptr' 'OutPadConv4_addr_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_2 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 137 'getelementptr' 'OutPadConv4_1_addr_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_2 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 138 'getelementptr' 'OutPadConv4_2_addr_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (1.23ns)   --->   "%OutPadConv4_load_2 = load i8 %OutPadConv4_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 139 'load' 'OutPadConv4_load_2' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_2 : Operation 140 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_2 = load i8 %OutPadConv4_1_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 140 'load' 'OutPadConv4_1_load_2' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_2 : Operation 141 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_2 = load i8 %OutPadConv4_2_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 141 'load' 'OutPadConv4_2_load_2' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_2 : Operation 142 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_43 = mul i17 %zext_ln127_8, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 142 'mul' 'mul_ln127_43' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 143 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_44 = mul i17 %zext_ln127_10, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 143 'mul' 'mul_ln127_44' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_45 = mul i17 %zext_ln127_13, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 144 'mul' 'mul_ln127_45' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (2.39ns) (grouped into DSP with root node mul_ln127_49)   --->   "%add_ln127_30 = add i9 %zext_ln121_2, i9 253" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 145 'add' 'add_ln127_30' <Predicate = (!icmp_ln119)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into DSP with root node mul_ln127_49)   --->   "%zext_ln127_24 = zext i9 %add_ln127_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 146 'zext' 'zext_ln127_24' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 147 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_49 = mul i19 %zext_ln127_24, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 147 'mul' 'mul_ln127_49' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 148 [1/1] (2.39ns) (grouped into DSP with root node mul_ln127_50)   --->   "%add_ln127_32 = add i9 %zext_ln121_2, i9 254" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 148 'add' 'add_ln127_32' <Predicate = (!icmp_ln119)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into DSP with root node mul_ln127_50)   --->   "%zext_ln127_26 = zext i9 %add_ln127_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 149 'zext' 'zext_ln127_26' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 150 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_50 = mul i19 %zext_ln127_26, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 150 'mul' 'mul_ln127_50' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.76>
ST_3 : Operation 151 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_88 = load i14 %Weights_addr_88" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 151 'load' 'Weights_load_88' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 152 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_91 = load i14 %Weights_addr_91" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 152 'load' 'Weights_load_91' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 153 [1/1] (0.79ns)   --->   "%arrayidx32_sum_462 = add i11 %empty, i11 608" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 153 'add' 'arrayidx32_sum_462' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%arrayidx32_sum_462_cast = zext i11 %arrayidx32_sum_462" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 154 'zext' 'arrayidx32_sum_462_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%Weights_addr_92 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_462_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 155 'getelementptr' 'Weights_addr_92' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 156 [2/2] (1.23ns)   --->   "%Weights_load_92 = load i14 %Weights_addr_92" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 156 'load' 'Weights_load_92' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 157 [1/1] (0.79ns)   --->   "%arrayidx32_sum_1 = add i11 %empty, i11 609" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 157 'add' 'arrayidx32_sum_1' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%arrayidx32_sum_1_cast = zext i11 %arrayidx32_sum_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 158 'zext' 'arrayidx32_sum_1_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%Weights_addr_93 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 159 'getelementptr' 'Weights_addr_93' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 160 [2/2] (1.23ns)   --->   "%Weights_load_93 = load i14 %Weights_addr_93" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 160 'load' 'Weights_load_93' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i7 %select_ln119" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 161 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i7 %select_ln119" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 162 'zext' 'zext_ln121_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.74ns)   --->   "%mul_ln121 = mul i15 %zext_ln121_4, i15 171" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 163 'mul' 'mul_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln121, i32 9, i32 14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 164 'partselect' 'tmp_165' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln121_5 = zext i6 %tmp_165" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 165 'zext' 'zext_ln121_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %mul_ln121, i32 9, i32 13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 166 'partselect' 'trunc_ln121_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 167 [9/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 167 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%OutPadConv4_addr = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln121_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 168 'getelementptr' 'OutPadConv4_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln121_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 169 'getelementptr' 'OutPadConv4_1_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln121_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 170 'getelementptr' 'OutPadConv4_2_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 171 [2/2] (1.23ns)   --->   "%OutPadConv4_load = load i8 %OutPadConv4_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 171 'load' 'OutPadConv4_load' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_3 : Operation 172 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load = load i8 %OutPadConv4_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 172 'load' 'OutPadConv4_1_load' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_3 : Operation 173 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load = load i8 %OutPadConv4_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 173 'load' 'OutPadConv4_2_load' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_3 : Operation 174 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_2 = load i8 %OutPadConv4_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 174 'load' 'OutPadConv4_load_2' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_3 : Operation 175 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_2 = load i8 %OutPadConv4_1_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 175 'load' 'OutPadConv4_1_load_2' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_3 : Operation 176 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_2 = load i8 %OutPadConv4_2_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 176 'load' 'OutPadConv4_2_load_2' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_3 : Operation 177 [1/1] (0.78ns)   --->   "%add_ln127_4 = add i5 %trunc_ln121_1, i5 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 177 'add' 'add_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i5 %add_ln127_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 178 'zext' 'zext_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_3 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 179 'getelementptr' 'OutPadConv4_addr_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_3 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 180 'getelementptr' 'OutPadConv4_1_addr_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_3 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 181 'getelementptr' 'OutPadConv4_2_addr_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (1.23ns)   --->   "%OutPadConv4_load_3 = load i8 %OutPadConv4_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 182 'load' 'OutPadConv4_load_3' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_3 : Operation 183 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_3 = load i8 %OutPadConv4_1_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 183 'load' 'OutPadConv4_1_load_3' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_3 : Operation 184 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_3 = load i8 %OutPadConv4_2_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 184 'load' 'OutPadConv4_2_load_3' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_3 : Operation 185 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_43 = mul i17 %zext_ln127_8, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 185 'mul' 'mul_ln127_43' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_44 = mul i17 %zext_ln127_10, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 186 'mul' 'mul_ln127_44' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_45 = mul i17 %zext_ln127_13, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 187 'mul' 'mul_ln127_45' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_49 = mul i19 %zext_ln127_24, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 188 'mul' 'mul_ln127_49' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_50 = mul i19 %zext_ln127_26, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 189 'mul' 'mul_ln127_50' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [1/1] (2.39ns) (grouped into DSP with root node mul_ln127_58)   --->   "%add_ln127_59 = add i10 %zext_ln121_1, i10 505" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 190 'add' 'add_ln127_59' <Predicate = (!icmp_ln119)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into DSP with root node mul_ln127_58)   --->   "%zext_ln127_48 = zext i10 %add_ln127_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 191 'zext' 'zext_ln127_48' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 192 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_58 = mul i21 %zext_ln127_48, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 192 'mul' 'mul_ln127_58' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [1/1] (2.39ns) (grouped into DSP with root node mul_ln127_59)   --->   "%add_ln127_61 = add i10 %zext_ln121_1, i10 506" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 193 'add' 'add_ln127_61' <Predicate = (!icmp_ln119)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node mul_ln127_59)   --->   "%zext_ln127_50 = zext i10 %add_ln127_61" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 194 'zext' 'zext_ln127_50' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 195 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_59 = mul i21 %zext_ln127_50, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 195 'mul' 'mul_ln127_59' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.75>
ST_4 : Operation 196 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_92 = load i14 %Weights_addr_92" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 196 'load' 'Weights_load_92' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 197 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_93 = load i14 %Weights_addr_93" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 197 'load' 'Weights_load_93' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_143 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_s, i3 6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 198 'bitconcatenate' 'tmp_143' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast81 = zext i10 %tmp_143" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 199 'zext' 'p_cast81' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.79ns)   --->   "%arrayidx32_sum_1_1 = add i11 %p_cast81, i11 604" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 200 'add' 'arrayidx32_sum_1_1' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%arrayidx32_sum_1_1_cast = zext i11 %arrayidx32_sum_1_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 201 'zext' 'arrayidx32_sum_1_1_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%Weights_addr_94 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_1_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 202 'getelementptr' 'Weights_addr_94' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 203 [2/2] (1.23ns)   --->   "%Weights_load_94 = load i14 %Weights_addr_94" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 203 'load' 'Weights_load_94' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_144 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_s, i3 7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 204 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%p_cast82 = zext i10 %tmp_144" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 205 'zext' 'p_cast82' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.79ns)   --->   "%arrayidx32_sum_1_2 = add i11 %p_cast82, i11 604" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 206 'add' 'arrayidx32_sum_1_2' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%arrayidx32_sum_1_2_cast = zext i11 %arrayidx32_sum_1_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 207 'zext' 'arrayidx32_sum_1_2_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%Weights_addr_95 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_1_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 208 'getelementptr' 'Weights_addr_95' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 209 [2/2] (1.23ns)   --->   "%Weights_load_95 = load i14 %Weights_addr_95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 209 'load' 'Weights_load_95' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 210 [8/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 210 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load = load i8 %OutPadConv4_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 211 'load' 'OutPadConv4_load' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 212 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load = load i8 %OutPadConv4_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 212 'load' 'OutPadConv4_1_load' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 213 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load = load i8 %OutPadConv4_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 213 'load' 'OutPadConv4_2_load' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 214 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_3 = load i8 %OutPadConv4_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 214 'load' 'OutPadConv4_load_3' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 215 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_3 = load i8 %OutPadConv4_1_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 215 'load' 'OutPadConv4_1_load_3' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 216 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_3 = load i8 %OutPadConv4_2_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 216 'load' 'OutPadConv4_2_load_3' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 217 [1/1] (0.77ns)   --->   "%add_ln127_6 = add i7 %select_ln119, i7 4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 217 'add' 'add_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln127_5 = zext i7 %add_ln127_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 218 'zext' 'zext_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (1.74ns)   --->   "%mul_ln127_42 = mul i15 %zext_ln127_5, i15 171" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 219 'mul' 'mul_ln127_42' <Predicate = (!icmp_ln119)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln127_42, i32 9, i32 14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 220 'partselect' 'tmp_168' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln127_6 = zext i6 %tmp_168" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 221 'zext' 'zext_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_4 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 222 'getelementptr' 'OutPadConv4_addr_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_4 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 223 'getelementptr' 'OutPadConv4_1_addr_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_4 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 224 'getelementptr' 'OutPadConv4_2_addr_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 225 [2/2] (1.23ns)   --->   "%OutPadConv4_load_4 = load i8 %OutPadConv4_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 225 'load' 'OutPadConv4_load_4' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 226 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_4 = load i8 %OutPadConv4_1_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 226 'load' 'OutPadConv4_1_load_4' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 227 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_4 = load i8 %OutPadConv4_2_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 227 'load' 'OutPadConv4_2_load_4' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 228 [1/1] (0.78ns)   --->   "%add_ln127_8 = add i6 %tmp_165, i6 28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 228 'add' 'add_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln127_7 = zext i6 %add_ln127_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 229 'zext' 'zext_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_5 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 230 'getelementptr' 'OutPadConv4_addr_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_5 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 231 'getelementptr' 'OutPadConv4_1_addr_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_5 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 232 'getelementptr' 'OutPadConv4_2_addr_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 233 [2/2] (1.23ns)   --->   "%OutPadConv4_load_5 = load i8 %OutPadConv4_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 233 'load' 'OutPadConv4_load_5' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 234 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_5 = load i8 %OutPadConv4_1_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 234 'load' 'OutPadConv4_1_load_5' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 235 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_5 = load i8 %OutPadConv4_2_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 235 'load' 'OutPadConv4_2_load_5' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_4 : Operation 236 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln127_43 = mul i17 %zext_ln127_8, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 236 'mul' 'mul_ln127_43' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_43, i32 10, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 237 'partselect' 'tmp_169' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 238 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln127_44 = mul i17 %zext_ln127_10, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 238 'mul' 'mul_ln127_44' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_44, i32 10, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 239 'partselect' 'tmp_170' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 240 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln127_45 = mul i17 %zext_ln127_13, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 240 'mul' 'mul_ln127_45' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_45, i32 10, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 241 'partselect' 'tmp_171' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 242 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_49 = mul i19 %zext_ln127_24, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 242 'mul' 'mul_ln127_49' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 243 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_50 = mul i19 %zext_ln127_26, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 243 'mul' 'mul_ln127_50' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_58 = mul i21 %zext_ln127_48, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 244 'mul' 'mul_ln127_58' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 245 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_59 = mul i21 %zext_ln127_50, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 245 'mul' 'mul_ln127_59' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 246 [1/1] (2.39ns) (grouped into DSP with root node mul_ln127_60)   --->   "%add_ln127_65 = add i10 %zext_ln121_1, i10 508" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 246 'add' 'add_ln127_65' <Predicate = (!icmp_ln119)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (0.00ns) (grouped into DSP with root node mul_ln127_60)   --->   "%zext_ln127_53 = zext i10 %add_ln127_65" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 247 'zext' 'zext_ln127_53' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 248 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_60 = mul i21 %zext_ln127_53, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 248 'mul' 'mul_ln127_60' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.87>
ST_5 : Operation 249 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_94 = load i14 %Weights_addr_94" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 249 'load' 'Weights_load_94' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 250 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_95 = load i14 %Weights_addr_95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 250 'load' 'Weights_load_95' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 251 [1/1] (0.79ns)   --->   "%arrayidx32_sum_1_3 = add i11 %empty, i11 612" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 251 'add' 'arrayidx32_sum_1_3' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%arrayidx32_sum_1_3_cast = zext i11 %arrayidx32_sum_1_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 252 'zext' 'arrayidx32_sum_1_3_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%Weights_addr_96 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_1_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 253 'getelementptr' 'Weights_addr_96' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 254 [2/2] (1.23ns)   --->   "%Weights_load_96 = load i14 %Weights_addr_96" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 254 'load' 'Weights_load_96' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 255 [1/1] (0.79ns)   --->   "%arrayidx32_sum_1_4 = add i11 %empty, i11 613" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 255 'add' 'arrayidx32_sum_1_4' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%arrayidx32_sum_1_4_cast = zext i11 %arrayidx32_sum_1_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 256 'zext' 'arrayidx32_sum_1_4_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%Weights_addr_97 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_1_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 257 'getelementptr' 'Weights_addr_97' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 258 [2/2] (1.23ns)   --->   "%Weights_load_97 = load i14 %Weights_addr_97" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 258 'load' 'Weights_load_97' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 259 [7/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 259 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_4 = load i8 %OutPadConv4_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 260 'load' 'OutPadConv4_load_4' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 261 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_4 = load i8 %OutPadConv4_1_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 261 'load' 'OutPadConv4_1_load_4' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 262 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_4 = load i8 %OutPadConv4_2_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 262 'load' 'OutPadConv4_2_load_4' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 263 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_5 = load i8 %OutPadConv4_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 263 'load' 'OutPadConv4_load_5' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 264 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_5 = load i8 %OutPadConv4_1_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 264 'load' 'OutPadConv4_1_load_5' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 265 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_5 = load i8 %OutPadConv4_2_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 265 'load' 'OutPadConv4_2_load_5' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln127_9 = zext i7 %tmp_169" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 266 'zext' 'zext_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_6 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 267 'getelementptr' 'OutPadConv4_addr_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_6 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 268 'getelementptr' 'OutPadConv4_1_addr_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_6 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 269 'getelementptr' 'OutPadConv4_2_addr_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 270 [2/2] (1.23ns)   --->   "%OutPadConv4_load_6 = load i8 %OutPadConv4_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 270 'load' 'OutPadConv4_load_6' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 271 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_6 = load i8 %OutPadConv4_1_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 271 'load' 'OutPadConv4_1_load_6' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 272 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_6 = load i8 %OutPadConv4_2_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 272 'load' 'OutPadConv4_2_load_6' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln127_11 = zext i7 %tmp_170" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 273 'zext' 'zext_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_7 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 274 'getelementptr' 'OutPadConv4_addr_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_7 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 275 'getelementptr' 'OutPadConv4_1_addr_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_7 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 276 'getelementptr' 'OutPadConv4_2_addr_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 277 [2/2] (1.23ns)   --->   "%OutPadConv4_load_7 = load i8 %OutPadConv4_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 277 'load' 'OutPadConv4_load_7' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 278 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_7 = load i8 %OutPadConv4_1_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 278 'load' 'OutPadConv4_1_load_7' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 279 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_7 = load i8 %OutPadConv4_2_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 279 'load' 'OutPadConv4_2_load_7' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_5 : Operation 280 [1/1] (0.76ns)   --->   "%add_ln127_20 = add i8 %zext_ln121_3, i8 169" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 280 'add' 'add_ln127_20' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln127_16 = zext i8 %add_ln127_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 281 'zext' 'zext_ln127_16' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (2.11ns)   --->   "%mul_ln127_46 = mul i17 %zext_ln127_16, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 282 'mul' 'mul_ln127_46' <Predicate = (!icmp_ln119)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_46, i32 10, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 283 'partselect' 'tmp_172' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 284 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln127_49 = mul i19 %zext_ln127_24, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 284 'mul' 'mul_ln127_49' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_49, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 285 'partselect' 'tmp_175' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 286 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln127_50 = mul i19 %zext_ln127_26, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 286 'mul' 'mul_ln127_50' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_50, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 287 'partselect' 'tmp_176' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 288 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_58 = mul i21 %zext_ln127_48, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 288 'mul' 'mul_ln127_58' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 289 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_59 = mul i21 %zext_ln127_50, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 289 'mul' 'mul_ln127_59' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 290 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_60 = mul i21 %zext_ln127_53, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 290 'mul' 'mul_ln127_60' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.87>
ST_6 : Operation 291 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_96 = load i14 %Weights_addr_96" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 291 'load' 'Weights_load_96' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 292 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_97 = load i14 %Weights_addr_97" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 292 'load' 'Weights_load_97' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 293 [1/1] (0.79ns)   --->   "%arrayidx32_sum_2 = add i11 %empty, i11 614" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 293 'add' 'arrayidx32_sum_2' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%arrayidx32_sum_2_cast = zext i11 %arrayidx32_sum_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 294 'zext' 'arrayidx32_sum_2_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%Weights_addr_98 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 295 'getelementptr' 'Weights_addr_98' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 296 [2/2] (1.23ns)   --->   "%Weights_load_98 = load i14 %Weights_addr_98" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 296 'load' 'Weights_load_98' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 297 [1/1] (0.79ns)   --->   "%arrayidx32_sum_2_1 = add i11 %empty, i11 615" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 297 'add' 'arrayidx32_sum_2_1' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%arrayidx32_sum_2_1_cast = zext i11 %arrayidx32_sum_2_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 298 'zext' 'arrayidx32_sum_2_1_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%Weights_addr_99 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_2_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 299 'getelementptr' 'Weights_addr_99' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 300 [2/2] (1.23ns)   --->   "%Weights_load_99 = load i14 %Weights_addr_99" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 300 'load' 'Weights_load_99' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 301 [6/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 301 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_6 = load i8 %OutPadConv4_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 302 'load' 'OutPadConv4_load_6' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 303 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_6 = load i8 %OutPadConv4_1_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 303 'load' 'OutPadConv4_1_load_6' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 304 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_6 = load i8 %OutPadConv4_2_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 304 'load' 'OutPadConv4_2_load_6' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 305 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_7 = load i8 %OutPadConv4_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 305 'load' 'OutPadConv4_load_7' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 306 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_7 = load i8 %OutPadConv4_1_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 306 'load' 'OutPadConv4_1_load_7' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 307 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_7 = load i8 %OutPadConv4_2_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 307 'load' 'OutPadConv4_2_load_7' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 308 [1/1] (0.78ns)   --->   "%add_ln127_14 = add i6 %tmp_165, i6 29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 308 'add' 'add_ln127_14' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln127_12 = zext i6 %add_ln127_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 309 'zext' 'zext_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_8 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 310 'getelementptr' 'OutPadConv4_addr_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_8 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 311 'getelementptr' 'OutPadConv4_1_addr_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_8 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 312 'getelementptr' 'OutPadConv4_2_addr_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 313 [2/2] (1.23ns)   --->   "%OutPadConv4_load_8 = load i8 %OutPadConv4_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 313 'load' 'OutPadConv4_load_8' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 314 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_8 = load i8 %OutPadConv4_1_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 314 'load' 'OutPadConv4_1_load_8' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 315 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_8 = load i8 %OutPadConv4_2_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 315 'load' 'OutPadConv4_2_load_8' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln127_14 = zext i7 %tmp_171" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 316 'zext' 'zext_ln127_14' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_9 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 317 'getelementptr' 'OutPadConv4_addr_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_9 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 318 'getelementptr' 'OutPadConv4_1_addr_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_9 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 319 'getelementptr' 'OutPadConv4_2_addr_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 320 [2/2] (1.23ns)   --->   "%OutPadConv4_load_9 = load i8 %OutPadConv4_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 320 'load' 'OutPadConv4_load_9' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 321 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_9 = load i8 %OutPadConv4_1_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 321 'load' 'OutPadConv4_1_load_9' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 322 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_9 = load i8 %OutPadConv4_2_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 322 'load' 'OutPadConv4_2_load_9' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_6 : Operation 323 [1/1] (0.76ns)   --->   "%add_ln127_22 = add i8 %zext_ln121_3, i8 170" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 323 'add' 'add_ln127_22' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln127_18 = zext i8 %add_ln127_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 324 'zext' 'zext_ln127_18' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (2.11ns)   --->   "%mul_ln127_47 = mul i17 %zext_ln127_18, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 325 'mul' 'mul_ln127_47' <Predicate = (!icmp_ln119)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_47, i32 10, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 326 'partselect' 'tmp_173' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 327 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln127_58 = mul i21 %zext_ln127_48, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 327 'mul' 'mul_ln127_58' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_58, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 328 'partselect' 'tmp_196' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 329 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln127_59 = mul i21 %zext_ln127_50, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 329 'mul' 'mul_ln127_59' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_59, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 330 'partselect' 'tmp_198' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 331 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln127_60 = mul i21 %zext_ln127_53, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 331 'mul' 'mul_ln127_60' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.87>
ST_7 : Operation 332 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_98 = load i14 %Weights_addr_98" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 332 'load' 'Weights_load_98' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 333 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_99 = load i14 %Weights_addr_99" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 333 'load' 'Weights_load_99' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 334 [1/1] (0.79ns)   --->   "%arrayidx32_sum_2_2 = add i11 %empty, i11 616" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 334 'add' 'arrayidx32_sum_2_2' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%arrayidx32_sum_2_2_cast = zext i11 %arrayidx32_sum_2_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 335 'zext' 'arrayidx32_sum_2_2_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "%Weights_addr_100 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_2_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 336 'getelementptr' 'Weights_addr_100' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 337 [2/2] (1.23ns)   --->   "%Weights_load_100 = load i14 %Weights_addr_100" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 337 'load' 'Weights_load_100' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 338 [1/1] (0.79ns)   --->   "%arrayidx32_sum_2_3 = add i11 %empty, i11 617" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 338 'add' 'arrayidx32_sum_2_3' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%arrayidx32_sum_2_3_cast = zext i11 %arrayidx32_sum_2_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 339 'zext' 'arrayidx32_sum_2_3_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%Weights_addr_101 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_2_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 340 'getelementptr' 'Weights_addr_101' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 341 [2/2] (1.23ns)   --->   "%Weights_load_101 = load i14 %Weights_addr_101" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 341 'load' 'Weights_load_101' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln121_7 = zext i6 %tmp_165" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 342 'zext' 'zext_ln121_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 343 [5/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 343 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 344 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_8 = load i8 %OutPadConv4_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 344 'load' 'OutPadConv4_load_8' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 345 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_8 = load i8 %OutPadConv4_1_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 345 'load' 'OutPadConv4_1_load_8' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 346 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_8 = load i8 %OutPadConv4_2_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 346 'load' 'OutPadConv4_2_load_8' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 347 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_9 = load i8 %OutPadConv4_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 347 'load' 'OutPadConv4_load_9' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 348 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_9 = load i8 %OutPadConv4_1_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 348 'load' 'OutPadConv4_1_load_9' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 349 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_9 = load i8 %OutPadConv4_2_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 349 'load' 'OutPadConv4_2_load_9' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 350 [1/1] (0.77ns)   --->   "%add_ln127_18 = add i7 %zext_ln121_7, i7 56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 350 'add' 'add_ln127_18' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln127_15 = zext i7 %add_ln127_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 351 'zext' 'zext_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_10 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 352 'getelementptr' 'OutPadConv4_addr_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_10 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 353 'getelementptr' 'OutPadConv4_1_addr_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_10 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 354 'getelementptr' 'OutPadConv4_2_addr_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 355 [2/2] (1.23ns)   --->   "%OutPadConv4_load_10 = load i8 %OutPadConv4_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 355 'load' 'OutPadConv4_load_10' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 356 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_10 = load i8 %OutPadConv4_1_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 356 'load' 'OutPadConv4_1_load_10' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 357 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_10 = load i8 %OutPadConv4_2_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 357 'load' 'OutPadConv4_2_load_10' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln127_17 = zext i7 %tmp_172" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 358 'zext' 'zext_ln127_17' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_11 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 359 'getelementptr' 'OutPadConv4_addr_11' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_11 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 360 'getelementptr' 'OutPadConv4_1_addr_11' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_11 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 361 'getelementptr' 'OutPadConv4_2_addr_11' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 362 [2/2] (1.23ns)   --->   "%OutPadConv4_load_11 = load i8 %OutPadConv4_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 362 'load' 'OutPadConv4_load_11' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 363 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_11 = load i8 %OutPadConv4_1_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 363 'load' 'OutPadConv4_1_load_11' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 364 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_11 = load i8 %OutPadConv4_2_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 364 'load' 'OutPadConv4_2_load_11' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_7 : Operation 365 [1/1] (0.76ns)   --->   "%add_ln127_26 = add i8 %zext_ln121_3, i8 172" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 365 'add' 'add_ln127_26' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln127_21 = zext i8 %add_ln127_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 366 'zext' 'zext_ln127_21' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (2.11ns)   --->   "%mul_ln127_48 = mul i17 %zext_ln127_21, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 367 'mul' 'mul_ln127_48' <Predicate = (!icmp_ln119)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_48, i32 10, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 368 'partselect' 'tmp_174' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 369 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln127_60 = mul i21 %zext_ln127_53, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 369 'mul' 'mul_ln127_60' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_60, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 370 'partselect' 'tmp_201' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.14>
ST_8 : Operation 371 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_100 = load i14 %Weights_addr_100" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 371 'load' 'Weights_load_100' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 372 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_101 = load i14 %Weights_addr_101" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 372 'load' 'Weights_load_101' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 373 [1/1] (0.79ns)   --->   "%arrayidx32_sum_2_4 = add i11 %empty, i11 618" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 373 'add' 'arrayidx32_sum_2_4' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 374 [1/1] (0.00ns)   --->   "%arrayidx32_sum_2_4_cast = zext i11 %arrayidx32_sum_2_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 374 'zext' 'arrayidx32_sum_2_4_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%Weights_addr_102 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_2_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 375 'getelementptr' 'Weights_addr_102' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 376 [2/2] (1.23ns)   --->   "%Weights_load_102 = load i14 %Weights_addr_102" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 376 'load' 'Weights_load_102' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 377 [1/1] (0.79ns)   --->   "%arrayidx32_sum_3 = add i11 %empty, i11 619" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 377 'add' 'arrayidx32_sum_3' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [1/1] (0.00ns)   --->   "%arrayidx32_sum_3_cast = zext i11 %arrayidx32_sum_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 378 'zext' 'arrayidx32_sum_3_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 379 [1/1] (0.00ns)   --->   "%Weights_addr_103 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 379 'getelementptr' 'Weights_addr_103' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 380 [2/2] (1.23ns)   --->   "%Weights_load_103 = load i14 %Weights_addr_103" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 380 'load' 'Weights_load_103' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 381 [4/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 381 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 382 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_10 = load i8 %OutPadConv4_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 382 'load' 'OutPadConv4_load_10' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 383 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_10 = load i8 %OutPadConv4_1_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 383 'load' 'OutPadConv4_1_load_10' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 384 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_10 = load i8 %OutPadConv4_2_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 384 'load' 'OutPadConv4_2_load_10' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 385 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_11 = load i8 %OutPadConv4_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 385 'load' 'OutPadConv4_load_11' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 386 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_11 = load i8 %OutPadConv4_1_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 386 'load' 'OutPadConv4_1_load_11' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 387 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_11 = load i8 %OutPadConv4_2_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 387 'load' 'OutPadConv4_2_load_11' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln127_19 = zext i7 %tmp_173" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 388 'zext' 'zext_ln127_19' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_12 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 389 'getelementptr' 'OutPadConv4_addr_12' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_12 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 390 'getelementptr' 'OutPadConv4_1_addr_12' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_12 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 391 'getelementptr' 'OutPadConv4_2_addr_12' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 392 [2/2] (1.23ns)   --->   "%OutPadConv4_load_12 = load i8 %OutPadConv4_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 392 'load' 'OutPadConv4_load_12' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 393 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_12 = load i8 %OutPadConv4_1_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 393 'load' 'OutPadConv4_1_load_12' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 394 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_12 = load i8 %OutPadConv4_2_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 394 'load' 'OutPadConv4_2_load_12' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 395 [1/1] (0.77ns)   --->   "%add_ln127_24 = add i7 %zext_ln121_7, i7 57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 395 'add' 'add_ln127_24' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln127_20 = zext i7 %add_ln127_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 396 'zext' 'zext_ln127_20' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_13 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 397 'getelementptr' 'OutPadConv4_addr_13' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_13 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 398 'getelementptr' 'OutPadConv4_1_addr_13' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_13 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 399 'getelementptr' 'OutPadConv4_2_addr_13' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 400 [2/2] (1.23ns)   --->   "%OutPadConv4_load_13 = load i8 %OutPadConv4_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 400 'load' 'OutPadConv4_load_13' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 401 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_13 = load i8 %OutPadConv4_1_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 401 'load' 'OutPadConv4_1_load_13' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 402 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_13 = load i8 %OutPadConv4_2_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 402 'load' 'OutPadConv4_2_load_13' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln127_30_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln121_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 403 'bitconcatenate' 'zext_ln127_30_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln127_29 = zext i9 %zext_ln127_30_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 404 'zext' 'zext_ln127_29' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (2.14ns)   --->   "%mul_ln127_51 = mul i19 %zext_ln127_29, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 405 'mul' 'mul_ln127_51' <Predicate = (!icmp_ln119)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_51, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 406 'partselect' 'tmp_177' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 407 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_102 = load i14 %Weights_addr_102" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 407 'load' 'Weights_load_102' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 408 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_103 = load i14 %Weights_addr_103" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 408 'load' 'Weights_load_103' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 409 [1/1] (0.79ns)   --->   "%arrayidx32_sum_3_1 = add i11 %empty, i11 620" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 409 'add' 'arrayidx32_sum_3_1' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [1/1] (0.00ns)   --->   "%arrayidx32_sum_3_1_cast = zext i11 %arrayidx32_sum_3_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 410 'zext' 'arrayidx32_sum_3_1_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%Weights_addr_104 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_3_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 411 'getelementptr' 'Weights_addr_104' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 412 [2/2] (1.23ns)   --->   "%Weights_load_104 = load i14 %Weights_addr_104" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 412 'load' 'Weights_load_104' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 413 [1/1] (0.79ns)   --->   "%arrayidx32_sum_3_2 = add i11 %empty, i11 621" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 413 'add' 'arrayidx32_sum_3_2' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%arrayidx32_sum_3_2_cast = zext i11 %arrayidx32_sum_3_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 414 'zext' 'arrayidx32_sum_3_2_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%Weights_addr_105 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_3_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 415 'getelementptr' 'Weights_addr_105' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 416 [2/2] (1.23ns)   --->   "%Weights_load_105 = load i14 %Weights_addr_105" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 416 'load' 'Weights_load_105' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 417 [3/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 417 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_12 = load i8 %OutPadConv4_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 418 'load' 'OutPadConv4_load_12' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 419 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_12 = load i8 %OutPadConv4_1_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 419 'load' 'OutPadConv4_1_load_12' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 420 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_12 = load i8 %OutPadConv4_2_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 420 'load' 'OutPadConv4_2_load_12' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 421 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_13 = load i8 %OutPadConv4_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 421 'load' 'OutPadConv4_load_13' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 422 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_13 = load i8 %OutPadConv4_1_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 422 'load' 'OutPadConv4_1_load_13' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 423 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_13 = load i8 %OutPadConv4_2_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 423 'load' 'OutPadConv4_2_load_13' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln127_22 = zext i7 %tmp_174" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 424 'zext' 'zext_ln127_22' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_14 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 425 'getelementptr' 'OutPadConv4_addr_14' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_14 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 426 'getelementptr' 'OutPadConv4_1_addr_14' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_14 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 427 'getelementptr' 'OutPadConv4_2_addr_14' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 428 [2/2] (1.23ns)   --->   "%OutPadConv4_load_14 = load i8 %OutPadConv4_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 428 'load' 'OutPadConv4_load_14' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 429 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_14 = load i8 %OutPadConv4_1_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 429 'load' 'OutPadConv4_1_load_14' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 430 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_14 = load i8 %OutPadConv4_2_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 430 'load' 'OutPadConv4_2_load_14' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 431 [1/1] (0.77ns)   --->   "%add_ln127_28 = add i7 %zext_ln121_7, i7 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 431 'add' 'add_ln127_28' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln127_23 = zext i7 %add_ln127_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 432 'zext' 'zext_ln127_23' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_15 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 433 'getelementptr' 'OutPadConv4_addr_15' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_15 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 434 'getelementptr' 'OutPadConv4_1_addr_15' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_15 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 435 'getelementptr' 'OutPadConv4_2_addr_15' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 436 [2/2] (1.23ns)   --->   "%OutPadConv4_load_15 = load i8 %OutPadConv4_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 436 'load' 'OutPadConv4_load_15' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 437 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_15 = load i8 %OutPadConv4_1_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 437 'load' 'OutPadConv4_1_load_15' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 438 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_15 = load i8 %OutPadConv4_2_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 438 'load' 'OutPadConv4_2_load_15' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_9 : Operation 439 [1/1] (0.77ns)   --->   "%add_ln127_39 = add i9 %zext_ln121_2, i9 337" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 439 'add' 'add_ln127_39' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln127_32 = zext i9 %add_ln127_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 440 'zext' 'zext_ln127_32' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 441 [1/1] (2.14ns)   --->   "%mul_ln127_52 = mul i19 %zext_ln127_32, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 441 'mul' 'mul_ln127_52' <Predicate = (!icmp_ln119)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_52, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 442 'partselect' 'tmp_180' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.91>
ST_10 : Operation 443 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_104 = load i14 %Weights_addr_104" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 443 'load' 'Weights_load_104' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 444 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_105 = load i14 %Weights_addr_105" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 444 'load' 'Weights_load_105' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 445 [1/1] (0.79ns)   --->   "%arrayidx32_sum_3_3 = add i11 %empty, i11 622" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 445 'add' 'arrayidx32_sum_3_3' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [1/1] (0.00ns)   --->   "%arrayidx32_sum_3_3_cast = zext i11 %arrayidx32_sum_3_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 446 'zext' 'arrayidx32_sum_3_3_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 447 [1/1] (0.00ns)   --->   "%Weights_addr_106 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_3_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 447 'getelementptr' 'Weights_addr_106' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 448 [2/2] (1.23ns)   --->   "%Weights_load_106 = load i14 %Weights_addr_106" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 448 'load' 'Weights_load_106' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 449 [1/1] (0.79ns)   --->   "%arrayidx32_sum_3_4 = add i11 %empty, i11 623" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 449 'add' 'arrayidx32_sum_3_4' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 450 [1/1] (0.00ns)   --->   "%arrayidx32_sum_3_4_cast = zext i11 %arrayidx32_sum_3_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 450 'zext' 'arrayidx32_sum_3_4_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 451 [1/1] (0.00ns)   --->   "%Weights_addr_107 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_3_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 451 'getelementptr' 'Weights_addr_107' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 452 [2/2] (1.23ns)   --->   "%Weights_load_107 = load i14 %Weights_addr_107" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 452 'load' 'Weights_load_107' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 453 [2/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 453 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 454 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_14 = load i8 %OutPadConv4_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 454 'load' 'OutPadConv4_load_14' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 455 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_14 = load i8 %OutPadConv4_1_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 455 'load' 'OutPadConv4_1_load_14' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 456 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_14 = load i8 %OutPadConv4_2_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 456 'load' 'OutPadConv4_2_load_14' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 457 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_15 = load i8 %OutPadConv4_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 457 'load' 'OutPadConv4_load_15' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 458 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_15 = load i8 %OutPadConv4_1_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 458 'load' 'OutPadConv4_1_load_15' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 459 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_15 = load i8 %OutPadConv4_2_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 459 'load' 'OutPadConv4_2_load_15' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln127_25 = zext i8 %tmp_175" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 460 'zext' 'zext_ln127_25' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 461 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_16 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 461 'getelementptr' 'OutPadConv4_addr_16' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 462 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_16 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 462 'getelementptr' 'OutPadConv4_1_addr_16' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_16 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 463 'getelementptr' 'OutPadConv4_2_addr_16' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 464 [2/2] (1.23ns)   --->   "%OutPadConv4_load_16 = load i8 %OutPadConv4_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 464 'load' 'OutPadConv4_load_16' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 465 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_16 = load i8 %OutPadConv4_1_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 465 'load' 'OutPadConv4_1_load_16' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 466 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_16 = load i8 %OutPadConv4_2_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 466 'load' 'OutPadConv4_2_load_16' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln127_27 = zext i8 %tmp_176" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 467 'zext' 'zext_ln127_27' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_17 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 468 'getelementptr' 'OutPadConv4_addr_17' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_17 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 469 'getelementptr' 'OutPadConv4_1_addr_17' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_17 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 470 'getelementptr' 'OutPadConv4_2_addr_17' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 471 [2/2] (1.23ns)   --->   "%OutPadConv4_load_17 = load i8 %OutPadConv4_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 471 'load' 'OutPadConv4_load_17' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 472 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_17 = load i8 %OutPadConv4_1_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 472 'load' 'OutPadConv4_1_load_17' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 473 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_17 = load i8 %OutPadConv4_2_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 473 'load' 'OutPadConv4_2_load_17' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_10 : Operation 474 [1/1] (0.77ns)   --->   "%add_ln127_41 = add i9 %zext_ln121_2, i9 338" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 474 'add' 'add_ln127_41' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln127_34 = zext i9 %add_ln127_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 475 'zext' 'zext_ln127_34' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 476 [1/1] (2.14ns)   --->   "%mul_ln127_53 = mul i19 %zext_ln127_34, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 476 'mul' 'mul_ln127_53' <Predicate = (!icmp_ln119)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_53, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 477 'partselect' 'tmp_182' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.42>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln127_2 = sext i16 %Weights_load_88" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 478 'sext' 'sext_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln127_4 = sext i16 %Weights_load_89" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 479 'sext' 'sext_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 480 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_106 = load i14 %Weights_addr_106" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 480 'load' 'Weights_load_106' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 481 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_107 = load i14 %Weights_addr_107" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 481 'load' 'Weights_load_107' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 482 [1/1] (0.79ns)   --->   "%arrayidx32_sum_4 = add i11 %empty, i11 624" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 482 'add' 'arrayidx32_sum_4' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 483 [1/1] (0.00ns)   --->   "%arrayidx32_sum_4_cast = zext i11 %arrayidx32_sum_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 483 'zext' 'arrayidx32_sum_4_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 484 [1/1] (0.00ns)   --->   "%Weights_addr_108 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 484 'getelementptr' 'Weights_addr_108' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 485 [2/2] (1.23ns)   --->   "%Weights_load_108 = load i14 %Weights_addr_108" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 485 'load' 'Weights_load_108' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 486 [1/1] (0.79ns)   --->   "%arrayidx32_sum_4_1 = add i11 %empty, i11 625" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 486 'add' 'arrayidx32_sum_4_1' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 487 [1/1] (0.00ns)   --->   "%arrayidx32_sum_4_1_cast = zext i11 %arrayidx32_sum_4_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 487 'zext' 'arrayidx32_sum_4_1_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 488 [1/1] (0.00ns)   --->   "%Weights_addr_109 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_4_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 488 'getelementptr' 'Weights_addr_109' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 489 [2/2] (1.23ns)   --->   "%Weights_load_109 = load i14 %Weights_addr_109" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 489 'load' 'Weights_load_109' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 490 [1/11] (1.61ns)   --->   "%urem_ln121 = urem i7 %select_ln119, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 490 'urem' 'urem_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i2 %urem_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 491 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 492 [1/1] (0.42ns)   --->   "%tmp_59 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load, i2 1, i16 %OutPadConv4_1_load, i2 2, i16 %OutPadConv4_2_load, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 492 'sparsemux' 'tmp_59' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i16 %tmp_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 493 'sext' 'sext_ln127' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 494 [1/1] (2.38ns)   --->   "%mul_ln127 = mul i24 %sext_ln127, i24 %sext_ln127_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 494 'mul' 'mul_ln127' <Predicate = (!icmp_ln119)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 495 [1/1] (0.42ns)   --->   "%tmp_60 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_1, i2 0, i16 %OutPadConv4_1_load_1, i2 1, i16 %OutPadConv4_2_load_1, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 495 'sparsemux' 'tmp_60' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i16 %tmp_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 496 'sext' 'sext_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 497 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_1)   --->   "%mul_ln127_1 = mul i24 %sext_ln127_1, i24 %sext_ln127_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 497 'mul' 'mul_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln127, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 498 'partselect' 'tmp_145' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 499 [1/1] (0.42ns)   --->   "%tmp_61 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_2, i2 2, i16 %OutPadConv4_1_load_2, i2 0, i16 %OutPadConv4_2_load_2, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 499 'sparsemux' 'tmp_61' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 500 [1/1] (0.42ns)   --->   "%tmp_62 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_3, i2 1, i16 %OutPadConv4_1_load_3, i2 2, i16 %OutPadConv4_2_load_3, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 500 'sparsemux' 'tmp_62' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 501 [1/1] (0.42ns)   --->   "%tmp_63 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_4, i2 0, i16 %OutPadConv4_1_load_4, i2 1, i16 %OutPadConv4_2_load_4, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 501 'sparsemux' 'tmp_63' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 502 [1/1] (0.42ns)   --->   "%tmp_64 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_5, i2 1, i16 %OutPadConv4_1_load_5, i2 2, i16 %OutPadConv4_2_load_5, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 502 'sparsemux' 'tmp_64' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 503 [1/1] (0.42ns)   --->   "%tmp_65 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_6, i2 0, i16 %OutPadConv4_1_load_6, i2 1, i16 %OutPadConv4_2_load_6, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 503 'sparsemux' 'tmp_65' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 504 [1/1] (0.42ns)   --->   "%tmp_66 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_7, i2 2, i16 %OutPadConv4_1_load_7, i2 0, i16 %OutPadConv4_2_load_7, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 504 'sparsemux' 'tmp_66' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 505 [1/1] (0.42ns)   --->   "%tmp_67 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_8, i2 1, i16 %OutPadConv4_1_load_8, i2 2, i16 %OutPadConv4_2_load_8, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 505 'sparsemux' 'tmp_67' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 506 [1/1] (0.42ns)   --->   "%tmp_68 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_9, i2 0, i16 %OutPadConv4_1_load_9, i2 1, i16 %OutPadConv4_2_load_9, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 506 'sparsemux' 'tmp_68' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 507 [1/1] (0.42ns)   --->   "%tmp_69 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_10, i2 1, i16 %OutPadConv4_1_load_10, i2 2, i16 %OutPadConv4_2_load_10, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 507 'sparsemux' 'tmp_69' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 508 [1/1] (0.42ns)   --->   "%tmp_70 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_11, i2 0, i16 %OutPadConv4_1_load_11, i2 1, i16 %OutPadConv4_2_load_11, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 508 'sparsemux' 'tmp_70' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 509 [1/1] (0.42ns)   --->   "%tmp_71 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_12, i2 2, i16 %OutPadConv4_1_load_12, i2 0, i16 %OutPadConv4_2_load_12, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 509 'sparsemux' 'tmp_71' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 510 [1/1] (0.42ns)   --->   "%tmp_72 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_13, i2 1, i16 %OutPadConv4_1_load_13, i2 2, i16 %OutPadConv4_2_load_13, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 510 'sparsemux' 'tmp_72' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 511 [1/1] (0.42ns)   --->   "%tmp_73 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_14, i2 0, i16 %OutPadConv4_1_load_14, i2 1, i16 %OutPadConv4_2_load_14, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 511 'sparsemux' 'tmp_73' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 512 [1/1] (0.42ns)   --->   "%tmp_74 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_15, i2 1, i16 %OutPadConv4_1_load_15, i2 2, i16 %OutPadConv4_2_load_15, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 512 'sparsemux' 'tmp_74' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 513 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_16 = load i8 %OutPadConv4_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 513 'load' 'OutPadConv4_load_16' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 514 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_16 = load i8 %OutPadConv4_1_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 514 'load' 'OutPadConv4_1_load_16' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 515 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_16 = load i8 %OutPadConv4_2_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 515 'load' 'OutPadConv4_2_load_16' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 516 [1/1] (0.42ns)   --->   "%tmp_75 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_16, i2 0, i16 %OutPadConv4_1_load_16, i2 1, i16 %OutPadConv4_2_load_16, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 516 'sparsemux' 'tmp_75' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 517 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_17 = load i8 %OutPadConv4_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 517 'load' 'OutPadConv4_load_17' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 518 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_17 = load i8 %OutPadConv4_1_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 518 'load' 'OutPadConv4_1_load_17' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 519 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_17 = load i8 %OutPadConv4_2_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 519 'load' 'OutPadConv4_2_load_17' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 520 [1/1] (0.42ns)   --->   "%tmp_76 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_17, i2 2, i16 %OutPadConv4_1_load_17, i2 0, i16 %OutPadConv4_2_load_17, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 520 'sparsemux' 'tmp_76' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 521 [1/1] (0.77ns)   --->   "%add_ln127_34 = add i7 %zext_ln121_7, i7 85" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 521 'add' 'add_ln127_34' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln127_28 = zext i7 %add_ln127_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 522 'zext' 'zext_ln127_28' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 523 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_18 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 523 'getelementptr' 'OutPadConv4_addr_18' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_18 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 524 'getelementptr' 'OutPadConv4_1_addr_18' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_18 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 525 'getelementptr' 'OutPadConv4_2_addr_18' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 526 [2/2] (1.23ns)   --->   "%OutPadConv4_load_18 = load i8 %OutPadConv4_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 526 'load' 'OutPadConv4_load_18' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 527 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_18 = load i8 %OutPadConv4_1_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 527 'load' 'OutPadConv4_1_load_18' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 528 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_18 = load i8 %OutPadConv4_2_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 528 'load' 'OutPadConv4_2_load_18' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln127_30 = zext i8 %tmp_177" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 529 'zext' 'zext_ln127_30' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_19 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 530 'getelementptr' 'OutPadConv4_addr_19' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_19 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 531 'getelementptr' 'OutPadConv4_1_addr_19' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_19 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 532 'getelementptr' 'OutPadConv4_2_addr_19' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 533 [2/2] (1.23ns)   --->   "%OutPadConv4_load_19 = load i8 %OutPadConv4_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 533 'load' 'OutPadConv4_load_19' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 534 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_19 = load i8 %OutPadConv4_1_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 534 'load' 'OutPadConv4_1_load_19' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 535 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_19 = load i8 %OutPadConv4_2_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 535 'load' 'OutPadConv4_2_load_19' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>

State 12 <SV = 11> <Delay = 2.91>
ST_12 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln127_6 = sext i16 %Weights_load_90" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 536 'sext' 'sext_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 537 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_108 = load i14 %Weights_addr_108" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 537 'load' 'Weights_load_108' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 538 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_109 = load i14 %Weights_addr_109" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 538 'load' 'Weights_load_109' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 539 [1/1] (0.79ns)   --->   "%arrayidx32_sum_4_2 = add i11 %empty, i11 626" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 539 'add' 'arrayidx32_sum_4_2' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%arrayidx32_sum_4_2_cast = zext i11 %arrayidx32_sum_4_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 540 'zext' 'arrayidx32_sum_4_2_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 541 [1/1] (0.00ns)   --->   "%Weights_addr_110 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_4_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 541 'getelementptr' 'Weights_addr_110' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 542 [2/2] (1.23ns)   --->   "%Weights_load_110 = load i14 %Weights_addr_110" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 542 'load' 'Weights_load_110' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln121_6 = zext i6 %tmp_165" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 543 'zext' 'zext_ln121_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 544 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_1)   --->   "%mul_ln127_1 = mul i24 %sext_ln127_1, i24 %sext_ln127_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 544 'mul' 'mul_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln127_3 = sext i16 %tmp_61" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 545 'sext' 'sext_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 546 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_3)   --->   "%mul_ln127_2 = mul i24 %sext_ln127_3, i24 %sext_ln127_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 546 'mul' 'mul_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 547 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_18 = load i8 %OutPadConv4_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 547 'load' 'OutPadConv4_load_18' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 548 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_18 = load i8 %OutPadConv4_1_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 548 'load' 'OutPadConv4_1_load_18' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 549 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_18 = load i8 %OutPadConv4_2_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 549 'load' 'OutPadConv4_2_load_18' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 550 [1/1] (0.42ns)   --->   "%tmp_77 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_18, i2 1, i16 %OutPadConv4_1_load_18, i2 2, i16 %OutPadConv4_2_load_18, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 550 'sparsemux' 'tmp_77' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 551 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_19 = load i8 %OutPadConv4_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 551 'load' 'OutPadConv4_load_19' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 552 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_19 = load i8 %OutPadConv4_1_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 552 'load' 'OutPadConv4_1_load_19' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 553 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_19 = load i8 %OutPadConv4_2_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 553 'load' 'OutPadConv4_2_load_19' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 554 [1/1] (0.42ns)   --->   "%tmp_78 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_19, i2 0, i16 %OutPadConv4_1_load_19, i2 1, i16 %OutPadConv4_2_load_19, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 554 'sparsemux' 'tmp_78' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 555 [1/1] (0.76ns)   --->   "%add_ln127_37 = add i8 %zext_ln121_6, i8 112" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 555 'add' 'add_ln127_37' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln127_31 = zext i8 %add_ln127_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 556 'zext' 'zext_ln127_31' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 557 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_20 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 557 'getelementptr' 'OutPadConv4_addr_20' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_20 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 558 'getelementptr' 'OutPadConv4_1_addr_20' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_12 : Operation 559 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_20 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 559 'getelementptr' 'OutPadConv4_2_addr_20' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_12 : Operation 560 [2/2] (1.23ns)   --->   "%OutPadConv4_load_20 = load i8 %OutPadConv4_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 560 'load' 'OutPadConv4_load_20' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 561 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_20 = load i8 %OutPadConv4_1_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 561 'load' 'OutPadConv4_1_load_20' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 562 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_20 = load i8 %OutPadConv4_2_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 562 'load' 'OutPadConv4_2_load_20' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln127_33 = zext i8 %tmp_180" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 563 'zext' 'zext_ln127_33' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_21 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 564 'getelementptr' 'OutPadConv4_addr_21' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_12 : Operation 565 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_21 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 565 'getelementptr' 'OutPadConv4_1_addr_21' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_12 : Operation 566 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_21 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 566 'getelementptr' 'OutPadConv4_2_addr_21' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_12 : Operation 567 [2/2] (1.23ns)   --->   "%OutPadConv4_load_21 = load i8 %OutPadConv4_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 567 'load' 'OutPadConv4_load_21' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 568 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_21 = load i8 %OutPadConv4_1_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 568 'load' 'OutPadConv4_1_load_21' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 569 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_21 = load i8 %OutPadConv4_2_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 569 'load' 'OutPadConv4_2_load_21' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_12 : Operation 570 [1/1] (0.77ns)   --->   "%add_ln127_45 = add i9 %zext_ln121_2, i9 340" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 570 'add' 'add_ln127_45' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln127_37 = zext i9 %add_ln127_45" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 571 'zext' 'zext_ln127_37' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 572 [1/1] (2.14ns)   --->   "%mul_ln127_54 = mul i19 %zext_ln127_37, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 572 'mul' 'mul_ln127_54' <Predicate = (!icmp_ln119)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_54, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 573 'partselect' 'tmp_185' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.90>
ST_13 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln127_8 = sext i16 %Weights_load_91" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 574 'sext' 'sext_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 575 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_110 = load i14 %Weights_addr_110" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 575 'load' 'Weights_load_110' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 576 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_1)   --->   "%mul_ln127_1 = mul i24 %sext_ln127_1, i24 %sext_ln127_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 576 'mul' 'mul_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 577 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_145, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 577 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 578 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_1 = add i24 %shl_ln4, i24 %mul_ln127_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 578 'add' 'add_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 579 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_3)   --->   "%mul_ln127_2 = mul i24 %sext_ln127_3, i24 %sext_ln127_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 579 'mul' 'mul_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln127_5 = sext i16 %tmp_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 580 'sext' 'sext_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 581 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_5)   --->   "%mul_ln127_3 = mul i24 %sext_ln127_5, i24 %sext_ln127_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 581 'mul' 'mul_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 582 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_20 = load i8 %OutPadConv4_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 582 'load' 'OutPadConv4_load_20' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 583 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_20 = load i8 %OutPadConv4_1_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 583 'load' 'OutPadConv4_1_load_20' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 584 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_20 = load i8 %OutPadConv4_2_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 584 'load' 'OutPadConv4_2_load_20' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 585 [1/1] (0.42ns)   --->   "%tmp_79 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_20, i2 1, i16 %OutPadConv4_1_load_20, i2 2, i16 %OutPadConv4_2_load_20, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 585 'sparsemux' 'tmp_79' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 586 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_21 = load i8 %OutPadConv4_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 586 'load' 'OutPadConv4_load_21' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 587 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_21 = load i8 %OutPadConv4_1_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 587 'load' 'OutPadConv4_1_load_21' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 588 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_21 = load i8 %OutPadConv4_2_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 588 'load' 'OutPadConv4_2_load_21' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 589 [1/1] (0.42ns)   --->   "%tmp_80 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_21, i2 0, i16 %OutPadConv4_1_load_21, i2 1, i16 %OutPadConv4_2_load_21, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 589 'sparsemux' 'tmp_80' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln127_35 = zext i8 %tmp_182" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 590 'zext' 'zext_ln127_35' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 591 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_22 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 591 'getelementptr' 'OutPadConv4_addr_22' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_22 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 592 'getelementptr' 'OutPadConv4_1_addr_22' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_22 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 593 'getelementptr' 'OutPadConv4_2_addr_22' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_13 : Operation 594 [2/2] (1.23ns)   --->   "%OutPadConv4_load_22 = load i8 %OutPadConv4_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 594 'load' 'OutPadConv4_load_22' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 595 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_22 = load i8 %OutPadConv4_1_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 595 'load' 'OutPadConv4_1_load_22' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 596 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_22 = load i8 %OutPadConv4_2_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 596 'load' 'OutPadConv4_2_load_22' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 597 [1/1] (0.76ns)   --->   "%add_ln127_43 = add i8 %zext_ln121_6, i8 113" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 597 'add' 'add_ln127_43' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln127_36 = zext i8 %add_ln127_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 598 'zext' 'zext_ln127_36' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 599 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_23 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 599 'getelementptr' 'OutPadConv4_addr_23' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_23 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 600 'getelementptr' 'OutPadConv4_1_addr_23' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_13 : Operation 601 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_23 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 601 'getelementptr' 'OutPadConv4_2_addr_23' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_13 : Operation 602 [2/2] (1.23ns)   --->   "%OutPadConv4_load_23 = load i8 %OutPadConv4_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 602 'load' 'OutPadConv4_load_23' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 603 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_23 = load i8 %OutPadConv4_1_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 603 'load' 'OutPadConv4_1_load_23' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 604 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_23 = load i8 %OutPadConv4_2_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 604 'load' 'OutPadConv4_2_load_23' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_13 : Operation 605 [1/1] (0.76ns)   --->   "%add_ln127_49 = add i8 %zext_ln121_3, i8 165" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 605 'add' 'add_ln127_49' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln127_80 = sext i8 %add_ln127_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 606 'sext' 'sext_ln127_80' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln127_40 = zext i9 %sext_ln127_80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 607 'zext' 'zext_ln127_40' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 608 [1/1] (2.14ns)   --->   "%mul_ln127_55 = mul i19 %zext_ln127_40, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 608 'mul' 'mul_ln127_55' <Predicate = (!icmp_ln119)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_55, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 609 'partselect' 'tmp_188' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.90>
ST_14 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln127_10 = sext i16 %Weights_load_92" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 610 'sext' 'sext_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 611 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_1 = add i24 %shl_ln4, i24 %mul_ln127_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 611 'add' 'add_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 612 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_3)   --->   "%mul_ln127_2 = mul i24 %sext_ln127_3, i24 %sext_ln127_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 612 'mul' 'mul_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_1, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 613 'partselect' 'tmp_146' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 614 [1/1] (0.00ns)   --->   "%shl_ln127_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_146, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 614 'bitconcatenate' 'shl_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 615 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_3 = add i24 %shl_ln127_1, i24 %mul_ln127_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 615 'add' 'add_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 616 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_5)   --->   "%mul_ln127_3 = mul i24 %sext_ln127_5, i24 %sext_ln127_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 616 'mul' 'mul_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln127_7 = sext i16 %tmp_63" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 617 'sext' 'sext_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 618 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_7)   --->   "%mul_ln127_4 = mul i24 %sext_ln127_7, i24 %sext_ln127_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 618 'mul' 'mul_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 619 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_22 = load i8 %OutPadConv4_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 619 'load' 'OutPadConv4_load_22' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 620 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_22 = load i8 %OutPadConv4_1_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 620 'load' 'OutPadConv4_1_load_22' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 621 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_22 = load i8 %OutPadConv4_2_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 621 'load' 'OutPadConv4_2_load_22' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 622 [1/1] (0.42ns)   --->   "%tmp_81 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_22, i2 2, i16 %OutPadConv4_1_load_22, i2 0, i16 %OutPadConv4_2_load_22, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 622 'sparsemux' 'tmp_81' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 623 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_23 = load i8 %OutPadConv4_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 623 'load' 'OutPadConv4_load_23' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 624 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_23 = load i8 %OutPadConv4_1_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 624 'load' 'OutPadConv4_1_load_23' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 625 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_23 = load i8 %OutPadConv4_2_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 625 'load' 'OutPadConv4_2_load_23' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 626 [1/1] (0.42ns)   --->   "%tmp_82 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_23, i2 1, i16 %OutPadConv4_1_load_23, i2 2, i16 %OutPadConv4_2_load_23, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 626 'sparsemux' 'tmp_82' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln127_38 = zext i8 %tmp_185" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 627 'zext' 'zext_ln127_38' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 628 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_24 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 628 'getelementptr' 'OutPadConv4_addr_24' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_14 : Operation 629 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_24 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 629 'getelementptr' 'OutPadConv4_1_addr_24' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_14 : Operation 630 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_24 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 630 'getelementptr' 'OutPadConv4_2_addr_24' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_14 : Operation 631 [2/2] (1.23ns)   --->   "%OutPadConv4_load_24 = load i8 %OutPadConv4_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 631 'load' 'OutPadConv4_load_24' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 632 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_24 = load i8 %OutPadConv4_1_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 632 'load' 'OutPadConv4_1_load_24' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 633 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_24 = load i8 %OutPadConv4_2_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 633 'load' 'OutPadConv4_2_load_24' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 634 [1/1] (0.76ns)   --->   "%add_ln127_47 = add i8 %zext_ln121_6, i8 140" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 634 'add' 'add_ln127_47' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln127_39 = zext i8 %add_ln127_47" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 635 'zext' 'zext_ln127_39' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 636 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_25 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 636 'getelementptr' 'OutPadConv4_addr_25' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_14 : Operation 637 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_25 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 637 'getelementptr' 'OutPadConv4_1_addr_25' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_14 : Operation 638 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_25 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 638 'getelementptr' 'OutPadConv4_2_addr_25' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_14 : Operation 639 [2/2] (1.23ns)   --->   "%OutPadConv4_load_25 = load i8 %OutPadConv4_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 639 'load' 'OutPadConv4_load_25' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 640 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_25 = load i8 %OutPadConv4_1_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 640 'load' 'OutPadConv4_1_load_25' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 641 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_25 = load i8 %OutPadConv4_2_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 641 'load' 'OutPadConv4_2_load_25' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_14 : Operation 642 [1/1] (0.76ns)   --->   "%add_ln127_51 = add i8 %zext_ln121_3, i8 166" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 642 'add' 'add_ln127_51' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln127_81 = sext i8 %add_ln127_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 643 'sext' 'sext_ln127_81' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln127_42 = zext i9 %sext_ln127_81" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 644 'zext' 'zext_ln127_42' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 645 [1/1] (2.14ns)   --->   "%mul_ln127_56 = mul i19 %zext_ln127_42, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 645 'mul' 'mul_ln127_56' <Predicate = (!icmp_ln119)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_56, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 646 'partselect' 'tmp_190' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.90>
ST_15 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln127_12 = sext i16 %Weights_load_93" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 647 'sext' 'sext_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 648 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_3 = add i24 %shl_ln127_1, i24 %mul_ln127_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 648 'add' 'add_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 649 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_5)   --->   "%mul_ln127_3 = mul i24 %sext_ln127_5, i24 %sext_ln127_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 649 'mul' 'mul_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_3, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 650 'partselect' 'tmp_147' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 651 [1/1] (0.00ns)   --->   "%shl_ln127_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_147, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 651 'bitconcatenate' 'shl_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 652 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_5 = add i24 %shl_ln127_2, i24 %mul_ln127_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 652 'add' 'add_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 653 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_7)   --->   "%mul_ln127_4 = mul i24 %sext_ln127_7, i24 %sext_ln127_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 653 'mul' 'mul_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln127_9 = sext i16 %tmp_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 654 'sext' 'sext_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 655 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_9)   --->   "%mul_ln127_5 = mul i24 %sext_ln127_9, i24 %sext_ln127_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 655 'mul' 'mul_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 656 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_24 = load i8 %OutPadConv4_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 656 'load' 'OutPadConv4_load_24' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 657 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_24 = load i8 %OutPadConv4_1_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 657 'load' 'OutPadConv4_1_load_24' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 658 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_24 = load i8 %OutPadConv4_2_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 658 'load' 'OutPadConv4_2_load_24' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 659 [1/1] (0.42ns)   --->   "%tmp_83 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_24, i2 0, i16 %OutPadConv4_1_load_24, i2 1, i16 %OutPadConv4_2_load_24, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 659 'sparsemux' 'tmp_83' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 660 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_25 = load i8 %OutPadConv4_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 660 'load' 'OutPadConv4_load_25' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 661 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_25 = load i8 %OutPadConv4_1_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 661 'load' 'OutPadConv4_1_load_25' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 662 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_25 = load i8 %OutPadConv4_2_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 662 'load' 'OutPadConv4_2_load_25' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 663 [1/1] (0.42ns)   --->   "%tmp_84 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_25, i2 1, i16 %OutPadConv4_1_load_25, i2 2, i16 %OutPadConv4_2_load_25, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 663 'sparsemux' 'tmp_84' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln127_41 = zext i8 %tmp_188" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 664 'zext' 'zext_ln127_41' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 665 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_26 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 665 'getelementptr' 'OutPadConv4_addr_26' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_15 : Operation 666 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_26 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 666 'getelementptr' 'OutPadConv4_1_addr_26' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_15 : Operation 667 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_26 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 667 'getelementptr' 'OutPadConv4_2_addr_26' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_15 : Operation 668 [2/2] (1.23ns)   --->   "%OutPadConv4_load_26 = load i8 %OutPadConv4_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 668 'load' 'OutPadConv4_load_26' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 669 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_26 = load i8 %OutPadConv4_1_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 669 'load' 'OutPadConv4_1_load_26' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 670 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_26 = load i8 %OutPadConv4_2_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 670 'load' 'OutPadConv4_2_load_26' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln127_43 = zext i8 %tmp_190" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 671 'zext' 'zext_ln127_43' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 672 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_27 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 672 'getelementptr' 'OutPadConv4_addr_27' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_15 : Operation 673 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_27 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 673 'getelementptr' 'OutPadConv4_1_addr_27' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_15 : Operation 674 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_27 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 674 'getelementptr' 'OutPadConv4_2_addr_27' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_15 : Operation 675 [2/2] (1.23ns)   --->   "%OutPadConv4_load_27 = load i8 %OutPadConv4_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 675 'load' 'OutPadConv4_load_27' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 676 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_27 = load i8 %OutPadConv4_1_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 676 'load' 'OutPadConv4_1_load_27' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 677 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_27 = load i8 %OutPadConv4_2_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 677 'load' 'OutPadConv4_2_load_27' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_15 : Operation 678 [1/1] (0.76ns)   --->   "%add_ln127_55 = add i8 %zext_ln121_3, i8 168" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 678 'add' 'add_ln127_55' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln127_82 = sext i8 %add_ln127_55" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 679 'sext' 'sext_ln127_82' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln127_45 = zext i9 %sext_ln127_82" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 680 'zext' 'zext_ln127_45' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 681 [1/1] (2.14ns)   --->   "%mul_ln127_57 = mul i19 %zext_ln127_45, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 681 'mul' 'mul_ln127_57' <Predicate = (!icmp_ln119)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_57, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 682 'partselect' 'tmp_193' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln127_14 = sext i16 %Weights_load_94" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 683 'sext' 'sext_ln127_14' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 684 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_5 = add i24 %shl_ln127_2, i24 %mul_ln127_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 684 'add' 'add_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 685 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_7)   --->   "%mul_ln127_4 = mul i24 %sext_ln127_7, i24 %sext_ln127_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 685 'mul' 'mul_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_5, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 686 'partselect' 'tmp_148' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 687 [1/1] (0.00ns)   --->   "%shl_ln127_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_148, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 687 'bitconcatenate' 'shl_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 688 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_7 = add i24 %shl_ln127_3, i24 %mul_ln127_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 688 'add' 'add_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 689 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_9)   --->   "%mul_ln127_5 = mul i24 %sext_ln127_9, i24 %sext_ln127_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 689 'mul' 'mul_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln127_11 = sext i16 %tmp_65" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 690 'sext' 'sext_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 691 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_11)   --->   "%mul_ln127_6 = mul i24 %sext_ln127_11, i24 %sext_ln127_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 691 'mul' 'mul_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 692 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_26 = load i8 %OutPadConv4_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 692 'load' 'OutPadConv4_load_26' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 693 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_26 = load i8 %OutPadConv4_1_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 693 'load' 'OutPadConv4_1_load_26' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 694 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_26 = load i8 %OutPadConv4_2_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 694 'load' 'OutPadConv4_2_load_26' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 695 [1/1] (0.42ns)   --->   "%tmp_85 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_26, i2 0, i16 %OutPadConv4_1_load_26, i2 1, i16 %OutPadConv4_2_load_26, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 695 'sparsemux' 'tmp_85' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 696 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_27 = load i8 %OutPadConv4_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 696 'load' 'OutPadConv4_load_27' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 697 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_27 = load i8 %OutPadConv4_1_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 697 'load' 'OutPadConv4_1_load_27' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 698 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_27 = load i8 %OutPadConv4_2_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 698 'load' 'OutPadConv4_2_load_27' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 699 [1/1] (0.42ns)   --->   "%tmp_86 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_27, i2 2, i16 %OutPadConv4_1_load_27, i2 0, i16 %OutPadConv4_2_load_27, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 699 'sparsemux' 'tmp_86' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 700 [1/1] (0.76ns)   --->   "%add_ln127_53 = add i8 %zext_ln121_6, i8 141" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 700 'add' 'add_ln127_53' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln127_44 = zext i8 %add_ln127_53" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 701 'zext' 'zext_ln127_44' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 702 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_28 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 702 'getelementptr' 'OutPadConv4_addr_28' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_16 : Operation 703 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_28 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 703 'getelementptr' 'OutPadConv4_1_addr_28' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_16 : Operation 704 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_28 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 704 'getelementptr' 'OutPadConv4_2_addr_28' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_16 : Operation 705 [2/2] (1.23ns)   --->   "%OutPadConv4_load_28 = load i8 %OutPadConv4_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 705 'load' 'OutPadConv4_load_28' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 706 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_28 = load i8 %OutPadConv4_1_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 706 'load' 'OutPadConv4_1_load_28' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 707 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_28 = load i8 %OutPadConv4_2_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 707 'load' 'OutPadConv4_2_load_28' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln127_46 = zext i8 %tmp_193" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 708 'zext' 'zext_ln127_46' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 709 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_29 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 709 'getelementptr' 'OutPadConv4_addr_29' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_16 : Operation 710 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_29 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 710 'getelementptr' 'OutPadConv4_1_addr_29' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_16 : Operation 711 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_29 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 711 'getelementptr' 'OutPadConv4_2_addr_29' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_16 : Operation 712 [2/2] (1.23ns)   --->   "%OutPadConv4_load_29 = load i8 %OutPadConv4_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 712 'load' 'OutPadConv4_load_29' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 713 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_29 = load i8 %OutPadConv4_1_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 713 'load' 'OutPadConv4_1_load_29' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 714 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_29 = load i8 %OutPadConv4_2_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 714 'load' 'OutPadConv4_2_load_29' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_16 : Operation 715 [1/1] (0.78ns)   --->   "%add_ln127_69 = add i10 %zext_ln121_1, i10 589" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 715 'add' 'add_ln127_69' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln127_56 = zext i10 %add_ln127_69" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 716 'zext' 'zext_ln127_56' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 717 [1/1] (2.18ns)   --->   "%mul_ln127_61 = mul i21 %zext_ln127_56, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 717 'mul' 'mul_ln127_61' <Predicate = (!icmp_ln119)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_61, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 718 'partselect' 'tmp_204' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.97>
ST_17 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln127_16 = sext i16 %Weights_load_95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 719 'sext' 'sext_ln127_16' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 720 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_7 = add i24 %shl_ln127_3, i24 %mul_ln127_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 720 'add' 'add_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 721 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_9)   --->   "%mul_ln127_5 = mul i24 %sext_ln127_9, i24 %sext_ln127_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 721 'mul' 'mul_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_7, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 722 'partselect' 'tmp_149' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 723 [1/1] (0.00ns)   --->   "%shl_ln127_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_149, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 723 'bitconcatenate' 'shl_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 724 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_9 = add i24 %shl_ln127_4, i24 %mul_ln127_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 724 'add' 'add_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 725 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_11)   --->   "%mul_ln127_6 = mul i24 %sext_ln127_11, i24 %sext_ln127_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 725 'mul' 'mul_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln127_13 = sext i16 %tmp_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 726 'sext' 'sext_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 727 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_13)   --->   "%mul_ln127_7 = mul i24 %sext_ln127_13, i24 %sext_ln127_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 727 'mul' 'mul_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 728 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_28 = load i8 %OutPadConv4_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 728 'load' 'OutPadConv4_load_28' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 729 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_28 = load i8 %OutPadConv4_1_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 729 'load' 'OutPadConv4_1_load_28' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 730 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_28 = load i8 %OutPadConv4_2_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 730 'load' 'OutPadConv4_2_load_28' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 731 [1/1] (0.42ns)   --->   "%tmp_87 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_28, i2 1, i16 %OutPadConv4_1_load_28, i2 2, i16 %OutPadConv4_2_load_28, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 731 'sparsemux' 'tmp_87' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 732 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_29 = load i8 %OutPadConv4_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 732 'load' 'OutPadConv4_load_29' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 733 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_29 = load i8 %OutPadConv4_1_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 733 'load' 'OutPadConv4_1_load_29' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 734 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_29 = load i8 %OutPadConv4_2_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 734 'load' 'OutPadConv4_2_load_29' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 735 [1/1] (0.42ns)   --->   "%tmp_88 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_29, i2 0, i16 %OutPadConv4_1_load_29, i2 1, i16 %OutPadConv4_2_load_29, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 735 'sparsemux' 'tmp_88' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 736 [1/1] (0.76ns)   --->   "%add_ln127_57 = add i8 %zext_ln121_6, i8 168" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 736 'add' 'add_ln127_57' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln127_47 = zext i8 %add_ln127_57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 737 'zext' 'zext_ln127_47' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 738 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_30 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_47" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 738 'getelementptr' 'OutPadConv4_addr_30' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_17 : Operation 739 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_30 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_47" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 739 'getelementptr' 'OutPadConv4_1_addr_30' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_17 : Operation 740 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_30 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_47" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 740 'getelementptr' 'OutPadConv4_2_addr_30' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_17 : Operation 741 [2/2] (1.23ns)   --->   "%OutPadConv4_load_30 = load i8 %OutPadConv4_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 741 'load' 'OutPadConv4_load_30' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 742 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_30 = load i8 %OutPadConv4_1_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 742 'load' 'OutPadConv4_1_load_30' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 743 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_30 = load i8 %OutPadConv4_2_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 743 'load' 'OutPadConv4_2_load_30' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln127_49 = zext i9 %tmp_196" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 744 'zext' 'zext_ln127_49' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 745 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_31 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 745 'getelementptr' 'OutPadConv4_addr_31' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_17 : Operation 746 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_31 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 746 'getelementptr' 'OutPadConv4_1_addr_31' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_17 : Operation 747 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_31 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 747 'getelementptr' 'OutPadConv4_2_addr_31' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_17 : Operation 748 [2/2] (1.23ns)   --->   "%OutPadConv4_load_31 = load i8 %OutPadConv4_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 748 'load' 'OutPadConv4_load_31' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 749 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_31 = load i8 %OutPadConv4_1_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 749 'load' 'OutPadConv4_1_load_31' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 750 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_31 = load i8 %OutPadConv4_2_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 750 'load' 'OutPadConv4_2_load_31' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_17 : Operation 751 [1/1] (0.78ns)   --->   "%add_ln127_71 = add i10 %zext_ln121_1, i10 590" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 751 'add' 'add_ln127_71' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln127_58 = zext i10 %add_ln127_71" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 752 'zext' 'zext_ln127_58' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 753 [1/1] (2.18ns)   --->   "%mul_ln127_62 = mul i21 %zext_ln127_58, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 753 'mul' 'mul_ln127_62' <Predicate = (!icmp_ln119)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_62, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 754 'partselect' 'tmp_206' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.97>
ST_18 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln127_18 = sext i16 %Weights_load_96" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 755 'sext' 'sext_ln127_18' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 756 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_9 = add i24 %shl_ln127_4, i24 %mul_ln127_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 756 'add' 'add_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 757 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_11)   --->   "%mul_ln127_6 = mul i24 %sext_ln127_11, i24 %sext_ln127_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 757 'mul' 'mul_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_9, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 758 'partselect' 'tmp_150' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 759 [1/1] (0.00ns)   --->   "%shl_ln127_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_150, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 759 'bitconcatenate' 'shl_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 760 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_11 = add i24 %shl_ln127_5, i24 %mul_ln127_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 760 'add' 'add_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 761 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_13)   --->   "%mul_ln127_7 = mul i24 %sext_ln127_13, i24 %sext_ln127_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 761 'mul' 'mul_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln127_15 = sext i16 %tmp_67" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 762 'sext' 'sext_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 763 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_15)   --->   "%mul_ln127_8 = mul i24 %sext_ln127_15, i24 %sext_ln127_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 763 'mul' 'mul_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 764 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_30 = load i8 %OutPadConv4_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 764 'load' 'OutPadConv4_load_30' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 765 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_30 = load i8 %OutPadConv4_1_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 765 'load' 'OutPadConv4_1_load_30' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 766 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_30 = load i8 %OutPadConv4_2_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 766 'load' 'OutPadConv4_2_load_30' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 767 [1/1] (0.42ns)   --->   "%tmp_89 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_30, i2 1, i16 %OutPadConv4_1_load_30, i2 2, i16 %OutPadConv4_2_load_30, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 767 'sparsemux' 'tmp_89' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 768 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_31 = load i8 %OutPadConv4_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 768 'load' 'OutPadConv4_load_31' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 769 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_31 = load i8 %OutPadConv4_1_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 769 'load' 'OutPadConv4_1_load_31' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 770 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_31 = load i8 %OutPadConv4_2_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 770 'load' 'OutPadConv4_2_load_31' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 771 [1/1] (0.42ns)   --->   "%tmp_90 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_31, i2 0, i16 %OutPadConv4_1_load_31, i2 1, i16 %OutPadConv4_2_load_31, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 771 'sparsemux' 'tmp_90' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln127_51 = zext i9 %tmp_198" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 772 'zext' 'zext_ln127_51' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 773 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_32 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 773 'getelementptr' 'OutPadConv4_addr_32' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_18 : Operation 774 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_32 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 774 'getelementptr' 'OutPadConv4_1_addr_32' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_18 : Operation 775 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_32 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 775 'getelementptr' 'OutPadConv4_2_addr_32' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_18 : Operation 776 [2/2] (1.23ns)   --->   "%OutPadConv4_load_32 = load i8 %OutPadConv4_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 776 'load' 'OutPadConv4_load_32' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 777 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_32 = load i8 %OutPadConv4_1_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 777 'load' 'OutPadConv4_1_load_32' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 778 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_32 = load i8 %OutPadConv4_2_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 778 'load' 'OutPadConv4_2_load_32' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 779 [1/1] (0.76ns)   --->   "%add_ln127_63 = add i8 %zext_ln121_6, i8 169" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 779 'add' 'add_ln127_63' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln127_52 = zext i8 %add_ln127_63" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 780 'zext' 'zext_ln127_52' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 781 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_33 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 781 'getelementptr' 'OutPadConv4_addr_33' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_18 : Operation 782 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_33 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 782 'getelementptr' 'OutPadConv4_1_addr_33' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_18 : Operation 783 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_33 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 783 'getelementptr' 'OutPadConv4_2_addr_33' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_18 : Operation 784 [2/2] (1.23ns)   --->   "%OutPadConv4_load_33 = load i8 %OutPadConv4_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 784 'load' 'OutPadConv4_load_33' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 785 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_33 = load i8 %OutPadConv4_1_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 785 'load' 'OutPadConv4_1_load_33' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 786 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_33 = load i8 %OutPadConv4_2_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 786 'load' 'OutPadConv4_2_load_33' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_18 : Operation 787 [1/1] (0.78ns)   --->   "%add_ln127_75 = add i10 %zext_ln121_1, i10 592" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 787 'add' 'add_ln127_75' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln127_61 = zext i10 %add_ln127_75" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 788 'zext' 'zext_ln127_61' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 789 [1/1] (2.18ns)   --->   "%mul_ln127_63 = mul i21 %zext_ln127_61, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 789 'mul' 'mul_ln127_63' <Predicate = (!icmp_ln119)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_63, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 790 'partselect' 'tmp_209' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.01>
ST_19 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln127_20 = sext i16 %Weights_load_97" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 791 'sext' 'sext_ln127_20' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 792 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_11 = add i24 %shl_ln127_5, i24 %mul_ln127_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 792 'add' 'add_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 793 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_13)   --->   "%mul_ln127_7 = mul i24 %sext_ln127_13, i24 %sext_ln127_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 793 'mul' 'mul_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_11, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 794 'partselect' 'tmp_151' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 795 [1/1] (0.00ns)   --->   "%shl_ln127_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_151, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 795 'bitconcatenate' 'shl_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 796 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_13 = add i24 %shl_ln127_6, i24 %mul_ln127_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 796 'add' 'add_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 797 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_15)   --->   "%mul_ln127_8 = mul i24 %sext_ln127_15, i24 %sext_ln127_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 797 'mul' 'mul_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln127_17 = sext i16 %tmp_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 798 'sext' 'sext_ln127_17' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 799 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_17)   --->   "%mul_ln127_9 = mul i24 %sext_ln127_17, i24 %sext_ln127_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 799 'mul' 'mul_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 800 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_32 = load i8 %OutPadConv4_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 800 'load' 'OutPadConv4_load_32' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 801 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_32 = load i8 %OutPadConv4_1_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 801 'load' 'OutPadConv4_1_load_32' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 802 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_32 = load i8 %OutPadConv4_2_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 802 'load' 'OutPadConv4_2_load_32' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 803 [1/1] (0.42ns)   --->   "%tmp_91 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_32, i2 2, i16 %OutPadConv4_1_load_32, i2 0, i16 %OutPadConv4_2_load_32, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 803 'sparsemux' 'tmp_91' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 804 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_33 = load i8 %OutPadConv4_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 804 'load' 'OutPadConv4_load_33' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 805 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_33 = load i8 %OutPadConv4_1_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 805 'load' 'OutPadConv4_1_load_33' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 806 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_33 = load i8 %OutPadConv4_2_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 806 'load' 'OutPadConv4_2_load_33' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 807 [1/1] (0.42ns)   --->   "%tmp_92 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_33, i2 1, i16 %OutPadConv4_1_load_33, i2 2, i16 %OutPadConv4_2_load_33, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 807 'sparsemux' 'tmp_92' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln127_54 = zext i9 %tmp_201" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 808 'zext' 'zext_ln127_54' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 809 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_34 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 809 'getelementptr' 'OutPadConv4_addr_34' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_19 : Operation 810 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_34 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 810 'getelementptr' 'OutPadConv4_1_addr_34' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_19 : Operation 811 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_34 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 811 'getelementptr' 'OutPadConv4_2_addr_34' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_19 : Operation 812 [2/2] (1.23ns)   --->   "%OutPadConv4_load_34 = load i8 %OutPadConv4_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 812 'load' 'OutPadConv4_load_34' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 813 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_34 = load i8 %OutPadConv4_1_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 813 'load' 'OutPadConv4_1_load_34' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 814 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_34 = load i8 %OutPadConv4_2_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 814 'load' 'OutPadConv4_2_load_34' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 815 [1/1] (0.77ns)   --->   "%add_ln127_67 = add i7 %zext_ln121_7, i7 68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 815 'add' 'add_ln127_67' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln127_83 = sext i7 %add_ln127_67" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 816 'sext' 'sext_ln127_83' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln127_55 = zext i8 %sext_ln127_83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 817 'zext' 'zext_ln127_55' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 818 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_35 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_55" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 818 'getelementptr' 'OutPadConv4_addr_35' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_19 : Operation 819 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_35 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_55" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 819 'getelementptr' 'OutPadConv4_1_addr_35' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_19 : Operation 820 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_35 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_55" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 820 'getelementptr' 'OutPadConv4_2_addr_35' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_19 : Operation 821 [2/2] (1.23ns)   --->   "%OutPadConv4_load_35 = load i8 %OutPadConv4_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 821 'load' 'OutPadConv4_load_35' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 822 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_35 = load i8 %OutPadConv4_1_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 822 'load' 'OutPadConv4_1_load_35' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_19 : Operation 823 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_35 = load i8 %OutPadConv4_2_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 823 'load' 'OutPadConv4_2_load_35' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>

State 20 <SV = 19> <Delay = 1.66>
ST_20 : Operation 824 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_13 = add i24 %shl_ln127_6, i24 %mul_ln127_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 824 'add' 'add_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 825 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_15)   --->   "%mul_ln127_8 = mul i24 %sext_ln127_15, i24 %sext_ln127_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 825 'mul' 'mul_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_13, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 826 'partselect' 'tmp_152' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln127_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_152, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 827 'bitconcatenate' 'shl_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 828 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_15 = add i24 %shl_ln127_7, i24 %mul_ln127_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 828 'add' 'add_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 829 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_17)   --->   "%mul_ln127_9 = mul i24 %sext_ln127_17, i24 %sext_ln127_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 829 'mul' 'mul_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 830 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_34 = load i8 %OutPadConv4_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 830 'load' 'OutPadConv4_load_34' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 831 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_34 = load i8 %OutPadConv4_1_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 831 'load' 'OutPadConv4_1_load_34' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 832 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_34 = load i8 %OutPadConv4_2_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 832 'load' 'OutPadConv4_2_load_34' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 833 [1/1] (0.42ns)   --->   "%tmp_93 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_34, i2 0, i16 %OutPadConv4_1_load_34, i2 1, i16 %OutPadConv4_2_load_34, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 833 'sparsemux' 'tmp_93' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 834 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_35 = load i8 %OutPadConv4_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 834 'load' 'OutPadConv4_load_35' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 835 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_35 = load i8 %OutPadConv4_1_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 835 'load' 'OutPadConv4_1_load_35' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 836 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_35 = load i8 %OutPadConv4_2_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 836 'load' 'OutPadConv4_2_load_35' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 837 [1/1] (0.42ns)   --->   "%tmp_94 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_35, i2 1, i16 %OutPadConv4_1_load_35, i2 2, i16 %OutPadConv4_2_load_35, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 837 'sparsemux' 'tmp_94' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln127_57 = zext i9 %tmp_204" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 838 'zext' 'zext_ln127_57' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 839 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_36 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 839 'getelementptr' 'OutPadConv4_addr_36' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_20 : Operation 840 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_36 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 840 'getelementptr' 'OutPadConv4_1_addr_36' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_20 : Operation 841 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_36 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 841 'getelementptr' 'OutPadConv4_2_addr_36' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_20 : Operation 842 [2/2] (1.23ns)   --->   "%OutPadConv4_load_36 = load i8 %OutPadConv4_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 842 'load' 'OutPadConv4_load_36' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 843 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_36 = load i8 %OutPadConv4_1_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 843 'load' 'OutPadConv4_1_load_36' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 844 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_36 = load i8 %OutPadConv4_2_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 844 'load' 'OutPadConv4_2_load_36' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln127_59 = zext i9 %tmp_206" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 845 'zext' 'zext_ln127_59' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 846 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_37 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 846 'getelementptr' 'OutPadConv4_addr_37' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_20 : Operation 847 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_37 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 847 'getelementptr' 'OutPadConv4_1_addr_37' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_20 : Operation 848 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_37 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 848 'getelementptr' 'OutPadConv4_2_addr_37' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_20 : Operation 849 [2/2] (1.23ns)   --->   "%OutPadConv4_load_37 = load i8 %OutPadConv4_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 849 'load' 'OutPadConv4_load_37' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 850 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_37 = load i8 %OutPadConv4_1_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 850 'load' 'OutPadConv4_1_load_37' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_20 : Operation 851 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_37 = load i8 %OutPadConv4_2_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 851 'load' 'OutPadConv4_2_load_37' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>

State 21 <SV = 20> <Delay = 2.01>
ST_21 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln127_22 = sext i16 %Weights_load_98" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 852 'sext' 'sext_ln127_22' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 853 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_15 = add i24 %shl_ln127_7, i24 %mul_ln127_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 853 'add' 'add_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 854 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_17)   --->   "%mul_ln127_9 = mul i24 %sext_ln127_17, i24 %sext_ln127_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 854 'mul' 'mul_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_15, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 855 'partselect' 'tmp_153' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 856 [1/1] (0.00ns)   --->   "%shl_ln127_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_153, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 856 'bitconcatenate' 'shl_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 857 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_17 = add i24 %shl_ln127_8, i24 %mul_ln127_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 857 'add' 'add_ln127_17' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln127_19 = sext i16 %tmp_69" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 858 'sext' 'sext_ln127_19' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 859 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_19)   --->   "%mul_ln127_10 = mul i24 %sext_ln127_19, i24 %sext_ln127_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 859 'mul' 'mul_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 860 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_36 = load i8 %OutPadConv4_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 860 'load' 'OutPadConv4_load_36' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 861 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_36 = load i8 %OutPadConv4_1_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 861 'load' 'OutPadConv4_1_load_36' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 862 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_36 = load i8 %OutPadConv4_2_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 862 'load' 'OutPadConv4_2_load_36' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 863 [1/1] (0.42ns)   --->   "%tmp_95 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_36, i2 0, i16 %OutPadConv4_1_load_36, i2 1, i16 %OutPadConv4_2_load_36, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 863 'sparsemux' 'tmp_95' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 864 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_37 = load i8 %OutPadConv4_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 864 'load' 'OutPadConv4_load_37' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 865 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_37 = load i8 %OutPadConv4_1_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 865 'load' 'OutPadConv4_1_load_37' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 866 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_37 = load i8 %OutPadConv4_2_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 866 'load' 'OutPadConv4_2_load_37' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 867 [1/1] (0.42ns)   --->   "%tmp_96 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_37, i2 2, i16 %OutPadConv4_1_load_37, i2 0, i16 %OutPadConv4_2_load_37, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 867 'sparsemux' 'tmp_96' <Predicate = (!icmp_ln119)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 868 [1/1] (0.77ns)   --->   "%add_ln127_73 = add i7 %zext_ln121_7, i7 69" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 868 'add' 'add_ln127_73' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln127_84 = sext i7 %add_ln127_73" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 869 'sext' 'sext_ln127_84' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln127_60 = zext i8 %sext_ln127_84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 870 'zext' 'zext_ln127_60' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 871 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_38 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 871 'getelementptr' 'OutPadConv4_addr_38' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_21 : Operation 872 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_38 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 872 'getelementptr' 'OutPadConv4_1_addr_38' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_21 : Operation 873 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_38 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 873 'getelementptr' 'OutPadConv4_2_addr_38' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_21 : Operation 874 [2/2] (1.23ns)   --->   "%OutPadConv4_load_38 = load i8 %OutPadConv4_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 874 'load' 'OutPadConv4_load_38' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 875 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_38 = load i8 %OutPadConv4_1_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 875 'load' 'OutPadConv4_1_load_38' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 876 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_38 = load i8 %OutPadConv4_2_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 876 'load' 'OutPadConv4_2_load_38' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln127_62 = zext i9 %tmp_209" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 877 'zext' 'zext_ln127_62' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 878 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_39 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 878 'getelementptr' 'OutPadConv4_addr_39' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 0.00>
ST_21 : Operation 879 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr_39 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 879 'getelementptr' 'OutPadConv4_1_addr_39' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 0.00>
ST_21 : Operation 880 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr_39 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 880 'getelementptr' 'OutPadConv4_2_addr_39' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 0.00>
ST_21 : Operation 881 [2/2] (1.23ns)   --->   "%OutPadConv4_load_39 = load i8 %OutPadConv4_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 881 'load' 'OutPadConv4_load_39' <Predicate = (!icmp_ln119 & trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 882 [2/2] (1.23ns)   --->   "%OutPadConv4_1_load_39 = load i8 %OutPadConv4_1_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 882 'load' 'OutPadConv4_1_load_39' <Predicate = (!icmp_ln119 & trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_21 : Operation 883 [2/2] (1.23ns)   --->   "%OutPadConv4_2_load_39 = load i8 %OutPadConv4_2_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 883 'load' 'OutPadConv4_2_load_39' <Predicate = (!icmp_ln119 & trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>

State 22 <SV = 21> <Delay = 1.66>
ST_22 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln127_24 = sext i16 %Weights_load_99" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 884 'sext' 'sext_ln127_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 885 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_17 = add i24 %shl_ln127_8, i24 %mul_ln127_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 885 'add' 'add_ln127_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 886 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_19)   --->   "%mul_ln127_10 = mul i24 %sext_ln127_19, i24 %sext_ln127_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 886 'mul' 'mul_ln127_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_17, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 887 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln127_21 = sext i16 %tmp_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 888 'sext' 'sext_ln127_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 889 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_21)   --->   "%mul_ln127_11 = mul i24 %sext_ln127_21, i24 %sext_ln127_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 889 'mul' 'mul_ln127_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 890 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_38 = load i8 %OutPadConv4_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 890 'load' 'OutPadConv4_load_38' <Predicate = (trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_22 : Operation 891 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_38 = load i8 %OutPadConv4_1_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 891 'load' 'OutPadConv4_1_load_38' <Predicate = (trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_22 : Operation 892 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_38 = load i8 %OutPadConv4_2_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 892 'load' 'OutPadConv4_2_load_38' <Predicate = (trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_22 : Operation 893 [1/1] (0.42ns)   --->   "%tmp_97 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_38, i2 1, i16 %OutPadConv4_1_load_38, i2 2, i16 %OutPadConv4_2_load_38, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 893 'sparsemux' 'tmp_97' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 894 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_load_39 = load i8 %OutPadConv4_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 894 'load' 'OutPadConv4_load_39' <Predicate = (trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_22 : Operation 895 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_1_load_39 = load i8 %OutPadConv4_1_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 895 'load' 'OutPadConv4_1_load_39' <Predicate = (trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_22 : Operation 896 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv4_2_load_39 = load i8 %OutPadConv4_2_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 896 'load' 'OutPadConv4_2_load_39' <Predicate = (trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_22 : Operation 897 [1/1] (0.42ns)   --->   "%tmp_98 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_39, i2 0, i16 %OutPadConv4_1_load_39, i2 1, i16 %OutPadConv4_2_load_39, i16 0, i2 %trunc_ln121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 897 'sparsemux' 'tmp_98' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 0.99>
ST_23 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln127_26 = sext i16 %Weights_load_100" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 898 'sext' 'sext_ln127_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 899 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_19)   --->   "%mul_ln127_10 = mul i24 %sext_ln127_19, i24 %sext_ln127_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 899 'mul' 'mul_ln127_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 900 [1/1] (0.00ns)   --->   "%shl_ln127_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_154, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 900 'bitconcatenate' 'shl_ln127_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 901 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_19 = add i24 %shl_ln127_9, i24 %mul_ln127_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 901 'add' 'add_ln127_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 902 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_21)   --->   "%mul_ln127_11 = mul i24 %sext_ln127_21, i24 %sext_ln127_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 902 'mul' 'mul_ln127_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln127_23 = sext i16 %tmp_71" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 903 'sext' 'sext_ln127_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 904 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_23)   --->   "%mul_ln127_12 = mul i24 %sext_ln127_23, i24 %sext_ln127_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 904 'mul' 'mul_ln127_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 1.29>
ST_24 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln127_28 = sext i16 %Weights_load_101" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 905 'sext' 'sext_ln127_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 906 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_19 = add i24 %shl_ln127_9, i24 %mul_ln127_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 906 'add' 'add_ln127_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 907 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_21)   --->   "%mul_ln127_11 = mul i24 %sext_ln127_21, i24 %sext_ln127_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 907 'mul' 'mul_ln127_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_19, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 908 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 909 [1/1] (0.00ns)   --->   "%shl_ln127_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_155, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 909 'bitconcatenate' 'shl_ln127_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 910 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_21 = add i24 %shl_ln127_s, i24 %mul_ln127_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 910 'add' 'add_ln127_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 911 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_23)   --->   "%mul_ln127_12 = mul i24 %sext_ln127_23, i24 %sext_ln127_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 911 'mul' 'mul_ln127_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln127_25 = sext i16 %tmp_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 912 'sext' 'sext_ln127_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 913 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_25)   --->   "%mul_ln127_13 = mul i24 %sext_ln127_25, i24 %sext_ln127_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 913 'mul' 'mul_ln127_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln127_30 = sext i16 %Weights_load_102" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 914 'sext' 'sext_ln127_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 915 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_21 = add i24 %shl_ln127_s, i24 %mul_ln127_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 915 'add' 'add_ln127_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 916 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_23)   --->   "%mul_ln127_12 = mul i24 %sext_ln127_23, i24 %sext_ln127_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 916 'mul' 'mul_ln127_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_21, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 917 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 918 [1/1] (0.00ns)   --->   "%shl_ln127_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_156, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 918 'bitconcatenate' 'shl_ln127_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 919 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_23 = add i24 %shl_ln127_10, i24 %mul_ln127_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 919 'add' 'add_ln127_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 920 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_25)   --->   "%mul_ln127_13 = mul i24 %sext_ln127_25, i24 %sext_ln127_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 920 'mul' 'mul_ln127_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln127_27 = sext i16 %tmp_73" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 921 'sext' 'sext_ln127_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 922 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_27)   --->   "%mul_ln127_14 = mul i24 %sext_ln127_27, i24 %sext_ln127_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 922 'mul' 'mul_ln127_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln127_32 = sext i16 %Weights_load_103" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 923 'sext' 'sext_ln127_32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 924 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_23 = add i24 %shl_ln127_10, i24 %mul_ln127_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 924 'add' 'add_ln127_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 925 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_25)   --->   "%mul_ln127_13 = mul i24 %sext_ln127_25, i24 %sext_ln127_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 925 'mul' 'mul_ln127_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_23, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 926 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 927 [1/1] (0.00ns)   --->   "%shl_ln127_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_157, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 927 'bitconcatenate' 'shl_ln127_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 928 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_25 = add i24 %shl_ln127_11, i24 %mul_ln127_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 928 'add' 'add_ln127_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 929 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_27)   --->   "%mul_ln127_14 = mul i24 %sext_ln127_27, i24 %sext_ln127_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 929 'mul' 'mul_ln127_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln127_29 = sext i16 %tmp_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 930 'sext' 'sext_ln127_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 931 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_29)   --->   "%mul_ln127_15 = mul i24 %sext_ln127_29, i24 %sext_ln127_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 931 'mul' 'mul_ln127_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln127_34 = sext i16 %Weights_load_104" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 932 'sext' 'sext_ln127_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 933 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_25 = add i24 %shl_ln127_11, i24 %mul_ln127_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 933 'add' 'add_ln127_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 934 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_27)   --->   "%mul_ln127_14 = mul i24 %sext_ln127_27, i24 %sext_ln127_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 934 'mul' 'mul_ln127_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_25, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 935 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 936 [1/1] (0.00ns)   --->   "%shl_ln127_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_158, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 936 'bitconcatenate' 'shl_ln127_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 937 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_27 = add i24 %shl_ln127_12, i24 %mul_ln127_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 937 'add' 'add_ln127_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 938 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_29)   --->   "%mul_ln127_15 = mul i24 %sext_ln127_29, i24 %sext_ln127_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 938 'mul' 'mul_ln127_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln127_31 = sext i16 %tmp_75" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 939 'sext' 'sext_ln127_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 940 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_31)   --->   "%mul_ln127_16 = mul i24 %sext_ln127_31, i24 %sext_ln127_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 940 'mul' 'mul_ln127_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln127_36 = sext i16 %Weights_load_105" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 941 'sext' 'sext_ln127_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 942 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_27 = add i24 %shl_ln127_12, i24 %mul_ln127_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 942 'add' 'add_ln127_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 943 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_29)   --->   "%mul_ln127_15 = mul i24 %sext_ln127_29, i24 %sext_ln127_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 943 'mul' 'mul_ln127_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_27, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 944 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 945 [1/1] (0.00ns)   --->   "%shl_ln127_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_159, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 945 'bitconcatenate' 'shl_ln127_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 946 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_29 = add i24 %shl_ln127_13, i24 %mul_ln127_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 946 'add' 'add_ln127_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 947 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_31)   --->   "%mul_ln127_16 = mul i24 %sext_ln127_31, i24 %sext_ln127_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 947 'mul' 'mul_ln127_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln127_33 = sext i16 %tmp_76" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 948 'sext' 'sext_ln127_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 949 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_33)   --->   "%mul_ln127_17 = mul i24 %sext_ln127_33, i24 %sext_ln127_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 949 'mul' 'mul_ln127_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln127_38 = sext i16 %Weights_load_106" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 950 'sext' 'sext_ln127_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 951 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_29 = add i24 %shl_ln127_13, i24 %mul_ln127_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 951 'add' 'add_ln127_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 952 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_31)   --->   "%mul_ln127_16 = mul i24 %sext_ln127_31, i24 %sext_ln127_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 952 'mul' 'mul_ln127_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_29, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 953 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 954 [1/1] (0.00ns)   --->   "%shl_ln127_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_160, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 954 'bitconcatenate' 'shl_ln127_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 955 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_31 = add i24 %shl_ln127_14, i24 %mul_ln127_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 955 'add' 'add_ln127_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 956 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_33)   --->   "%mul_ln127_17 = mul i24 %sext_ln127_33, i24 %sext_ln127_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 956 'mul' 'mul_ln127_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln127_35 = sext i16 %tmp_77" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 957 'sext' 'sext_ln127_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 958 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_35)   --->   "%mul_ln127_18 = mul i24 %sext_ln127_35, i24 %sext_ln127_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 958 'mul' 'mul_ln127_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln127_40 = sext i16 %Weights_load_107" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 959 'sext' 'sext_ln127_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 960 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_31 = add i24 %shl_ln127_14, i24 %mul_ln127_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 960 'add' 'add_ln127_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 961 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_33)   --->   "%mul_ln127_17 = mul i24 %sext_ln127_33, i24 %sext_ln127_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 961 'mul' 'mul_ln127_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_31, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 962 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 963 [1/1] (0.00ns)   --->   "%shl_ln127_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_161, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 963 'bitconcatenate' 'shl_ln127_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 964 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_33 = add i24 %shl_ln127_15, i24 %mul_ln127_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 964 'add' 'add_ln127_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 965 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_35)   --->   "%mul_ln127_18 = mul i24 %sext_ln127_35, i24 %sext_ln127_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 965 'mul' 'mul_ln127_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln127_37 = sext i16 %tmp_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 966 'sext' 'sext_ln127_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 967 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_36)   --->   "%mul_ln127_19 = mul i24 %sext_ln127_37, i24 %sext_ln127_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 967 'mul' 'mul_ln127_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln127_42 = sext i16 %Weights_load_108" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 968 'sext' 'sext_ln127_42' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 969 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_33 = add i24 %shl_ln127_15, i24 %mul_ln127_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 969 'add' 'add_ln127_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 970 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_35)   --->   "%mul_ln127_18 = mul i24 %sext_ln127_35, i24 %sext_ln127_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 970 'mul' 'mul_ln127_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_33, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 971 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 972 [1/1] (0.00ns)   --->   "%shl_ln127_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_162, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 972 'bitconcatenate' 'shl_ln127_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 973 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_35 = add i24 %shl_ln127_16, i24 %mul_ln127_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 973 'add' 'add_ln127_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 974 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_36)   --->   "%mul_ln127_19 = mul i24 %sext_ln127_37, i24 %sext_ln127_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 974 'mul' 'mul_ln127_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln127_39 = sext i16 %tmp_79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 975 'sext' 'sext_ln127_39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 976 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_38)   --->   "%mul_ln127_20 = mul i24 %sext_ln127_39, i24 %sext_ln127_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 976 'mul' 'mul_ln127_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 1.29>
ST_32 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln127_44 = sext i16 %Weights_load_109" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 977 'sext' 'sext_ln127_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 978 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_35 = add i24 %shl_ln127_16, i24 %mul_ln127_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 978 'add' 'add_ln127_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 979 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_36)   --->   "%mul_ln127_19 = mul i24 %sext_ln127_37, i24 %sext_ln127_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 979 'mul' 'mul_ln127_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_35, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 980 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 981 [1/1] (0.00ns)   --->   "%shl_ln127_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_178, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 981 'bitconcatenate' 'shl_ln127_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 982 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_36 = add i24 %shl_ln127_17, i24 %mul_ln127_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 982 'add' 'add_ln127_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 983 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_38)   --->   "%mul_ln127_20 = mul i24 %sext_ln127_39, i24 %sext_ln127_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 983 'mul' 'mul_ln127_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln127_41 = sext i16 %tmp_80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 984 'sext' 'sext_ln127_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 985 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_40)   --->   "%mul_ln127_21 = mul i24 %sext_ln127_41, i24 %sext_ln127_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 985 'mul' 'mul_ln127_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 2.03>
ST_33 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln127_46 = sext i16 %Weights_load_110" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 986 'sext' 'sext_ln127_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 987 [1/1] (0.79ns)   --->   "%arrayidx32_sum_4_3 = add i11 %empty, i11 627" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 987 'add' 'arrayidx32_sum_4_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 988 [1/1] (0.00ns)   --->   "%arrayidx32_sum_4_3_cast = zext i11 %arrayidx32_sum_4_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 988 'zext' 'arrayidx32_sum_4_3_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 989 [1/1] (0.00ns)   --->   "%Weights_addr_111 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_4_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 989 'getelementptr' 'Weights_addr_111' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 990 [2/2] (1.23ns)   --->   "%Weights_load_111 = load i14 %Weights_addr_111" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 990 'load' 'Weights_load_111' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_33 : Operation 991 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_36 = add i24 %shl_ln127_17, i24 %mul_ln127_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 991 'add' 'add_ln127_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 992 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_38)   --->   "%mul_ln127_20 = mul i24 %sext_ln127_39, i24 %sext_ln127_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 992 'mul' 'mul_ln127_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_36, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 993 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 994 [1/1] (0.00ns)   --->   "%shl_ln127_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_179, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 994 'bitconcatenate' 'shl_ln127_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 995 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_38 = add i24 %shl_ln127_18, i24 %mul_ln127_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 995 'add' 'add_ln127_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 996 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_40)   --->   "%mul_ln127_21 = mul i24 %sext_ln127_41, i24 %sext_ln127_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 996 'mul' 'mul_ln127_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln127_43 = sext i16 %tmp_81" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 997 'sext' 'sext_ln127_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 998 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_42)   --->   "%mul_ln127_22 = mul i24 %sext_ln127_43, i24 %sext_ln127_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 998 'mul' 'mul_ln127_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 2.23>
ST_34 : Operation 999 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_111 = load i14 %Weights_addr_111" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 999 'load' 'Weights_load_111' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_34 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln127_48 = sext i16 %Weights_load_111" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1000 'sext' 'sext_ln127_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1001 [1/1] (0.79ns)   --->   "%arrayidx32_sum_4_4 = add i11 %empty, i11 628" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1001 'add' 'arrayidx32_sum_4_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1002 [1/1] (0.00ns)   --->   "%arrayidx32_sum_4_4_cast = zext i11 %arrayidx32_sum_4_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1002 'zext' 'arrayidx32_sum_4_4_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1003 [1/1] (0.00ns)   --->   "%Weights_addr_112 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_4_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1003 'getelementptr' 'Weights_addr_112' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1004 [2/2] (1.23ns)   --->   "%Weights_load_112 = load i14 %Weights_addr_112" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1004 'load' 'Weights_load_112' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_34 : Operation 1005 [1/1] (0.79ns)   --->   "%arrayidx32_sum_5 = add i11 %empty, i11 629" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1005 'add' 'arrayidx32_sum_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1006 [1/1] (0.00ns)   --->   "%arrayidx32_sum_5_cast = zext i11 %arrayidx32_sum_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1006 'zext' 'arrayidx32_sum_5_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1007 [1/1] (0.00ns)   --->   "%Weights_addr_113 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_5_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1007 'getelementptr' 'Weights_addr_113' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1008 [2/2] (1.23ns)   --->   "%Weights_load_113 = load i14 %Weights_addr_113" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1008 'load' 'Weights_load_113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_34 : Operation 1009 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_38 = add i24 %shl_ln127_18, i24 %mul_ln127_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1009 'add' 'add_ln127_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1010 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_40)   --->   "%mul_ln127_21 = mul i24 %sext_ln127_41, i24 %sext_ln127_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1010 'mul' 'mul_ln127_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_38, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1011 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1012 [1/1] (0.00ns)   --->   "%shl_ln127_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_181, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1012 'bitconcatenate' 'shl_ln127_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1013 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_40 = add i24 %shl_ln127_19, i24 %mul_ln127_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1013 'add' 'add_ln127_40' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1014 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_42)   --->   "%mul_ln127_22 = mul i24 %sext_ln127_43, i24 %sext_ln127_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1014 'mul' 'mul_ln127_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln127_45 = sext i16 %tmp_82" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1015 'sext' 'sext_ln127_45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1016 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_44)   --->   "%mul_ln127_23 = mul i24 %sext_ln127_45, i24 %sext_ln127_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1016 'mul' 'mul_ln127_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 2.23>
ST_35 : Operation 1017 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_112 = load i14 %Weights_addr_112" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1017 'load' 'Weights_load_112' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_35 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln127_50 = sext i16 %Weights_load_112" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1018 'sext' 'sext_ln127_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1019 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_113 = load i14 %Weights_addr_113" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1019 'load' 'Weights_load_113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_35 : Operation 1020 [1/1] (0.79ns)   --->   "%arrayidx32_sum_5_1 = add i11 %empty, i11 630" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1020 'add' 'arrayidx32_sum_5_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1021 [1/1] (0.00ns)   --->   "%arrayidx32_sum_5_1_cast = zext i11 %arrayidx32_sum_5_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1021 'zext' 'arrayidx32_sum_5_1_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1022 [1/1] (0.00ns)   --->   "%Weights_addr_114 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_5_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1022 'getelementptr' 'Weights_addr_114' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1023 [2/2] (1.23ns)   --->   "%Weights_load_114 = load i14 %Weights_addr_114" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1023 'load' 'Weights_load_114' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_35 : Operation 1024 [1/1] (0.79ns)   --->   "%arrayidx32_sum_5_2 = add i11 %empty, i11 631" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1024 'add' 'arrayidx32_sum_5_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1025 [1/1] (0.00ns)   --->   "%arrayidx32_sum_5_2_cast = zext i11 %arrayidx32_sum_5_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1025 'zext' 'arrayidx32_sum_5_2_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1026 [1/1] (0.00ns)   --->   "%Weights_addr_115 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_5_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1026 'getelementptr' 'Weights_addr_115' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1027 [2/2] (1.23ns)   --->   "%Weights_load_115 = load i14 %Weights_addr_115" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1027 'load' 'Weights_load_115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_35 : Operation 1028 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_40 = add i24 %shl_ln127_19, i24 %mul_ln127_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1028 'add' 'add_ln127_40' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1029 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_42)   --->   "%mul_ln127_22 = mul i24 %sext_ln127_43, i24 %sext_ln127_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1029 'mul' 'mul_ln127_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_40, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1030 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1031 [1/1] (0.00ns)   --->   "%shl_ln127_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_183, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1031 'bitconcatenate' 'shl_ln127_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1032 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_42 = add i24 %shl_ln127_20, i24 %mul_ln127_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1032 'add' 'add_ln127_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1033 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_44)   --->   "%mul_ln127_23 = mul i24 %sext_ln127_45, i24 %sext_ln127_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1033 'mul' 'mul_ln127_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln127_47 = sext i16 %tmp_83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1034 'sext' 'sext_ln127_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1035 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_46)   --->   "%mul_ln127_24 = mul i24 %sext_ln127_47, i24 %sext_ln127_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1035 'mul' 'mul_ln127_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1271 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 1271 'ret' 'ret_ln0' <Predicate = (icmp_ln119)> <Delay = 0.42>

State 36 <SV = 35> <Delay = 2.03>
ST_36 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln127_52 = sext i16 %Weights_load_113" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1036 'sext' 'sext_ln127_52' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1037 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_114 = load i14 %Weights_addr_114" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1037 'load' 'Weights_load_114' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_36 : Operation 1038 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_115 = load i14 %Weights_addr_115" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1038 'load' 'Weights_load_115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_36 : Operation 1039 [1/1] (0.79ns)   --->   "%arrayidx32_sum_5_3 = add i11 %empty, i11 632" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1039 'add' 'arrayidx32_sum_5_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1040 [1/1] (0.00ns)   --->   "%arrayidx32_sum_5_3_cast = zext i11 %arrayidx32_sum_5_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1040 'zext' 'arrayidx32_sum_5_3_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1041 [1/1] (0.00ns)   --->   "%Weights_addr_116 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_5_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1041 'getelementptr' 'Weights_addr_116' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1042 [2/2] (1.23ns)   --->   "%Weights_load_116 = load i14 %Weights_addr_116" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1042 'load' 'Weights_load_116' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_36 : Operation 1043 [1/1] (0.79ns)   --->   "%arrayidx32_sum_5_4 = add i11 %empty, i11 633" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1043 'add' 'arrayidx32_sum_5_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1044 [1/1] (0.00ns)   --->   "%arrayidx32_sum_5_4_cast = zext i11 %arrayidx32_sum_5_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1044 'zext' 'arrayidx32_sum_5_4_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1045 [1/1] (0.00ns)   --->   "%Weights_addr_117 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_5_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1045 'getelementptr' 'Weights_addr_117' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1046 [2/2] (1.23ns)   --->   "%Weights_load_117 = load i14 %Weights_addr_117" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1046 'load' 'Weights_load_117' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_36 : Operation 1047 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_42 = add i24 %shl_ln127_20, i24 %mul_ln127_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1047 'add' 'add_ln127_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1048 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_44)   --->   "%mul_ln127_23 = mul i24 %sext_ln127_45, i24 %sext_ln127_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1048 'mul' 'mul_ln127_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_42, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1049 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1050 [1/1] (0.00ns)   --->   "%shl_ln127_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_184, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1050 'bitconcatenate' 'shl_ln127_21' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1051 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_44 = add i24 %shl_ln127_21, i24 %mul_ln127_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1051 'add' 'add_ln127_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1052 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_46)   --->   "%mul_ln127_24 = mul i24 %sext_ln127_47, i24 %sext_ln127_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1052 'mul' 'mul_ln127_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln127_49 = sext i16 %tmp_84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1053 'sext' 'sext_ln127_49' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1054 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_48)   --->   "%mul_ln127_25 = mul i24 %sext_ln127_49, i24 %sext_ln127_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1054 'mul' 'mul_ln127_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 2.03>
ST_37 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln127_54 = sext i16 %Weights_load_114" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1055 'sext' 'sext_ln127_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1056 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_116 = load i14 %Weights_addr_116" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1056 'load' 'Weights_load_116' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_37 : Operation 1057 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_117 = load i14 %Weights_addr_117" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1057 'load' 'Weights_load_117' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_37 : Operation 1058 [1/1] (0.79ns)   --->   "%arrayidx32_sum_6 = add i11 %empty, i11 634" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1058 'add' 'arrayidx32_sum_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1059 [1/1] (0.00ns)   --->   "%arrayidx32_sum_6_cast = zext i11 %arrayidx32_sum_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1059 'zext' 'arrayidx32_sum_6_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1060 [1/1] (0.00ns)   --->   "%Weights_addr_118 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_6_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1060 'getelementptr' 'Weights_addr_118' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1061 [2/2] (1.23ns)   --->   "%Weights_load_118 = load i14 %Weights_addr_118" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1061 'load' 'Weights_load_118' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_37 : Operation 1062 [1/1] (0.79ns)   --->   "%arrayidx32_sum_6_1 = add i11 %empty, i11 635" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1062 'add' 'arrayidx32_sum_6_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1063 [1/1] (0.00ns)   --->   "%arrayidx32_sum_6_1_cast = zext i11 %arrayidx32_sum_6_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1063 'zext' 'arrayidx32_sum_6_1_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1064 [1/1] (0.00ns)   --->   "%Weights_addr_119 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_6_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1064 'getelementptr' 'Weights_addr_119' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1065 [2/2] (1.23ns)   --->   "%Weights_load_119 = load i14 %Weights_addr_119" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1065 'load' 'Weights_load_119' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_37 : Operation 1066 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_44 = add i24 %shl_ln127_21, i24 %mul_ln127_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1066 'add' 'add_ln127_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1067 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_46)   --->   "%mul_ln127_24 = mul i24 %sext_ln127_47, i24 %sext_ln127_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1067 'mul' 'mul_ln127_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_44, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1068 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1069 [1/1] (0.00ns)   --->   "%shl_ln127_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_186, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1069 'bitconcatenate' 'shl_ln127_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1070 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_46 = add i24 %shl_ln127_22, i24 %mul_ln127_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1070 'add' 'add_ln127_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1071 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_48)   --->   "%mul_ln127_25 = mul i24 %sext_ln127_49, i24 %sext_ln127_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1071 'mul' 'mul_ln127_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln127_51 = sext i16 %tmp_85" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1072 'sext' 'sext_ln127_51' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1073 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_50)   --->   "%mul_ln127_26 = mul i24 %sext_ln127_51, i24 %sext_ln127_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1073 'mul' 'mul_ln127_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 2.03>
ST_38 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln127_56 = sext i16 %Weights_load_115" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1074 'sext' 'sext_ln127_56' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1075 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_118 = load i14 %Weights_addr_118" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1075 'load' 'Weights_load_118' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_38 : Operation 1076 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_119 = load i14 %Weights_addr_119" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1076 'load' 'Weights_load_119' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_38 : Operation 1077 [1/1] (0.79ns)   --->   "%arrayidx32_sum_6_2 = add i11 %empty, i11 636" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1077 'add' 'arrayidx32_sum_6_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1078 [1/1] (0.00ns)   --->   "%arrayidx32_sum_6_2_cast = zext i11 %arrayidx32_sum_6_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1078 'zext' 'arrayidx32_sum_6_2_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1079 [1/1] (0.00ns)   --->   "%Weights_addr_120 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_6_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1079 'getelementptr' 'Weights_addr_120' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1080 [2/2] (1.23ns)   --->   "%Weights_load_120 = load i14 %Weights_addr_120" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1080 'load' 'Weights_load_120' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_38 : Operation 1081 [1/1] (0.79ns)   --->   "%arrayidx32_sum_6_3 = add i11 %empty, i11 637" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1081 'add' 'arrayidx32_sum_6_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1082 [1/1] (0.00ns)   --->   "%arrayidx32_sum_6_3_cast = zext i11 %arrayidx32_sum_6_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1082 'zext' 'arrayidx32_sum_6_3_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1083 [1/1] (0.00ns)   --->   "%Weights_addr_121 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_6_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1083 'getelementptr' 'Weights_addr_121' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1084 [2/2] (1.23ns)   --->   "%Weights_load_121 = load i14 %Weights_addr_121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1084 'load' 'Weights_load_121' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_38 : Operation 1085 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_46 = add i24 %shl_ln127_22, i24 %mul_ln127_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1085 'add' 'add_ln127_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1086 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_48)   --->   "%mul_ln127_25 = mul i24 %sext_ln127_49, i24 %sext_ln127_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1086 'mul' 'mul_ln127_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_46, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1087 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1088 [1/1] (0.00ns)   --->   "%shl_ln127_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_187, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1088 'bitconcatenate' 'shl_ln127_23' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1089 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_48 = add i24 %shl_ln127_23, i24 %mul_ln127_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1089 'add' 'add_ln127_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1090 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_50)   --->   "%mul_ln127_26 = mul i24 %sext_ln127_51, i24 %sext_ln127_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1090 'mul' 'mul_ln127_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln127_53 = sext i16 %tmp_86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1091 'sext' 'sext_ln127_53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1092 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_52)   --->   "%mul_ln127_27 = mul i24 %sext_ln127_53, i24 %sext_ln127_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1092 'mul' 'mul_ln127_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 2.03>
ST_39 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln127_58 = sext i16 %Weights_load_116" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1093 'sext' 'sext_ln127_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1094 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_120 = load i14 %Weights_addr_120" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1094 'load' 'Weights_load_120' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_39 : Operation 1095 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_121 = load i14 %Weights_addr_121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1095 'load' 'Weights_load_121' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_39 : Operation 1096 [1/1] (0.79ns)   --->   "%arrayidx32_sum_6_4 = add i11 %empty, i11 638" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1096 'add' 'arrayidx32_sum_6_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1097 [1/1] (0.00ns)   --->   "%arrayidx32_sum_6_4_cast = zext i11 %arrayidx32_sum_6_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1097 'zext' 'arrayidx32_sum_6_4_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1098 [1/1] (0.00ns)   --->   "%Weights_addr_122 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_6_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1098 'getelementptr' 'Weights_addr_122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1099 [2/2] (1.23ns)   --->   "%Weights_load_122 = load i14 %Weights_addr_122" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1099 'load' 'Weights_load_122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_39 : Operation 1100 [1/1] (0.79ns)   --->   "%arrayidx32_sum_7 = add i11 %empty, i11 639" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1100 'add' 'arrayidx32_sum_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1101 [1/1] (0.00ns)   --->   "%arrayidx32_sum_7_cast = zext i11 %arrayidx32_sum_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1101 'zext' 'arrayidx32_sum_7_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1102 [1/1] (0.00ns)   --->   "%Weights_addr_123 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_7_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1102 'getelementptr' 'Weights_addr_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1103 [2/2] (1.23ns)   --->   "%Weights_load_123 = load i14 %Weights_addr_123" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1103 'load' 'Weights_load_123' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_39 : Operation 1104 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_48 = add i24 %shl_ln127_23, i24 %mul_ln127_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1104 'add' 'add_ln127_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1105 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_50)   --->   "%mul_ln127_26 = mul i24 %sext_ln127_51, i24 %sext_ln127_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1105 'mul' 'mul_ln127_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_48, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1106 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1107 [1/1] (0.00ns)   --->   "%shl_ln127_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_189, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1107 'bitconcatenate' 'shl_ln127_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1108 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_50 = add i24 %shl_ln127_24, i24 %mul_ln127_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1108 'add' 'add_ln127_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1109 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_52)   --->   "%mul_ln127_27 = mul i24 %sext_ln127_53, i24 %sext_ln127_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1109 'mul' 'mul_ln127_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln127_55 = sext i16 %tmp_87" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1110 'sext' 'sext_ln127_55' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1111 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_54)   --->   "%mul_ln127_28 = mul i24 %sext_ln127_55, i24 %sext_ln127_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1111 'mul' 'mul_ln127_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 2.03>
ST_40 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln127_60 = sext i16 %Weights_load_117" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1112 'sext' 'sext_ln127_60' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1113 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_122 = load i14 %Weights_addr_122" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1113 'load' 'Weights_load_122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_40 : Operation 1114 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_123 = load i14 %Weights_addr_123" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1114 'load' 'Weights_load_123' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_40 : Operation 1115 [1/1] (0.79ns)   --->   "%arrayidx32_sum_7_1 = add i11 %empty, i11 640" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1115 'add' 'arrayidx32_sum_7_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1116 [1/1] (0.00ns)   --->   "%arrayidx32_sum_7_1_cast = zext i11 %arrayidx32_sum_7_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1116 'zext' 'arrayidx32_sum_7_1_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1117 [1/1] (0.00ns)   --->   "%Weights_addr_124 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_7_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1117 'getelementptr' 'Weights_addr_124' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1118 [2/2] (1.23ns)   --->   "%Weights_load_124 = load i14 %Weights_addr_124" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1118 'load' 'Weights_load_124' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_40 : Operation 1119 [1/1] (0.79ns)   --->   "%arrayidx32_sum_7_2 = add i11 %empty, i11 641" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1119 'add' 'arrayidx32_sum_7_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1120 [1/1] (0.00ns)   --->   "%arrayidx32_sum_7_2_cast = zext i11 %arrayidx32_sum_7_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1120 'zext' 'arrayidx32_sum_7_2_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1121 [1/1] (0.00ns)   --->   "%Weights_addr_125 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_7_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1121 'getelementptr' 'Weights_addr_125' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1122 [2/2] (1.23ns)   --->   "%Weights_load_125 = load i14 %Weights_addr_125" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1122 'load' 'Weights_load_125' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_40 : Operation 1123 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_50 = add i24 %shl_ln127_24, i24 %mul_ln127_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1123 'add' 'add_ln127_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1124 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_52)   --->   "%mul_ln127_27 = mul i24 %sext_ln127_53, i24 %sext_ln127_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1124 'mul' 'mul_ln127_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_50, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1125 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1126 [1/1] (0.00ns)   --->   "%shl_ln127_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_191, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1126 'bitconcatenate' 'shl_ln127_25' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1127 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_52 = add i24 %shl_ln127_25, i24 %mul_ln127_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1127 'add' 'add_ln127_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1128 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_54)   --->   "%mul_ln127_28 = mul i24 %sext_ln127_55, i24 %sext_ln127_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1128 'mul' 'mul_ln127_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln127_57 = sext i16 %tmp_88" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1129 'sext' 'sext_ln127_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1130 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_56)   --->   "%mul_ln127_29 = mul i24 %sext_ln127_57, i24 %sext_ln127_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1130 'mul' 'mul_ln127_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 2.03>
ST_41 : Operation 1131 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_124 = load i14 %Weights_addr_124" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1131 'load' 'Weights_load_124' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_41 : Operation 1132 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_125 = load i14 %Weights_addr_125" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1132 'load' 'Weights_load_125' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_41 : Operation 1133 [1/1] (0.79ns)   --->   "%arrayidx32_sum_7_3 = add i11 %empty, i11 642" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1133 'add' 'arrayidx32_sum_7_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1134 [1/1] (0.00ns)   --->   "%arrayidx32_sum_7_3_cast = zext i11 %arrayidx32_sum_7_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1134 'zext' 'arrayidx32_sum_7_3_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1135 [1/1] (0.00ns)   --->   "%Weights_addr_126 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_7_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1135 'getelementptr' 'Weights_addr_126' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1136 [2/2] (1.23ns)   --->   "%Weights_load_126 = load i14 %Weights_addr_126" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1136 'load' 'Weights_load_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_41 : Operation 1137 [1/1] (0.79ns)   --->   "%arrayidx32_sum_7_4 = add i11 %empty, i11 643" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1137 'add' 'arrayidx32_sum_7_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1138 [1/1] (0.00ns)   --->   "%arrayidx32_sum_7_4_cast = zext i11 %arrayidx32_sum_7_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1138 'zext' 'arrayidx32_sum_7_4_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1139 [1/1] (0.00ns)   --->   "%Weights_addr_127 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_7_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1139 'getelementptr' 'Weights_addr_127' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1140 [2/2] (1.23ns)   --->   "%Weights_load_127 = load i14 %Weights_addr_127" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1140 'load' 'Weights_load_127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_41 : Operation 1141 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_52 = add i24 %shl_ln127_25, i24 %mul_ln127_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1141 'add' 'add_ln127_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1142 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_54)   --->   "%mul_ln127_28 = mul i24 %sext_ln127_55, i24 %sext_ln127_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1142 'mul' 'mul_ln127_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_52, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1143 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1144 [1/1] (0.00ns)   --->   "%shl_ln127_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_192, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1144 'bitconcatenate' 'shl_ln127_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1145 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_54 = add i24 %shl_ln127_26, i24 %mul_ln127_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1145 'add' 'add_ln127_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1146 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_56)   --->   "%mul_ln127_29 = mul i24 %sext_ln127_57, i24 %sext_ln127_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1146 'mul' 'mul_ln127_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 2.03>
ST_42 : Operation 1147 [1/1] (0.00ns)   --->   "%n_8_cast79 = zext i5 %select_ln119_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1147 'zext' 'n_8_cast79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1148 [1/1] (0.79ns)   --->   "%arrayidx31_sum = add i11 %n_8_cast79, i11 1244" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1148 'add' 'arrayidx31_sum' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1149 [1/1] (0.00ns)   --->   "%arrayidx31_sum_cast = zext i11 %arrayidx31_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1149 'zext' 'arrayidx31_sum_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1150 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %arrayidx31_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1150 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1151 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1151 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_42 : Operation 1152 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %select_ln119_1, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1152 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_164 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln119_1, i4 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1153 'bitconcatenate' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1154 [1/1] (0.00ns)   --->   "%p_shl138 = zext i9 %tmp_164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1154 'zext' 'p_shl138' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_213 = add i11 %p_shl, i11 %p_shl138" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1155 'add' 'empty_213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1156 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_126 = load i14 %Weights_addr_126" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1156 'load' 'Weights_load_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_42 : Operation 1157 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_127 = load i14 %Weights_addr_127" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1157 'load' 'Weights_load_127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_42 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i7 %select_ln119" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1158 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1159 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_54 = add i24 %shl_ln127_26, i24 %mul_ln127_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1159 'add' 'add_ln127_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1160 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_56)   --->   "%mul_ln127_29 = mul i24 %sext_ln127_57, i24 %sext_ln127_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1160 'mul' 'mul_ln127_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_54, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1161 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1162 [1/1] (0.00ns)   --->   "%shl_ln127_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_194, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1162 'bitconcatenate' 'shl_ln127_27' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1163 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_56 = add i24 %shl_ln127_27, i24 %mul_ln127_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1163 'add' 'add_ln127_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1164 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln129_1 = add i11 %zext_ln121, i11 %empty_213" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1164 'add' 'add_ln129_1' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 1.23>
ST_43 : Operation 1165 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1165 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_43 : Operation 1166 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_56 = add i24 %shl_ln127_27, i24 %mul_ln127_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1166 'add' 'add_ln127_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_56, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1167 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 0.99>
ST_44 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln127_62 = sext i16 %Weights_load_118" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1168 'sext' 'sext_ln127_62' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln127_59 = sext i16 %tmp_89" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1169 'sext' 'sext_ln127_59' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1170 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_58)   --->   "%mul_ln127_30 = mul i24 %sext_ln127_59, i24 %sext_ln127_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1170 'mul' 'mul_ln127_30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 0.99>
ST_45 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln127_64 = sext i16 %Weights_load_119" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1171 'sext' 'sext_ln127_64' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1172 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_58)   --->   "%mul_ln127_30 = mul i24 %sext_ln127_59, i24 %sext_ln127_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1172 'mul' 'mul_ln127_30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln127_61 = sext i16 %tmp_90" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1173 'sext' 'sext_ln127_61' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1174 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_60)   --->   "%mul_ln127_31 = mul i24 %sext_ln127_61, i24 %sext_ln127_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1174 'mul' 'mul_ln127_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 0.99>
ST_46 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln127_66 = sext i16 %Weights_load_120" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1175 'sext' 'sext_ln127_66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1176 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_58)   --->   "%mul_ln127_30 = mul i24 %sext_ln127_59, i24 %sext_ln127_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1176 'mul' 'mul_ln127_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1177 [1/1] (0.00ns)   --->   "%shl_ln127_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_195, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1177 'bitconcatenate' 'shl_ln127_28' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1178 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_58 = add i24 %shl_ln127_28, i24 %mul_ln127_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1178 'add' 'add_ln127_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1179 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_60)   --->   "%mul_ln127_31 = mul i24 %sext_ln127_61, i24 %sext_ln127_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1179 'mul' 'mul_ln127_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln127_63 = sext i16 %tmp_91" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1180 'sext' 'sext_ln127_63' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1181 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_62)   --->   "%mul_ln127_32 = mul i24 %sext_ln127_63, i24 %sext_ln127_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1181 'mul' 'mul_ln127_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 1.29>
ST_47 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln127_68 = sext i16 %Weights_load_121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1182 'sext' 'sext_ln127_68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1183 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_58 = add i24 %shl_ln127_28, i24 %mul_ln127_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1183 'add' 'add_ln127_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1184 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_60)   --->   "%mul_ln127_31 = mul i24 %sext_ln127_61, i24 %sext_ln127_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1184 'mul' 'mul_ln127_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_58, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1185 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1186 [1/1] (0.00ns)   --->   "%shl_ln127_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_197, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1186 'bitconcatenate' 'shl_ln127_29' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_60 = add i24 %shl_ln127_29, i24 %mul_ln127_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1187 'add' 'add_ln127_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1188 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_62)   --->   "%mul_ln127_32 = mul i24 %sext_ln127_63, i24 %sext_ln127_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1188 'mul' 'mul_ln127_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln127_65 = sext i16 %tmp_92" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1189 'sext' 'sext_ln127_65' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1190 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_64)   --->   "%mul_ln127_33 = mul i24 %sext_ln127_65, i24 %sext_ln127_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1190 'mul' 'mul_ln127_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 1.29>
ST_48 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln127_70 = sext i16 %Weights_load_122" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1191 'sext' 'sext_ln127_70' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1192 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_60 = add i24 %shl_ln127_29, i24 %mul_ln127_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1192 'add' 'add_ln127_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1193 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_62)   --->   "%mul_ln127_32 = mul i24 %sext_ln127_63, i24 %sext_ln127_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1193 'mul' 'mul_ln127_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_60, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1194 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1195 [1/1] (0.00ns)   --->   "%shl_ln127_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_199, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1195 'bitconcatenate' 'shl_ln127_30' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1196 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_62 = add i24 %shl_ln127_30, i24 %mul_ln127_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1196 'add' 'add_ln127_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1197 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_64)   --->   "%mul_ln127_33 = mul i24 %sext_ln127_65, i24 %sext_ln127_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1197 'mul' 'mul_ln127_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln127_67 = sext i16 %tmp_93" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1198 'sext' 'sext_ln127_67' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1199 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_66)   --->   "%mul_ln127_34 = mul i24 %sext_ln127_67, i24 %sext_ln127_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1199 'mul' 'mul_ln127_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 1.29>
ST_49 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln127_72 = sext i16 %Weights_load_123" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1200 'sext' 'sext_ln127_72' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1201 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_62 = add i24 %shl_ln127_30, i24 %mul_ln127_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1201 'add' 'add_ln127_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1202 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_64)   --->   "%mul_ln127_33 = mul i24 %sext_ln127_65, i24 %sext_ln127_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1202 'mul' 'mul_ln127_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_62, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1203 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1204 [1/1] (0.00ns)   --->   "%shl_ln127_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_200, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1204 'bitconcatenate' 'shl_ln127_31' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1205 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_64 = add i24 %shl_ln127_31, i24 %mul_ln127_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1205 'add' 'add_ln127_64' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1206 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_66)   --->   "%mul_ln127_34 = mul i24 %sext_ln127_67, i24 %sext_ln127_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1206 'mul' 'mul_ln127_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln127_69 = sext i16 %tmp_94" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1207 'sext' 'sext_ln127_69' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1208 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_68)   --->   "%mul_ln127_35 = mul i24 %sext_ln127_69, i24 %sext_ln127_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1208 'mul' 'mul_ln127_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 1.29>
ST_50 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln127_74 = sext i16 %Weights_load_124" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1209 'sext' 'sext_ln127_74' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1210 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_64 = add i24 %shl_ln127_31, i24 %mul_ln127_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1210 'add' 'add_ln127_64' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1211 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_66)   --->   "%mul_ln127_34 = mul i24 %sext_ln127_67, i24 %sext_ln127_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1211 'mul' 'mul_ln127_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_64, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1212 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1213 [1/1] (0.00ns)   --->   "%shl_ln127_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_202, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1213 'bitconcatenate' 'shl_ln127_32' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1214 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_66 = add i24 %shl_ln127_32, i24 %mul_ln127_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1214 'add' 'add_ln127_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1215 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_68)   --->   "%mul_ln127_35 = mul i24 %sext_ln127_69, i24 %sext_ln127_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1215 'mul' 'mul_ln127_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln127_71 = sext i16 %tmp_95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1216 'sext' 'sext_ln127_71' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1217 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_70)   --->   "%mul_ln127_36 = mul i24 %sext_ln127_71, i24 %sext_ln127_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1217 'mul' 'mul_ln127_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 1.29>
ST_51 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln127_76 = sext i16 %Weights_load_125" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1218 'sext' 'sext_ln127_76' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1219 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_66 = add i24 %shl_ln127_32, i24 %mul_ln127_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1219 'add' 'add_ln127_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1220 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_68)   --->   "%mul_ln127_35 = mul i24 %sext_ln127_69, i24 %sext_ln127_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1220 'mul' 'mul_ln127_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_66, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1221 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1222 [1/1] (0.00ns)   --->   "%shl_ln127_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_203, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1222 'bitconcatenate' 'shl_ln127_33' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1223 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_68 = add i24 %shl_ln127_33, i24 %mul_ln127_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1223 'add' 'add_ln127_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1224 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_70)   --->   "%mul_ln127_36 = mul i24 %sext_ln127_71, i24 %sext_ln127_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1224 'mul' 'mul_ln127_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln127_73 = sext i16 %tmp_96" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1225 'sext' 'sext_ln127_73' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1226 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_72)   --->   "%mul_ln127_37 = mul i24 %sext_ln127_73, i24 %sext_ln127_76" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1226 'mul' 'mul_ln127_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 1.29>
ST_52 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln127_78 = sext i16 %Weights_load_126" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1227 'sext' 'sext_ln127_78' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1228 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_68 = add i24 %shl_ln127_33, i24 %mul_ln127_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1228 'add' 'add_ln127_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1229 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_70)   --->   "%mul_ln127_36 = mul i24 %sext_ln127_71, i24 %sext_ln127_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1229 'mul' 'mul_ln127_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_68, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1230 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1231 [1/1] (0.00ns)   --->   "%shl_ln127_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_205, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1231 'bitconcatenate' 'shl_ln127_34' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1232 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_70 = add i24 %shl_ln127_34, i24 %mul_ln127_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1232 'add' 'add_ln127_70' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1233 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_72)   --->   "%mul_ln127_37 = mul i24 %sext_ln127_73, i24 %sext_ln127_76" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1233 'mul' 'mul_ln127_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln127_75 = sext i16 %tmp_97" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1234 'sext' 'sext_ln127_75' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1235 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_74)   --->   "%mul_ln127_38 = mul i24 %sext_ln127_75, i24 %sext_ln127_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1235 'mul' 'mul_ln127_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 1.29>
ST_53 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln127_79 = sext i16 %Weights_load_127" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1236 'sext' 'sext_ln127_79' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1237 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_70 = add i24 %shl_ln127_34, i24 %mul_ln127_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1237 'add' 'add_ln127_70' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1238 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_72)   --->   "%mul_ln127_37 = mul i24 %sext_ln127_73, i24 %sext_ln127_76" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1238 'mul' 'mul_ln127_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_70, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1239 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1240 [1/1] (0.00ns)   --->   "%shl_ln127_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_207, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1240 'bitconcatenate' 'shl_ln127_35' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1241 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_72 = add i24 %shl_ln127_35, i24 %mul_ln127_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1241 'add' 'add_ln127_72' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1242 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_74)   --->   "%mul_ln127_38 = mul i24 %sext_ln127_75, i24 %sext_ln127_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1242 'mul' 'mul_ln127_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln127_77 = sext i16 %tmp_98" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1243 'sext' 'sext_ln127_77' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1244 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_76)   --->   "%mul_ln127_39 = mul i24 %sext_ln127_77, i24 %sext_ln127_79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1244 'mul' 'mul_ln127_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 1.29>
ST_54 : Operation 1245 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_72 = add i24 %shl_ln127_35, i24 %mul_ln127_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1245 'add' 'add_ln127_72' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1246 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_74)   --->   "%mul_ln127_38 = mul i24 %sext_ln127_75, i24 %sext_ln127_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1246 'mul' 'mul_ln127_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_72, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1247 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1248 [1/1] (0.00ns)   --->   "%shl_ln127_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_208, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1248 'bitconcatenate' 'shl_ln127_36' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1249 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_74 = add i24 %shl_ln127_36, i24 %mul_ln127_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1249 'add' 'add_ln127_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1250 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_76)   --->   "%mul_ln127_39 = mul i24 %sext_ln127_77, i24 %sext_ln127_79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1250 'mul' 'mul_ln127_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 1.29>
ST_55 : Operation 1251 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_74 = add i24 %shl_ln127_36, i24 %mul_ln127_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1251 'add' 'add_ln127_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1252 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_76)   --->   "%mul_ln127_39 = mul i24 %sext_ln127_77, i24 %sext_ln127_79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1252 'mul' 'mul_ln127_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_74, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1253 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1254 [1/1] (0.00ns)   --->   "%shl_ln127_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_210, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1254 'bitconcatenate' 'shl_ln127_37' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1255 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_76 = add i24 %shl_ln127_37, i24 %mul_ln127_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1255 'add' 'add_ln127_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 3.09>
ST_56 : Operation 1256 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_119_1_loop_for_ap_4_str"   --->   Operation 1256 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1257 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 1257 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1258 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i227 = sext i16 %Weights_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1258 'sext' 'conv_i_i16_i86_i227' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1259 [1/1] (0.00ns)   --->   "%specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1259 'specpipeline' 'specpipeline_ln121' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1260 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_76 = add i24 %shl_ln127_37, i24 %mul_ln127_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1260 'add' 'add_ln127_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_76, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1261 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i16 %trunc_ln" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1262 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1263 [1/1] (0.85ns)   --->   "%add_ln129 = add i17 %sext_ln129, i17 %conv_i_i16_i86_i227" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1263 'add' 'add_ln129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln129, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1264 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i11 %add_ln129_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1265 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1266 [1/1] (0.00ns)   --->   "%OutConv4_addr = getelementptr i16 %OutConv4, i64 0, i64 %zext_ln129" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1266 'getelementptr' 'OutConv4_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1267 [1/1] (0.85ns)   --->   "%add_ln129_2 = add i16 %Weights_load, i16 %trunc_ln" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1267 'add' 'add_ln129_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1268 [1/1] (0.35ns)   --->   "%select_ln129 = select i1 %tmp_211, i16 0, i16 %add_ln129_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1268 'select' 'select_ln129' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1269 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln129 = store i16 %select_ln129, i11 %OutConv4_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1269 'store' 'store_ln129' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_56 : Operation 1270 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body4.i230" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42]   --->   Operation 1270 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.310ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln121', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) of constant 0 on local variable 'y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42 [12]  (0.427 ns)
	'load' operation 7 bit ('y_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on local variable 'y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln121', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [24]  (0.773 ns)
	'select' operation 7 bit ('select_ln119', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [25]  (0.360 ns)
	'add' operation 7 bit ('add_ln127', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [271]  (0.773 ns)
	'mul' operation 15 bit ('mul_ln127_40', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [273]  (1.740 ns)
	'getelementptr' operation 8 bit ('OutPadConv4_addr_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [276]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv4_load_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'OutPadConv4' [279]  (1.237 ns)

 <State 2>: 3.750ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln127_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [288]  (0.773 ns)
	'mul' operation 15 bit ('mul_ln127_41', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [290]  (1.740 ns)
	'getelementptr' operation 8 bit ('OutPadConv4_addr_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [293]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv4_load_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'OutPadConv4' [296]  (1.237 ns)

 <State 3>: 3.766ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln121', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [254]  (1.740 ns)
	'add' operation 5 bit ('add_ln127_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [305]  (0.789 ns)
	'getelementptr' operation 8 bit ('OutPadConv4_addr_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [307]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv4_load_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'OutPadConv4' [310]  (1.237 ns)

 <State 4>: 3.750ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln127_6', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [319]  (0.773 ns)
	'mul' operation 15 bit ('mul_ln127_42', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [321]  (1.740 ns)
	'getelementptr' operation 8 bit ('OutPadConv4_addr_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [324]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv4_load_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'OutPadConv4' [327]  (1.237 ns)

 <State 5>: 2.875ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln127_20', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [429]  (0.765 ns)
	'mul' operation 17 bit ('mul_ln127_46', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [431]  (2.110 ns)

 <State 6>: 2.875ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln127_22', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [446]  (0.765 ns)
	'mul' operation 17 bit ('mul_ln127_47', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [448]  (2.110 ns)

 <State 7>: 2.875ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln127_26', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [477]  (0.765 ns)
	'mul' operation 17 bit ('mul_ln127_48', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [479]  (2.110 ns)

 <State 8>: 2.140ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln127_51', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [558]  (2.140 ns)

 <State 9>: 2.916ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln127_39', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [587]  (0.776 ns)
	'mul' operation 19 bit ('mul_ln127_52', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [589]  (2.140 ns)

 <State 10>: 2.916ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln127_41', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [604]  (0.776 ns)
	'mul' operation 19 bit ('mul_ln127_53', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [606]  (2.140 ns)

 <State 11>: 4.422ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln121', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [260]  (1.615 ns)
	'sparsemux' operation 16 bit ('tmp_59', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [268]  (0.427 ns)
	'mul' operation 24 bit ('mul_ln127', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [270]  (2.380 ns)

 <State 12>: 2.916ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln127_45', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [635]  (0.776 ns)
	'mul' operation 19 bit ('mul_ln127_54', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [637]  (2.140 ns)

 <State 13>: 2.905ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln127_49', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [666]  (0.765 ns)
	'mul' operation 19 bit ('mul_ln127_55', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [669]  (2.140 ns)

 <State 14>: 2.905ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln127_51', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [684]  (0.765 ns)
	'mul' operation 19 bit ('mul_ln127_56', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [687]  (2.140 ns)

 <State 15>: 2.905ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln127_55', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [716]  (0.765 ns)
	'mul' operation 19 bit ('mul_ln127_57', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [719]  (2.140 ns)

 <State 16>: 2.975ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln127_69', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [828]  (0.787 ns)
	'mul' operation 21 bit ('mul_ln127_61', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [830]  (2.188 ns)

 <State 17>: 2.975ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln127_71', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [845]  (0.787 ns)
	'mul' operation 21 bit ('mul_ln127_62', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [847]  (2.188 ns)

 <State 18>: 2.975ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln127_75', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [877]  (0.787 ns)
	'mul' operation 21 bit ('mul_ln127_63', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [879]  (2.188 ns)

 <State 19>: 2.010ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln127_67', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [813]  (0.773 ns)
	'getelementptr' operation 8 bit ('OutPadConv4_addr_35', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [816]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv4_load_35', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'OutPadConv4' [819]  (1.237 ns)

 <State 20>: 1.664ns
The critical path consists of the following:
	'load' operation 16 bit ('OutPadConv4_load_34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'OutPadConv4' [804]  (1.237 ns)
	'sparsemux' operation 16 bit ('tmp_93', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [807]  (0.427 ns)

 <State 21>: 2.010ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln127_73', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [862]  (0.773 ns)
	'getelementptr' operation 8 bit ('OutPadConv4_addr_38', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [865]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv4_load_38', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'OutPadConv4' [868]  (1.237 ns)

 <State 22>: 1.664ns
The critical path consists of the following:
	'load' operation 16 bit ('OutPadConv4_load_38', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'OutPadConv4' [868]  (1.237 ns)
	'sparsemux' operation 16 bit ('tmp_97', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [871]  (0.427 ns)

 <State 23>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[445] ('mul_ln127_11', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [442]  (0.996 ns)

 <State 24>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[428] ('add_ln127_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [428]  (0.645 ns)
	'add' operation 24 bit of DSP[445] ('add_ln127_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [445]  (0.645 ns)

 <State 25>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[445] ('add_ln127_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [445]  (0.645 ns)
	'add' operation 24 bit of DSP[462] ('add_ln127_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [462]  (0.645 ns)

 <State 26>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[462] ('add_ln127_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [462]  (0.645 ns)
	'add' operation 24 bit of DSP[476] ('add_ln127_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [476]  (0.645 ns)

 <State 27>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[476] ('add_ln127_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [476]  (0.645 ns)
	'add' operation 24 bit of DSP[493] ('add_ln127_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [493]  (0.645 ns)

 <State 28>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[493] ('add_ln127_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [493]  (0.645 ns)
	'add' operation 24 bit of DSP[507] ('add_ln127_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [507]  (0.645 ns)

 <State 29>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[507] ('add_ln127_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [507]  (0.645 ns)
	'add' operation 24 bit of DSP[524] ('add_ln127_31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [524]  (0.645 ns)

 <State 30>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[524] ('add_ln127_31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [524]  (0.645 ns)
	'add' operation 24 bit of DSP[541] ('add_ln127_33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [541]  (0.645 ns)

 <State 31>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[541] ('add_ln127_33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [541]  (0.645 ns)
	'add' operation 24 bit of DSP[555] ('add_ln127_35', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [555]  (0.645 ns)

 <State 32>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[555] ('add_ln127_35', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [555]  (0.645 ns)
	'add' operation 24 bit of DSP[572] ('add_ln127_36', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [572]  (0.645 ns)

 <State 33>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('arrayidx32_sum_4_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [163]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_111', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [165]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_111', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [166]  (1.237 ns)

 <State 34>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_111', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [166]  (1.237 ns)
	'mul' operation 24 bit of DSP[634] ('mul_ln127_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [631]  (0.996 ns)

 <State 35>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [171]  (1.237 ns)
	'mul' operation 24 bit of DSP[651] ('mul_ln127_24', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [648]  (0.996 ns)

 <State 36>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('arrayidx32_sum_5_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [188]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_116', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [190]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_116', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [191]  (1.237 ns)

 <State 37>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('arrayidx32_sum_6', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [198]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_118', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [200]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_118', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [201]  (1.237 ns)

 <State 38>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('arrayidx32_sum_6_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [208]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_120', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [210]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_120', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [211]  (1.237 ns)

 <State 39>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('arrayidx32_sum_6_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [218]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_122', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [220]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_122', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [221]  (1.237 ns)

 <State 40>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('arrayidx32_sum_7_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [228]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_124', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [230]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_124', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [231]  (1.237 ns)

 <State 41>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('arrayidx32_sum_7_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [238]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_126', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [240]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_126', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [241]  (1.237 ns)

 <State 42>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('arrayidx31_sum', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [34]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [36]  (0.000 ns)
	'load' operation 16 bit ('Weights_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [37]  (1.237 ns)

 <State 43>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' [37]  (1.237 ns)

 <State 44>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[747] ('mul_ln127_30', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [744]  (0.996 ns)

 <State 45>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[747] ('mul_ln127_30', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [744]  (0.996 ns)

 <State 46>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[764] ('mul_ln127_31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [761]  (0.996 ns)

 <State 47>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[747] ('add_ln127_58', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [747]  (0.645 ns)
	'add' operation 24 bit of DSP[764] ('add_ln127_60', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [764]  (0.645 ns)

 <State 48>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[764] ('add_ln127_60', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [764]  (0.645 ns)
	'add' operation 24 bit of DSP[781] ('add_ln127_62', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [781]  (0.645 ns)

 <State 49>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[781] ('add_ln127_62', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [781]  (0.645 ns)
	'add' operation 24 bit of DSP[795] ('add_ln127_64', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [795]  (0.645 ns)

 <State 50>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[795] ('add_ln127_64', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [795]  (0.645 ns)
	'add' operation 24 bit of DSP[812] ('add_ln127_66', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [812]  (0.645 ns)

 <State 51>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[812] ('add_ln127_66', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [812]  (0.645 ns)
	'add' operation 24 bit of DSP[827] ('add_ln127_68', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [827]  (0.645 ns)

 <State 52>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[827] ('add_ln127_68', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [827]  (0.645 ns)
	'add' operation 24 bit of DSP[844] ('add_ln127_70', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [844]  (0.645 ns)

 <State 53>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[844] ('add_ln127_70', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [844]  (0.645 ns)
	'add' operation 24 bit of DSP[861] ('add_ln127_72', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [861]  (0.645 ns)

 <State 54>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[861] ('add_ln127_72', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [861]  (0.645 ns)
	'add' operation 24 bit of DSP[876] ('add_ln127_74', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [876]  (0.645 ns)

 <State 55>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[876] ('add_ln127_74', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [876]  (0.645 ns)
	'add' operation 24 bit of DSP[893] ('add_ln127_76', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [893]  (0.645 ns)

 <State 56>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[893] ('add_ln127_76', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [893]  (0.645 ns)
	'add' operation 16 bit ('add_ln129_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [901]  (0.853 ns)
	'select' operation 16 bit ('select_ln129', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) [902]  (0.357 ns)
	'store' operation 0 bit ('store_ln129', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) of variable 'select_ln129', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42 on array 'OutConv4' [903]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
