\hypertarget{fam15h_8hh_source}{}\doxysection{fam15h.\+hh}
\label{fam15h_8hh_source}\index{fam15h.hh@{fam15h.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::amd64::fam15h\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} fam15h : uint64\_t \{}
\DoxyCodeLine{00004         DISPATCHED\_FPU\_OPS = 0x0, \textcolor{comment}{// FPU Pipe Assignment}}
\DoxyCodeLine{00005         DISPATCHED\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM15H\_DISPATCHED\_FPU\_OPS\_\_OPS\_PIPE0 = 0x1, \textcolor{comment}{// Total number uops assigned to Pipe 0}}
\DoxyCodeLine{00006         DISPATCHED\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM15H\_DISPATCHED\_FPU\_OPS\_\_OPS\_PIPE1 = 0x2, \textcolor{comment}{// Total number uops assigned to Pipe 1}}
\DoxyCodeLine{00007         DISPATCHED\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM15H\_DISPATCHED\_FPU\_OPS\_\_OPS\_PIPE2 = 0x4, \textcolor{comment}{// Total number uops assigned to Pipe 2}}
\DoxyCodeLine{00008         DISPATCHED\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM15H\_DISPATCHED\_FPU\_OPS\_\_OPS\_PIPE3 = 0x8, \textcolor{comment}{// Total number uops assigned to Pipe 3}}
\DoxyCodeLine{00009         DISPATCHED\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM15H\_DISPATCHED\_FPU\_OPS\_\_OPS\_DUAL\_PIPE0 = 0x10, \textcolor{comment}{// Total number dual-\/pipe uops assigned to Pipe 0}}
\DoxyCodeLine{00010         DISPATCHED\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM15H\_DISPATCHED\_FPU\_OPS\_\_OPS\_DUAL\_PIPE1 = 0x20, \textcolor{comment}{// Total number dual-\/pipe uops assigned to Pipe 1}}
\DoxyCodeLine{00011         DISPATCHED\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM15H\_DISPATCHED\_FPU\_OPS\_\_OPS\_DUAL\_PIPE2 = 0x40, \textcolor{comment}{// Total number dual-\/pipe uops assigned to Pipe 2}}
\DoxyCodeLine{00012         DISPATCHED\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM15H\_DISPATCHED\_FPU\_OPS\_\_OPS\_DUAL\_PIPE3 = 0x80, \textcolor{comment}{// Total number dual-\/pipe uops assigned to Pipe 3}}
\DoxyCodeLine{00013         DISPATCHED\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM15H\_DISPATCHED\_FPU\_OPS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00014         CYCLES\_FPU\_EMPTY = 0x1, \textcolor{comment}{// FP Scheduler Empty}}
\DoxyCodeLine{00015         RETIRED\_SSE\_OPS = 0x3, \textcolor{comment}{// Retired SSE/BNI Ops}}
\DoxyCodeLine{00016         RETIRED\_SSE\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SSE\_OPS\_\_SINGLE\_ADD\_SUB\_OPS = 0x1, \textcolor{comment}{// Single-\/precision add/subtract FLOPS}}
\DoxyCodeLine{00017         RETIRED\_SSE\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SSE\_OPS\_\_SINGLE\_MUL\_OPS = 0x2, \textcolor{comment}{// Single-\/precision multiply FLOPS}}
\DoxyCodeLine{00018         RETIRED\_SSE\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SSE\_OPS\_\_SINGLE\_DIV\_OPS = 0x4, \textcolor{comment}{// Single-\/precision divide/square root FLOPS}}
\DoxyCodeLine{00019         RETIRED\_SSE\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SSE\_OPS\_\_SINGLE\_MUL\_ADD\_OPS = 0x8, \textcolor{comment}{// Single precision multiply-\/add FLOPS. Multiply-\/add counts as 2 FLOPS}}
\DoxyCodeLine{00020         RETIRED\_SSE\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SSE\_OPS\_\_DOUBLE\_ADD\_SUB\_OPS = 0x10, \textcolor{comment}{// Double precision add/subtract FLOPS}}
\DoxyCodeLine{00021         RETIRED\_SSE\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SSE\_OPS\_\_DOUBLE\_MUL\_OPS = 0x20, \textcolor{comment}{// Double precision multiply FLOPS}}
\DoxyCodeLine{00022         RETIRED\_SSE\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SSE\_OPS\_\_DOUBLE\_DIV\_OPS = 0x40, \textcolor{comment}{// Double precision divide/square root FLOPS}}
\DoxyCodeLine{00023         RETIRED\_SSE\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SSE\_OPS\_\_DOUBLE\_MUL\_ADD\_OPS = 0x80, \textcolor{comment}{// Double precision multiply-\/add FLOPS. Multiply-\/add counts as 2 FLOPS}}
\DoxyCodeLine{00024         RETIRED\_SSE\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SSE\_OPS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00025         MOVE\_SCALAR\_OPTIMIZATION = 0x4, \textcolor{comment}{// Number of Move Elimination and Scalar Op Optimization}}
\DoxyCodeLine{00026         MOVE\_SCALAR\_OPTIMIZATION\_\_MASK\_\_AMD64\_FAM15H\_MOVE\_SCALAR\_OPTIMIZATION\_\_SSE\_MOVE\_OPS = 0x1, \textcolor{comment}{// Number of SSE Move Ops}}
\DoxyCodeLine{00027         MOVE\_SCALAR\_OPTIMIZATION\_\_MASK\_\_AMD64\_FAM15H\_MOVE\_SCALAR\_OPTIMIZATION\_\_SSE\_MOVE\_OPS\_ELIM = 0x2, \textcolor{comment}{// Number of SSE Move Ops eliminated}}
\DoxyCodeLine{00028         MOVE\_SCALAR\_OPTIMIZATION\_\_MASK\_\_AMD64\_FAM15H\_MOVE\_SCALAR\_OPTIMIZATION\_\_OPT\_CAND = 0x4, \textcolor{comment}{// Number of Ops that are candidates for optimization (Z-\/bit set or pass)}}
\DoxyCodeLine{00029         MOVE\_SCALAR\_OPTIMIZATION\_\_MASK\_\_AMD64\_FAM15H\_MOVE\_SCALAR\_OPTIMIZATION\_\_SCALAR\_OPS\_OPTIMIZED = 0x8, \textcolor{comment}{// Number of Scalar ops optimized}}
\DoxyCodeLine{00030         MOVE\_SCALAR\_OPTIMIZATION\_\_MASK\_\_AMD64\_FAM15H\_MOVE\_SCALAR\_OPTIMIZATION\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00031         RETIRED\_SERIALIZING\_OPS = 0x5, \textcolor{comment}{// Retired Serializing Ops}}
\DoxyCodeLine{00032         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_RETIRED = 0x1, \textcolor{comment}{// SSE bottom-\/executing uops retired}}
\DoxyCodeLine{00033         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_MISPREDICTED = 0x2, \textcolor{comment}{// SSE control word mispredict traps due to mispredictions}}
\DoxyCodeLine{00034         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SERIALIZING\_OPS\_\_X87\_RETIRED = 0x4, \textcolor{comment}{// X87 bottom-\/executing uops retired}}
\DoxyCodeLine{00035         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SERIALIZING\_OPS\_\_X87\_MISPREDICTED = 0x8, \textcolor{comment}{// X87 control word mispredict traps due to mispredictions}}
\DoxyCodeLine{00036         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_SERIALIZING\_OPS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00037         BOTTOM\_EXECUTE\_OP = 0x6, \textcolor{comment}{// Number of Cycles that a Bottom-\/Execute uop is in the FP Scheduler}}
\DoxyCodeLine{00038         SEGMENT\_REGISTER\_LOADS = 0x20, \textcolor{comment}{// Segment Register Loads}}
\DoxyCodeLine{00039         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM15H\_SEGMENT\_REGISTER\_LOADS\_\_ES = 0x1, \textcolor{comment}{// ES}}
\DoxyCodeLine{00040         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM15H\_SEGMENT\_REGISTER\_LOADS\_\_CS = 0x2, \textcolor{comment}{// CS}}
\DoxyCodeLine{00041         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM15H\_SEGMENT\_REGISTER\_LOADS\_\_SS = 0x4, \textcolor{comment}{// SS}}
\DoxyCodeLine{00042         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM15H\_SEGMENT\_REGISTER\_LOADS\_\_DS = 0x8, \textcolor{comment}{// DS}}
\DoxyCodeLine{00043         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM15H\_SEGMENT\_REGISTER\_LOADS\_\_FS = 0x10, \textcolor{comment}{// FS}}
\DoxyCodeLine{00044         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM15H\_SEGMENT\_REGISTER\_LOADS\_\_GS = 0x20, \textcolor{comment}{// GS}}
\DoxyCodeLine{00045         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM15H\_SEGMENT\_REGISTER\_LOADS\_\_HS = 0x40, \textcolor{comment}{// HS}}
\DoxyCodeLine{00046         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM15H\_SEGMENT\_REGISTER\_LOADS\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00047         PIPELINE\_RESTART\_DUE\_TO\_SELF\_MODIFYING\_CODE = 0x21, \textcolor{comment}{// Pipeline Restart Due to Self-\/Modifying Code}}
\DoxyCodeLine{00048         PIPELINE\_RESTART\_DUE\_TO\_PROBE\_HIT = 0x22, \textcolor{comment}{// Pipeline Restart Due to Probe Hit}}
\DoxyCodeLine{00049         LOAD\_Q\_STORE\_Q\_FULL = 0x23, \textcolor{comment}{// Load Queue/Store Queue Full}}
\DoxyCodeLine{00050         LOAD\_Q\_STORE\_Q\_FULL\_\_MASK\_\_AMD64\_FAM15H\_LOAD\_Q\_STORE\_Q\_FULL\_\_LOAD\_QUEUE = 0x1, \textcolor{comment}{// The number of cycles that the load buffer is full}}
\DoxyCodeLine{00051         LOAD\_Q\_STORE\_Q\_FULL\_\_MASK\_\_AMD64\_FAM15H\_LOAD\_Q\_STORE\_Q\_FULL\_\_STORE\_QUEUE = 0x2, \textcolor{comment}{// The number of cycles that the store buffer is full}}
\DoxyCodeLine{00052         LOAD\_Q\_STORE\_Q\_FULL\_\_MASK\_\_AMD64\_FAM15H\_LOAD\_Q\_STORE\_Q\_FULL\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00053         LOCKED\_OPS = 0x24, \textcolor{comment}{// Locked Operations}}
\DoxyCodeLine{00054         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM15H\_LOCKED\_OPS\_\_EXECUTED = 0x1, \textcolor{comment}{// Number of locked instructions executed}}
\DoxyCodeLine{00055         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM15H\_LOCKED\_OPS\_\_CYCLES\_NON\_SPECULATIVE\_PHASE = 0x4, \textcolor{comment}{// Number of cycles spent in non-\/speculative phase}}
\DoxyCodeLine{00056         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM15H\_LOCKED\_OPS\_\_CYCLES\_WAITING = 0x8, \textcolor{comment}{// Number of cycles spent in non-\/speculative phase}}
\DoxyCodeLine{00057         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM15H\_LOCKED\_OPS\_\_ALL = 0xd, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00058         RETIRED\_CLFLUSH\_INSTRUCTIONS = 0x26, \textcolor{comment}{// Retired CLFLUSH Instructions}}
\DoxyCodeLine{00059         RETIRED\_CPUID\_INSTRUCTIONS = 0x27, \textcolor{comment}{// Retired CPUID Instructions}}
\DoxyCodeLine{00060         CANCELLED\_STORE\_TO\_LOAD = 0x2a, \textcolor{comment}{// Canceled Store to Load Forward Operations}}
\DoxyCodeLine{00061         CANCELLED\_STORE\_TO\_LOAD\_\_MASK\_\_AMD64\_FAM15H\_CANCELLED\_STORE\_TO\_LOAD\_\_SIZE\_ADDRESS\_MISMATCHES = 0x1, \textcolor{comment}{// Store is smaller than load or different starting byte but partial overlap}}
\DoxyCodeLine{00062         CANCELLED\_STORE\_TO\_LOAD\_\_MASK\_\_AMD64\_FAM15H\_CANCELLED\_STORE\_TO\_LOAD\_\_ALL = 0x1, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00063         SMIS\_RECEIVED = 0x2b, \textcolor{comment}{// SMIs Received}}
\DoxyCodeLine{00064         DATA\_CACHE\_ACCESSES = 0x40, \textcolor{comment}{// Data Cache Accesses}}
\DoxyCodeLine{00065         DATA\_CACHE\_MISSES = 0x41, \textcolor{comment}{// Data Cache Misses}}
\DoxyCodeLine{00066         DATA\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM15H\_DATA\_CACHE\_MISSES\_\_DC\_MISS\_STREAMING\_STORE = 0x1, \textcolor{comment}{// First data cache miss or streaming store to a 64B cache line}}
\DoxyCodeLine{00067         DATA\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM15H\_DATA\_CACHE\_MISSES\_\_STREAMING\_STORE = 0x2, \textcolor{comment}{// First streaming store to a 64B cache line}}
\DoxyCodeLine{00068         DATA\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM15H\_DATA\_CACHE\_MISSES\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00069         DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE = 0x42, \textcolor{comment}{// Data Cache Refills from L2 or System}}
\DoxyCodeLine{00070         DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM15H\_DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE\_\_GOOD = 0x1, \textcolor{comment}{// Fill with good data. (Final valid status is valid)}}
\DoxyCodeLine{00071         DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM15H\_DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE\_\_INVALID = 0x2, \textcolor{comment}{// Early valid status turned out to be invalid}}
\DoxyCodeLine{00072         DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM15H\_DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE\_\_POISON = 0x4, \textcolor{comment}{// Fill with poison data}}
\DoxyCodeLine{00073         DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM15H\_DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE\_\_READ\_ERROR = 0x8, \textcolor{comment}{// Fill with read data error}}
\DoxyCodeLine{00074         DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM15H\_DATA\_CACHE\_REFILLS\_FROM\_L2\_OR\_NORTHBRIDGE\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00075         DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE = 0x43, \textcolor{comment}{// Data Cache Refills from System}}
\DoxyCodeLine{00076         UNIFIED\_TLB\_HIT = 0x45, \textcolor{comment}{// Unified TLB Hit}}
\DoxyCodeLine{00077         UNIFIED\_TLB\_HIT\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_HIT\_\_4K\_DATA = 0x1, \textcolor{comment}{// 4 KB unified TLB hit for data}}
\DoxyCodeLine{00078         UNIFIED\_TLB\_HIT\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_HIT\_\_2M\_DATA = 0x2, \textcolor{comment}{// 2 MB unified TLB hit for data}}
\DoxyCodeLine{00079         UNIFIED\_TLB\_HIT\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_HIT\_\_1G\_DATA = 0x4, \textcolor{comment}{// 1 GB unified TLB hit for data}}
\DoxyCodeLine{00080         UNIFIED\_TLB\_HIT\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_HIT\_\_4K\_INST = 0x10, \textcolor{comment}{// 4 KB unified TLB hit for instruction}}
\DoxyCodeLine{00081         UNIFIED\_TLB\_HIT\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_HIT\_\_2M\_INST = 0x20, \textcolor{comment}{// 2 MB unified TLB hit for instruction}}
\DoxyCodeLine{00082         UNIFIED\_TLB\_HIT\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_HIT\_\_1G\_INST = 0x40, \textcolor{comment}{// 1 GB unified TLB hit for instruction}}
\DoxyCodeLine{00083         UNIFIED\_TLB\_HIT\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_HIT\_\_ALL = 0x77, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00084         UNIFIED\_TLB\_MISS = 0x46, \textcolor{comment}{// Unified TLB Miss}}
\DoxyCodeLine{00085         UNIFIED\_TLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_MISS\_\_4K\_DATA = 0x1, \textcolor{comment}{// 4 KB unified TLB miss for data}}
\DoxyCodeLine{00086         UNIFIED\_TLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_MISS\_\_2M\_DATA = 0x2, \textcolor{comment}{// 2 MB unified TLB miss for data}}
\DoxyCodeLine{00087         UNIFIED\_TLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_MISS\_\_1GB\_DATA = 0x4, \textcolor{comment}{// 1 GB unified TLB miss for data}}
\DoxyCodeLine{00088         UNIFIED\_TLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_MISS\_\_4K\_INST = 0x10, \textcolor{comment}{// 4 KB unified TLB miss for instruction}}
\DoxyCodeLine{00089         UNIFIED\_TLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_MISS\_\_2M\_INST = 0x20, \textcolor{comment}{// 2 MB unified TLB miss for instruction}}
\DoxyCodeLine{00090         UNIFIED\_TLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_MISS\_\_1G\_INST = 0x40, \textcolor{comment}{// 1 GB unified TLB miss for instruction}}
\DoxyCodeLine{00091         UNIFIED\_TLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_UNIFIED\_TLB\_MISS\_\_ALL = 0x77, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00092         MISALIGNED\_ACCESSES = 0x47, \textcolor{comment}{// Misaligned Accesses}}
\DoxyCodeLine{00093         PREFETCH\_INSTRUCTIONS\_DISPATCHED = 0x4b, \textcolor{comment}{// Prefetch Instructions Dispatched}}
\DoxyCodeLine{00094         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM15H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_LOAD = 0x1, \textcolor{comment}{// Load (Prefetch}}
\DoxyCodeLine{00095         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM15H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_STORE = 0x2, \textcolor{comment}{// Store (PrefetchW)}}
\DoxyCodeLine{00096         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM15H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_NTA = 0x4, \textcolor{comment}{// NTA (PrefetchNTA)}}
\DoxyCodeLine{00097         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM15H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00098         INEFFECTIVE\_SW\_PREFETCHES = 0x52, \textcolor{comment}{// Ineffective Software Prefetches}}
\DoxyCodeLine{00099         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM15H\_INEFFECTIVE\_SW\_PREFETCHES\_\_SW\_PREFETCH\_HIT\_IN\_L1 = 0x1, \textcolor{comment}{// Software prefetch hit in the L1}}
\DoxyCodeLine{00100         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM15H\_INEFFECTIVE\_SW\_PREFETCHES\_\_SW\_PREFETCH\_HIT\_IN\_L2 = 0x8, \textcolor{comment}{// Software prefetch hit in the L2}}
\DoxyCodeLine{00101         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM15H\_INEFFECTIVE\_SW\_PREFETCHES\_\_ALL = 0x9, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00102         MEMORY\_REQUESTS = 0x65, \textcolor{comment}{// Memory Requests by Type}}
\DoxyCodeLine{00103         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_MEMORY\_REQUESTS\_\_NON\_CACHEABLE = 0x1, \textcolor{comment}{// Requests to non-\/cacheable (UC) memory}}
\DoxyCodeLine{00104         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_MEMORY\_REQUESTS\_\_WRITE\_COMBINING = 0x2, \textcolor{comment}{// Requests to non-\/cacheable (WC}}
\DoxyCodeLine{00105         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_MEMORY\_REQUESTS\_\_STREAMING\_STORE = 0x80, \textcolor{comment}{// Requests to non-\/cacheable (WC+/SS}}
\DoxyCodeLine{00106         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_MEMORY\_REQUESTS\_\_ALL = 0x83, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00107         DATA\_PREFETCHER = 0x67, \textcolor{comment}{// Data Prefetcher}}
\DoxyCodeLine{00108         DATA\_PREFETCHER\_\_MASK\_\_AMD64\_FAM15H\_DATA\_PREFETCHER\_\_ATTEMPTED = 0x2, \textcolor{comment}{// Prefetch attempts}}
\DoxyCodeLine{00109         DATA\_PREFETCHER\_\_MASK\_\_AMD64\_FAM15H\_DATA\_PREFETCHER\_\_ALL = 0x2, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00110         MAB\_REQS = 0x68, \textcolor{comment}{// MAB Requests}}
\DoxyCodeLine{00111         MAB\_REQS\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_0 = 0x1, \textcolor{comment}{// Buffer entry index bit 0}}
\DoxyCodeLine{00112         MAB\_REQS\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_1 = 0x2, \textcolor{comment}{// Buffer entry index bit 1}}
\DoxyCodeLine{00113         MAB\_REQS\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_2 = 0x4, \textcolor{comment}{// Buffer entry index bit 2}}
\DoxyCodeLine{00114         MAB\_REQS\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_3 = 0x8, \textcolor{comment}{// Buffer entry index bit 3}}
\DoxyCodeLine{00115         MAB\_REQS\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_4 = 0x10, \textcolor{comment}{// Buffer entry index bit 4}}
\DoxyCodeLine{00116         MAB\_REQS\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_5 = 0x20, \textcolor{comment}{// Buffer entry index bit 5}}
\DoxyCodeLine{00117         MAB\_REQS\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_6 = 0x40, \textcolor{comment}{// Buffer entry index bit 6}}
\DoxyCodeLine{00118         MAB\_REQS\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_7 = 0x80, \textcolor{comment}{// Buffer entry index bit 7}}
\DoxyCodeLine{00119         MAB\_REQS\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00120         MAB\_WAIT = 0x69, \textcolor{comment}{// MAB Wait Cycles}}
\DoxyCodeLine{00121         MAB\_WAIT\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_0 = 0x1, \textcolor{comment}{// Buffer entry index bit 0}}
\DoxyCodeLine{00122         MAB\_WAIT\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_1 = 0x2, \textcolor{comment}{// Buffer entry index bit 1}}
\DoxyCodeLine{00123         MAB\_WAIT\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_2 = 0x4, \textcolor{comment}{// Buffer entry index bit 2}}
\DoxyCodeLine{00124         MAB\_WAIT\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_3 = 0x8, \textcolor{comment}{// Buffer entry index bit 3}}
\DoxyCodeLine{00125         MAB\_WAIT\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_4 = 0x10, \textcolor{comment}{// Buffer entry index bit 4}}
\DoxyCodeLine{00126         MAB\_WAIT\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_5 = 0x20, \textcolor{comment}{// Buffer entry index bit 5}}
\DoxyCodeLine{00127         MAB\_WAIT\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_6 = 0x40, \textcolor{comment}{// Buffer entry index bit 6}}
\DoxyCodeLine{00128         MAB\_WAIT\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_BUFFER\_BIT\_7 = 0x80, \textcolor{comment}{// Buffer entry index bit 7}}
\DoxyCodeLine{00129         MAB\_WAIT\_\_MASK\_\_AMD64\_FAM15H\_MAB\_REQS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00130         SYSTEM\_READ\_RESPONSES = 0x6c, \textcolor{comment}{// Response From System on Cache Refills}}
\DoxyCodeLine{00131         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM15H\_SYSTEM\_READ\_RESPONSES\_\_EXCLUSIVE = 0x1, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00132         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM15H\_SYSTEM\_READ\_RESPONSES\_\_MODIFIED = 0x2, \textcolor{comment}{// 0)}}
\DoxyCodeLine{00133         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM15H\_SYSTEM\_READ\_RESPONSES\_\_SHARED = 0x4, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00134         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM15H\_SYSTEM\_READ\_RESPONSES\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00135         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM15H\_SYSTEM\_READ\_RESPONSES\_\_DATA\_ERROR = 0x10, \textcolor{comment}{// Data Error}}
\DoxyCodeLine{00136         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM15H\_SYSTEM\_READ\_RESPONSES\_\_MODIFIED\_UNWRITTEN = 0x20, \textcolor{comment}{// Modified unwritten}}
\DoxyCodeLine{00137         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM15H\_SYSTEM\_READ\_RESPONSES\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00138         OCTWORD\_WRITE\_TRANSFERS = 0x6d, \textcolor{comment}{// Octwords Written to System}}
\DoxyCodeLine{00139         OCTWORD\_WRITE\_TRANSFERS\_\_MASK\_\_AMD64\_FAM15H\_OCTWORD\_WRITE\_TRANSFERS\_\_OCTWORD\_WRITE\_TRANSFER = 0x1, \textcolor{comment}{// OW write transfer}}
\DoxyCodeLine{00140         OCTWORD\_WRITE\_TRANSFERS\_\_MASK\_\_AMD64\_FAM15H\_OCTWORD\_WRITE\_TRANSFERS\_\_ALL = 0x1, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00141         CPU\_CLK\_UNHALTED = 0x76, \textcolor{comment}{// CPU Clocks not Halted}}
\DoxyCodeLine{00142         REQUESTS\_TO\_L2 = 0x7d, \textcolor{comment}{// Requests to L2 Cache}}
\DoxyCodeLine{00143         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM15H\_REQUESTS\_TO\_L2\_\_INSTRUCTIONS = 0x1, \textcolor{comment}{// IC fill}}
\DoxyCodeLine{00144         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM15H\_REQUESTS\_TO\_L2\_\_DATA = 0x2, \textcolor{comment}{// DC fill}}
\DoxyCodeLine{00145         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM15H\_REQUESTS\_TO\_L2\_\_TLB\_WALK = 0x4, \textcolor{comment}{// TLB fill (page table walks)}}
\DoxyCodeLine{00146         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM15H\_REQUESTS\_TO\_L2\_\_SNOOP = 0x8, \textcolor{comment}{// NB probe request}}
\DoxyCodeLine{00147         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM15H\_REQUESTS\_TO\_L2\_\_CANCELLED = 0x10, \textcolor{comment}{// Canceled request}}
\DoxyCodeLine{00148         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM15H\_REQUESTS\_TO\_L2\_\_PREFETCHER = 0x40, \textcolor{comment}{// L2 cache prefetcher request}}
\DoxyCodeLine{00149         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM15H\_REQUESTS\_TO\_L2\_\_ALL = 0x5f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00150         L2\_CACHE\_MISS = 0x7e, \textcolor{comment}{// L2 Cache Misses}}
\DoxyCodeLine{00151         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM15H\_L2\_CACHE\_MISS\_\_INSTRUCTIONS = 0x1, \textcolor{comment}{// IC fill}}
\DoxyCodeLine{00152         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM15H\_L2\_CACHE\_MISS\_\_DATA = 0x2, \textcolor{comment}{// DC fill (includes possible replays}}
\DoxyCodeLine{00153         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM15H\_L2\_CACHE\_MISS\_\_TLB\_WALK = 0x4, \textcolor{comment}{// TLB page table walk}}
\DoxyCodeLine{00154         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM15H\_L2\_CACHE\_MISS\_\_PREFETCHER = 0x10, \textcolor{comment}{// L2 Cache Prefetcher request}}
\DoxyCodeLine{00155         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM15H\_L2\_CACHE\_MISS\_\_ALL = 0x17, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00156         L2\_CACHE\_FILL\_WRITEBACK = 0x7f, \textcolor{comment}{// L2 Fill/Writeback}}
\DoxyCodeLine{00157         L2\_CACHE\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM15H\_L2\_CACHE\_FILL\_WRITEBACK\_\_L2\_FILLS = 0x1, \textcolor{comment}{// L2 fills from system}}
\DoxyCodeLine{00158         L2\_CACHE\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM15H\_L2\_CACHE\_FILL\_WRITEBACK\_\_L2\_WRITEBACKS = 0x2, \textcolor{comment}{// L2 Writebacks to system (Clean and Dirty)}}
\DoxyCodeLine{00159         L2\_CACHE\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM15H\_L2\_CACHE\_FILL\_WRITEBACK\_\_L2\_WRITEBACKS\_CLEAN = 0x4, \textcolor{comment}{// L2 Clean Writebacks to system}}
\DoxyCodeLine{00160         L2\_CACHE\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM15H\_L2\_CACHE\_FILL\_WRITEBACK\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00161         PAGE\_SPLINTERING = 0x165, \textcolor{comment}{// Page Splintering}}
\DoxyCodeLine{00162         PAGE\_SPLINTERING\_\_MASK\_\_AMD64\_FAM15H\_PAGE\_SPLINTERING\_\_GUEST\_LARGER = 0x1, \textcolor{comment}{// Guest page size is larger than host page size when nested paging is enabled}}
\DoxyCodeLine{00163         PAGE\_SPLINTERING\_\_MASK\_\_AMD64\_FAM15H\_PAGE\_SPLINTERING\_\_MTRR\_MISMATCH = 0x2, \textcolor{comment}{// Splintering due to MTRRs}}
\DoxyCodeLine{00164         PAGE\_SPLINTERING\_\_MASK\_\_AMD64\_FAM15H\_PAGE\_SPLINTERING\_\_HOST\_LARGER = 0x4, \textcolor{comment}{// Host page size is larger than the guest page size}}
\DoxyCodeLine{00165         PAGE\_SPLINTERING\_\_MASK\_\_AMD64\_FAM15H\_PAGE\_SPLINTERING\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00166         INSTRUCTION\_CACHE\_FETCHES = 0x80, \textcolor{comment}{// Instruction Cache Fetches}}
\DoxyCodeLine{00167         INSTRUCTION\_CACHE\_MISSES = 0x81, \textcolor{comment}{// Instruction Cache Misses}}
\DoxyCodeLine{00168         INSTRUCTION\_CACHE\_REFILLS\_FROM\_L2 = 0x82, \textcolor{comment}{// Instruction Cache Refills from L2}}
\DoxyCodeLine{00169         INSTRUCTION\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x83, \textcolor{comment}{// Instruction Cache Refills from System}}
\DoxyCodeLine{00170         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_HIT = 0x84, \textcolor{comment}{// L1 ITLB Miss}}
\DoxyCodeLine{00171         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS = 0x85, \textcolor{comment}{// L1 ITLB Miss}}
\DoxyCodeLine{00172         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_4K\_PAGE\_FETCHES = 0x1, \textcolor{comment}{// Instruction fetches to a 4 KB page}}
\DoxyCodeLine{00173         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_2M\_PAGE\_FETCHES = 0x2, \textcolor{comment}{// Instruction fetches to a 2 MB page}}
\DoxyCodeLine{00174         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_1G\_PAGE\_FETCHES = 0x4, \textcolor{comment}{// Instruction fetches to a 1 GB page}}
\DoxyCodeLine{00175         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM15H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00176         PIPELINE\_RESTART\_DUE\_TO\_INSTRUCTION\_STREAM\_PROBE = 0x86, \textcolor{comment}{// Pipeline Restart Due to Instruction Stream Probe}}
\DoxyCodeLine{00177         INSTRUCTION\_FETCH\_STALL = 0x87, \textcolor{comment}{// Instruction Fetch Stall}}
\DoxyCodeLine{00178         RETURN\_STACK\_HITS = 0x88, \textcolor{comment}{// Return Stack Hits}}
\DoxyCodeLine{00179         RETURN\_STACK\_OVERFLOWS = 0x89, \textcolor{comment}{// Return Stack Overflows}}
\DoxyCodeLine{00180         INSTRUCTION\_CACHE\_VICTIMS = 0x8b, \textcolor{comment}{// Instruction Cache Victims}}
\DoxyCodeLine{00181         INSTRUCTION\_CACHE\_INVALIDATED = 0x8c, \textcolor{comment}{// Instruction Cache Lines Invalidated}}
\DoxyCodeLine{00182         INSTRUCTION\_CACHE\_INVALIDATED\_\_MASK\_\_AMD64\_FAM15H\_INSTRUCTION\_CACHE\_INVALIDATED\_\_NON\_SMC\_PROBE\_MISS = 0x1, \textcolor{comment}{// Non-\/SMC invalidating probe that missed on in-\/flight instructions}}
\DoxyCodeLine{00183         INSTRUCTION\_CACHE\_INVALIDATED\_\_MASK\_\_AMD64\_FAM15H\_INSTRUCTION\_CACHE\_INVALIDATED\_\_NON\_SMC\_PROBE\_HIT = 0x2, \textcolor{comment}{// Non-\/SMC invalidating probe that hit on in-\/flight instructions}}
\DoxyCodeLine{00184         INSTRUCTION\_CACHE\_INVALIDATED\_\_MASK\_\_AMD64\_FAM15H\_INSTRUCTION\_CACHE\_INVALIDATED\_\_SMC\_PROBE\_MISS = 0x4, \textcolor{comment}{// SMC invalidating probe that missed on in-\/flight instructions}}
\DoxyCodeLine{00185         INSTRUCTION\_CACHE\_INVALIDATED\_\_MASK\_\_AMD64\_FAM15H\_INSTRUCTION\_CACHE\_INVALIDATED\_\_SMC\_PROBE\_HIT = 0x8, \textcolor{comment}{// SMC invalidating probe that hit on in-\/flight instructions}}
\DoxyCodeLine{00186         INSTRUCTION\_CACHE\_INVALIDATED\_\_MASK\_\_AMD64\_FAM15H\_INSTRUCTION\_CACHE\_INVALIDATED\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00187         ITLB\_RELOADS = 0x99, \textcolor{comment}{// ITLB Reloads}}
\DoxyCodeLine{00188         ITLB\_RELOADS\_ABORTED = 0x9a, \textcolor{comment}{// ITLB Reloads Aborted}}
\DoxyCodeLine{00189         RETIRED\_INSTRUCTIONS = 0xc0, \textcolor{comment}{// Retired Instructions}}
\DoxyCodeLine{00190         RETIRED\_UOPS = 0xc1, \textcolor{comment}{// Retired uops}}
\DoxyCodeLine{00191         RETIRED\_BRANCH\_INSTRUCTIONS = 0xc2, \textcolor{comment}{// Retired Branch Instructions}}
\DoxyCodeLine{00192         RETIRED\_MISPREDICTED\_BRANCH\_INSTRUCTIONS = 0xc3, \textcolor{comment}{// Retired Mispredicted Branch Instructions}}
\DoxyCodeLine{00193         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS = 0xc4, \textcolor{comment}{// Retired Taken Branch Instructions}}
\DoxyCodeLine{00194         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc5, \textcolor{comment}{// Retired Taken Branch Instructions Mispredicted}}
\DoxyCodeLine{00195         RETIRED\_FAR\_CONTROL\_TRANSFERS = 0xc6, \textcolor{comment}{// Retired Far Control Transfers}}
\DoxyCodeLine{00196         RETIRED\_BRANCH\_RESYNCS = 0xc7, \textcolor{comment}{// Retired Branch Resyncs}}
\DoxyCodeLine{00197         RETIRED\_NEAR\_RETURNS = 0xc8, \textcolor{comment}{// Retired Near Returns}}
\DoxyCodeLine{00198         RETIRED\_NEAR\_RETURNS\_MISPREDICTED = 0xc9, \textcolor{comment}{// Retired Near Returns Mispredicted}}
\DoxyCodeLine{00199         RETIRED\_INDIRECT\_BRANCHES\_MISPREDICTED = 0xca, \textcolor{comment}{// Retired Indirect Branches Mispredicted}}
\DoxyCodeLine{00200         RETIRED\_MMX\_FP\_INSTRUCTIONS = 0xcb, \textcolor{comment}{// Retired MMX/FP Instructions}}
\DoxyCodeLine{00201         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_X87 = 0x1, \textcolor{comment}{// X87 instructions}}
\DoxyCodeLine{00202         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MMX = 0x2, \textcolor{comment}{// MMX(tm) instructions}}
\DoxyCodeLine{00203         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_SSE = 0x4, \textcolor{comment}{// SSE instructions (SSE}}
\DoxyCodeLine{00204         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM15H\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00205         INTERRUPTS\_MASKED\_CYCLES = 0xcd, \textcolor{comment}{// Interrupts-\/Masked Cycles}}
\DoxyCodeLine{00206         INTERRUPTS\_MASKED\_CYCLES\_WITH\_INTERRUPT\_PENDING = 0xce, \textcolor{comment}{// Interrupts-\/Masked Cycles with Interrupt Pending}}
\DoxyCodeLine{00207         INTERRUPTS\_TAKEN = 0xcf, \textcolor{comment}{// Interrupts Taken}}
\DoxyCodeLine{00208         DECODER\_EMPTY = 0xd0, \textcolor{comment}{// Decoder Empty}}
\DoxyCodeLine{00209         DISPATCH\_STALLS = 0xd1, \textcolor{comment}{// Dispatch Stalls}}
\DoxyCodeLine{00210         DISPATCH\_STALL\_FOR\_SERIALIZATION = 0xd3, \textcolor{comment}{// Microsequencer Stall due to Serialization}}
\DoxyCodeLine{00211         DISPATCH\_STALL\_FOR\_RETIRE\_QUEUE\_FULL = 0xd5, \textcolor{comment}{// Dispatch Stall for Instruction Retire Q Full}}
\DoxyCodeLine{00212         DISPATCH\_STALL\_FOR\_INT\_SCHED\_QUEUE\_FULL = 0xd6, \textcolor{comment}{// Dispatch Stall for Integer Scheduler Queue Full}}
\DoxyCodeLine{00213         DISPATCH\_STALL\_FOR\_FPU\_FULL = 0xd7, \textcolor{comment}{// Dispatch Stall for FP Scheduler Queue Full}}
\DoxyCodeLine{00214         DISPATCH\_STALL\_FOR\_LDQ\_FULL = 0xd8, \textcolor{comment}{// Dispatch Stall for LDQ Full}}
\DoxyCodeLine{00215         MICROSEQ\_STALL\_WAITING\_FOR\_ALL\_QUIET = 0xd9, \textcolor{comment}{// Microsequencer Stall Waiting for All Quiet}}
\DoxyCodeLine{00216         FPU\_EXCEPTIONS = 0xdb, \textcolor{comment}{// FPU Exceptions}}
\DoxyCodeLine{00217         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM15H\_FPU\_EXCEPTIONS\_\_TOTAL\_FAULTS = 0x1, \textcolor{comment}{// Total microfaults}}
\DoxyCodeLine{00218         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM15H\_FPU\_EXCEPTIONS\_\_TOTAL\_TRAPS = 0x2, \textcolor{comment}{// Total microtraps}}
\DoxyCodeLine{00219         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM15H\_FPU\_EXCEPTIONS\_\_INT2EXT\_FAULTS = 0x4, \textcolor{comment}{// Int2Ext faults}}
\DoxyCodeLine{00220         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM15H\_FPU\_EXCEPTIONS\_\_EXT2INT\_FAULTS = 0x8, \textcolor{comment}{// Ext2Int faults}}
\DoxyCodeLine{00221         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM15H\_FPU\_EXCEPTIONS\_\_BYPASS\_FAULTS = 0x10, \textcolor{comment}{// Bypass faults}}
\DoxyCodeLine{00222         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM15H\_FPU\_EXCEPTIONS\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00223         DR0\_BREAKPOINTS = 0xdc, \textcolor{comment}{// DR0 Breakpoint Match}}
\DoxyCodeLine{00224         DR1\_BREAKPOINTS = 0xdd, \textcolor{comment}{// DR1 Breakpoint Match}}
\DoxyCodeLine{00225         DR2\_BREAKPOINTS = 0xde, \textcolor{comment}{// DR2 Breakpoint Match}}
\DoxyCodeLine{00226         DR3\_BREAKPOINTS = 0xdf, \textcolor{comment}{// DR3 Breakpoint Match}}
\DoxyCodeLine{00227         IBS\_OPS\_TAGGED = 0x1cf, \textcolor{comment}{// Tagged IBS Ops}}
\DoxyCodeLine{00228         IBS\_OPS\_TAGGED\_\_MASK\_\_AMD64\_FAM15H\_IBS\_OPS\_TAGGED\_\_TAGGED = 0x1, \textcolor{comment}{// Number of ops tagged by IBS}}
\DoxyCodeLine{00229         IBS\_OPS\_TAGGED\_\_MASK\_\_AMD64\_FAM15H\_IBS\_OPS\_TAGGED\_\_RETIRED = 0x2, \textcolor{comment}{// Number of ops tagged by IBS that retired}}
\DoxyCodeLine{00230         IBS\_OPS\_TAGGED\_\_MASK\_\_AMD64\_FAM15H\_IBS\_OPS\_TAGGED\_\_IGNORED = 0x4, \textcolor{comment}{// Number of times an op could not be tagged by IBS because of a previous tagged op that has not retired}}
\DoxyCodeLine{00231         IBS\_OPS\_TAGGED\_\_MASK\_\_AMD64\_FAM15H\_IBS\_OPS\_TAGGED\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00232         LS\_DISPATCH = 0x29, \textcolor{comment}{// LS Dispatch}}
\DoxyCodeLine{00233         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM15H\_LS\_DISPATCH\_\_LOADS = 0x1, \textcolor{comment}{// Loads}}
\DoxyCodeLine{00234         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM15H\_LS\_DISPATCH\_\_STORES = 0x2, \textcolor{comment}{// Stores}}
\DoxyCodeLine{00235         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM15H\_LS\_DISPATCH\_\_LOAD\_OP\_STORES = 0x4, \textcolor{comment}{// Load-\/op-\/Stores}}
\DoxyCodeLine{00236         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM15H\_LS\_DISPATCH\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00237         EXECUTED\_CLFLUSH\_INSTRUCTIONS = 0x30, \textcolor{comment}{// Executed CLFLUSH Instructions}}
\DoxyCodeLine{00238         L2\_PREFETCHER\_TRIGGER\_EVENTS = 0x16c, \textcolor{comment}{// L2 Prefetcher Trigger Events}}
\DoxyCodeLine{00239         L2\_PREFETCHER\_TRIGGER\_EVENTS\_\_MASK\_\_AMD64\_FAM15H\_L2\_PREFETCHER\_TRIGGER\_EVENTS\_\_LOAD\_L1\_MISS\_SEEN\_BY\_PREFETCHER = 0x1, \textcolor{comment}{// Load L1 miss seen by prefetcher}}
\DoxyCodeLine{00240         L2\_PREFETCHER\_TRIGGER\_EVENTS\_\_MASK\_\_AMD64\_FAM15H\_L2\_PREFETCHER\_TRIGGER\_EVENTS\_\_STORE\_L1\_MISS\_SEEN\_BY\_PREFETCHER = 0x2, \textcolor{comment}{// Store L1 miss seen by prefetcher}}
\DoxyCodeLine{00241         L2\_PREFETCHER\_TRIGGER\_EVENTS\_\_MASK\_\_AMD64\_FAM15H\_L2\_PREFETCHER\_TRIGGER\_EVENTS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00242         DISPATCH\_STALL\_FOR\_STQ\_FULL = 0x1d8, \textcolor{comment}{// Dispatch Stall for STQ Full}}
\DoxyCodeLine{00243         }
\DoxyCodeLine{00244     \};}
\DoxyCodeLine{00245 \};}
\DoxyCodeLine{00246 }
\DoxyCodeLine{00247 \textcolor{keyword}{namespace }fam15h = optkit::amd64::fam15h;}

\end{DoxyCode}
