{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@alteram " "Can't contact license server \"27000@alteram\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1353532127606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353532127634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353532127636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 16:08:43 2012 " "Processing started: Wed Nov 21 16:08:43 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353532127636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353532127636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353532127636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1353532129195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y FinalProject.v(69) " "Verilog HDL Declaration information at FinalProject.v(69): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1353532129566 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FinalProject.v(129) " "Verilog HDL warning at FinalProject.v(129): extended using \"x\" or \"z\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1353532129569 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FinalProject.v(151) " "Verilog HDL warning at FinalProject.v(151): extended using \"x\" or \"z\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1353532129569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y FinalProject.v(163) " "Verilog HDL Declaration information at FinalProject.v(163): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1353532129570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 8 8 " "Found 8 design units, including 8 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532129577 ""} { "Info" "ISGN_ENTITY_NAME" "2 variableClock " "Found entity 2: variableClock" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532129577 ""} { "Info" "ISGN_ENTITY_NAME" "3 upcounter_slot " "Found entity 3: upcounter_slot" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532129577 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg7 " "Found entity 4: seg7" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532129577 ""} { "Info" "ISGN_ENTITY_NAME" "5 seg7next " "Found entity 5: seg7next" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532129577 ""} { "Info" "ISGN_ENTITY_NAME" "6 levelstate " "Found entity 6: levelstate" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532129577 ""} { "Info" "ISGN_ENTITY_NAME" "7 compare " "Found entity 7: compare" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532129577 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532129577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353532129577 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Stop0 FinalProject.v(16) " "Verilog HDL Implicit Net warning at FinalProject.v(16): created implicit net for \"Stop0\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532129578 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "compare_out FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"compare_out\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532129579 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Stop FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"Stop\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532129579 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2 FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"x2\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532129579 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x3 FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"x3\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532129579 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x4 FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"x4\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532129580 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "score_count FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"score_count\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532129580 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Stop4Resetn FinalProject.v(3) " "Verilog HDL error at FinalProject.v(3): object \"Stop4Resetn\" is not declared" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 3 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1353532129580 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Resetn FinalProject.v(4) " "Verilog HDL Module Declaration error at FinalProject.v(4): top module port \"Resetn\" is not found in the port list" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1 1353532129581 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Stop4 FinalProject.v(4) " "Verilog HDL Module Declaration error at FinalProject.v(4): top module port \"Stop4\" is not found in the port list" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1 1353532129581 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Phil/Desktop/Project/FinalProject.map.smsg " "Generated suppressed messages file C:/Users/Phil/Desktop/Project/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1353532129769 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1353532130061 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 21 16:08:50 2012 " "Processing ended: Wed Nov 21 16:08:50 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1353532130061 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1353532130061 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1353532130061 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353532130061 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 9 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353532131328 ""}
