# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd" \
"../../../../nanoprocessor_1.srcs/sources_1/imports/new/HA.vhd" \
"../../../../nanoprocessor_1.srcs/sources_1/imports/sources_1/new/RCA3Bit.vhd" \
"../../../../nanoprocessor_1.srcs/sim_1/imports/Downloads/adder3Bit_final/adder3Bit.srcs/sim_1/new/TB_RCA3Bit.vhd" \

# Do not sort compile order
nosort
