

================================================================
== Vitis HLS Report for 'rendering_Pipeline_RAST2'
================================================================
* Date:           Sun Jun 23 07:16:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rendering
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.895 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|        ?|  0.259 us|         ?|   44|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- RAST2   |       42|        ?|        43|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    267|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    4360|   3318|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|     706|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    5066|   3740|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       4|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |mul_9s_9s_18_3_1_U3      |mul_9s_9s_18_3_1      |        0|   1|     0|     0|    0|
    |mul_9s_9s_18_3_1_U4      |mul_9s_9s_18_3_1      |        0|   1|     0|     0|    0|
    |mul_9s_9s_18_3_1_U5      |mul_9s_9s_18_3_1      |        0|   1|     0|     0|    0|
    |udiv_31ns_8ns_8_35_1_U2  |udiv_31ns_8ns_8_35_1  |        0|   0|  2180|  1659|    0|
    |urem_31ns_8ns_8_35_1_U1  |urem_31ns_8ns_8_35_1  |        0|   0|  2180|  1659|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |Total                    |                      |        0|   3|  4360|  3318|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_mulsub_9s_9s_18s_18_4_1_U6  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    |mac_mulsub_9s_9s_18s_18_4_1_U7  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    |mac_mulsub_9s_9s_18s_18_4_1_U8  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_fu_455_p2           |         +|   0|  0|  39|          32|           1|
    |k_2_fu_325_p2         |         +|   0|  0|  38|          31|           1|
    |x_fu_350_p2           |         +|   0|  0|  15|           8|           8|
    |y_fu_358_p2           |         +|   0|  0|  15|           8|           8|
    |sub_ln52_1_fu_408_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln52_fu_366_p2    |         -|   0|  0|  14|           9|           9|
    |sub_ln53_1_fu_417_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln53_fu_371_p2    |         -|   0|  0|  14|           9|           9|
    |sub_ln54_1_fu_426_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln54_fu_376_p2    |         -|   0|  0|  14|           9|           9|
    |icmp_ln174_fu_319_p2  |      icmp|   0|  0|  38|          31|          31|
    |or_ln56_1_fu_439_p2   |        or|   0|  0|  18|          18|          18|
    |or_ln56_fu_435_p2     |        or|   0|  0|  18|          18|          18|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 267|         201|         141|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_k_1       |  14|          3|   31|         93|
    |i_1_fu_88                  |   9|          2|   32|         64|
    |k_fu_84                    |   9|          2|   31|         62|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  59|         13|  128|        287|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_udiv_i_reg_613                 |   8|   0|    8|          0|
    |i_1_fu_88                          |  32|   0|   32|          0|
    |i_1_load_reg_694                   |  32|   0|   32|          0|
    |i_reg_699                          |  32|   0|   32|          0|
    |icmp_ln174_reg_599                 |   1|   0|    1|          0|
    |k_2_reg_603                        |  31|   0|   31|          0|
    |k_fu_84                            |  31|   0|   31|          0|
    |mul_ln52_reg_675                   |  18|   0|   18|          0|
    |mul_ln53_reg_680                   |  18|   0|   18|          0|
    |mul_ln54_reg_685                   |  18|   0|   18|          0|
    |rem_urem_i_reg_608                 |   8|   0|    8|          0|
    |sext_ln146_cast_reg_527            |  18|   0|   18|          0|
    |sext_ln22_1_cast_reg_577           |  18|   0|   18|          0|
    |sext_ln23_1_cast_reg_567           |  18|   0|   18|          0|
    |sub22_i_i_cast_cast_reg_557        |  18|   0|   18|          0|
    |sub31_i_i_cast_cast_reg_547        |  18|   0|   18|          0|
    |sub42_i_i_cast_cast_reg_537        |  18|   0|   18|          0|
    |sub_ln52_reg_630                   |   9|   0|    9|          0|
    |sub_ln53_reg_635                   |   9|   0|    9|          0|
    |sub_ln54_reg_640                   |   9|   0|    9|          0|
    |tmp_reg_690                        |   1|   0|    1|          0|
    |x_reg_618                          |   8|   0|    8|          0|
    |y_reg_624                          |   8|   0|    8|          0|
    |zext_ln22_1_cast_reg_582           |   8|   0|    9|          1|
    |zext_ln22_2_cast_reg_552           |   8|   0|    9|          1|
    |zext_ln22_3_cast_reg_572           |   8|   0|    9|          1|
    |zext_ln22_cast_reg_542             |   8|   0|    9|          1|
    |zext_ln23_1_cast_reg_562           |   8|   0|    9|          1|
    |zext_ln23_cast_reg_532             |   8|   0|    9|          1|
    |icmp_ln174_reg_599                 |  64|  32|    1|          0|
    |x_reg_618                          |  64|  32|    8|          0|
    |y_reg_624                          |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 706|  96|  537|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|max_index_0              |   in|   31|     ap_none|               max_index_0|        scalar|
|fragment_x_address0      |  out|    9|   ap_memory|                fragment_x|         array|
|fragment_x_ce0           |  out|    1|   ap_memory|                fragment_x|         array|
|fragment_x_we0           |  out|    1|   ap_memory|                fragment_x|         array|
|fragment_x_d0            |  out|    8|   ap_memory|                fragment_x|         array|
|fragment_y_address0      |  out|    9|   ap_memory|                fragment_y|         array|
|fragment_y_ce0           |  out|    1|   ap_memory|                fragment_y|         array|
|fragment_y_we0           |  out|    1|   ap_memory|                fragment_y|         array|
|fragment_y_d0            |  out|    8|   ap_memory|                fragment_y|         array|
|fragment_z_address0      |  out|    9|   ap_memory|                fragment_z|         array|
|fragment_z_ce0           |  out|    1|   ap_memory|                fragment_z|         array|
|fragment_z_we0           |  out|    1|   ap_memory|                fragment_z|         array|
|fragment_z_d0            |  out|    8|   ap_memory|                fragment_z|         array|
|triangle_2ds_z           |   in|    8|     ap_none|            triangle_2ds_z|        scalar|
|fragment_color_address0  |  out|    9|   ap_memory|            fragment_color|         array|
|fragment_color_ce0       |  out|    1|   ap_memory|            fragment_color|         array|
|fragment_color_we0       |  out|    1|   ap_memory|            fragment_color|         array|
|fragment_color_d0        |  out|    6|   ap_memory|            fragment_color|         array|
|zext_ln174               |   in|    8|     ap_none|                zext_ln174|        scalar|
|max_min_0                |   in|    8|     ap_none|                 max_min_0|        scalar|
|max_min_2                |   in|    8|     ap_none|                 max_min_2|        scalar|
|zext_ln22_1              |   in|    8|     ap_none|               zext_ln22_1|        scalar|
|sext_ln22_1              |   in|    9|     ap_none|               sext_ln22_1|        scalar|
|zext_ln22_3              |   in|    8|     ap_none|               zext_ln22_3|        scalar|
|sext_ln23_1              |   in|    9|     ap_none|               sext_ln23_1|        scalar|
|zext_ln23_1              |   in|    8|     ap_none|               zext_ln23_1|        scalar|
|sub22_i_i_cast           |   in|    9|     ap_none|            sub22_i_i_cast|        scalar|
|zext_ln22_2              |   in|    8|     ap_none|               zext_ln22_2|        scalar|
|sub31_i_i_cast           |   in|    9|     ap_none|            sub31_i_i_cast|        scalar|
|zext_ln22                |   in|    8|     ap_none|                 zext_ln22|        scalar|
|sub42_i_i_cast           |   in|    9|     ap_none|            sub42_i_i_cast|        scalar|
|zext_ln23                |   in|    8|     ap_none|                 zext_ln23|        scalar|
|sext_ln146               |   in|    9|     ap_none|                sext_ln146|        scalar|
|i_1_out                  |  out|   32|      ap_vld|                   i_1_out|       pointer|
|i_1_out_ap_vld           |  out|    1|      ap_vld|                   i_1_out|       pointer|
+-------------------------+-----+-----+------------+--------------------------+--------------+

