# Large Scale Digital Design Dataset

This project aims to build the largest collection of digital hardware design sources. This includes collecting public sources, writing scripts for automated fetching, preprocessing design sources into a common structure, checking for HDL syntax correctness, and verifying synthesizability. This project also aims to provide a generic extendable API for wiring custom flows for user-defined feature extraction and running external tools to generate more associated design data. The hope is that the presented dataset will be productive for EDA research, including benchmarking and deep learning research.

This is an active project so parts are not full complete or polished yet.

## Contact

This work is pursued by Stefan Abi-Karam ([stefanabikaram@gatech.edu](mailto:stefanabikaram@gatech.edu), [stefanabikaram.com](https://stefanabikaram.com)) as an extension of his research work for his PhD in Electrical and Computer Engineering at Georgia Tech, as well as his research at the Georgia Tech Research Institute (GTRI). Please feel free to reach out if you are interested or have any questions.

## Status

âœ…: Completed, ğŸ—ï¸: Activly In-Progress, ã€°ï¸: Planned

### Dataset Sources

- âœ… OS - OpenCores / FreeCores (hand-curated subset, ~126 designs)
- ã€°ï¸ OS - BlackParrot
- ã€°ï¸ OS - MemPool
- ã€°ï¸ OS - NVDLA
- ã€°ï¸ OS - CVA6
- ã€°ï¸ OS - Vortex GPGPU
- ğŸ—ï¸ OS - FPNew
- ğŸ—ï¸ OS - SERV Core
- ã€°ï¸ OS - LiteX SoC Ecosystem
- ã€°ï¸ OS - PicoRV32
- ã€°ï¸ OS - OpenTitan
- ğŸ—ï¸ OS - FuseSoC Core Library
- ğŸ—ï¸ OS - secworks Core Library
- ã€°ï¸ OS - MLBlocks
- ã€°ï¸ OS - PULP Cores and Libraries
- ã€°ï¸ OS - GRLIB IP Library
- âœ… OS - DeepBenchVerilog
- âœ… OS - tangxifan/micro\_benchmark
- ã€°ï¸ OS - UT-LCA/tpu\_like\_design
- ã€°ï¸ OS - UT-LCA/tpu\_v2
- ã€°ï¸ OS - UT-LCA/brainwave-like-design
- âœ… OS - mongrelgem/Verilog-Adder
- ã€°ï¸ OS - taneroksuz/fpu
- ã€°ï¸ OS - alexforencich/* Cores
<br>
- âœ… Bench - HW2VEC
- âœ… Bench - OpenPiton Design Benchmark
- âœ… Bench - Verilog to Routing (VTR)
- âœ… Bench - Koios 2.0
- ğŸ—ï¸ Bench - Titan 2.0
- âœ… Bench - MCNC 20
- âœ… Bench - ISCAS 85
- âœ… Bench - ISCAS 89
- âœ… Bench - LGSynth 89
- âœ… Bench - LGSynth 91
- âœ… Bench - IWLS 93
- âœ… Bench - I99T (ITC 99 subset)
- ğŸ—ï¸ Bench - IWLS 2005: Faraday Subset
- ğŸ—ï¸ Bench - IWLS 2005: Gaisler Subset
- âœ… Bench - EPFL Combinational Benchmark
- ğŸ—ï¸ Bench - HDLBits / VerilogEval Subset
<br>
- âœ… HLS - PolyBench
- ğŸ—ï¸ HLS - Machsuite
- ğŸ—ï¸ HLS - Rosetta
- ğŸ—ï¸ HLS - CHStone
- ğŸ—ï¸ HLS - Rodina
- ğŸ—ï¸ HLS - Parallel Programming For FPGAs
- ğŸ—ï¸ HLS - Xilinx/Vitis-HLS-Introductory-Examples
<br>
- âœ… Exp - Regex State Machines
- ã€°ï¸ Exp - Scraped Efabless Submissions
<br>
- ã€°ï¸ DSL / Arch - PGRA
- ã€°ï¸ DSL / Arch - OpenFPGA
- ã€°ï¸ DSL / Arch - FloPoCo
<br>
- âœ… Demo - Espresso PLA
- âœ… Demo - XACT Designs

OS: Open Source, Bench: Benchmark, HLS: High Level Synthesis, Exp: Experiment, DSL / Arch: Domain Specific Language and Architecture Generators

Note 1: Since we define Verilog as our based HDL, we must translate some sources from formats like VHDL or BLIF into Verilog. This includes cases like the Titan benchmarks and the GRLIB IP library. Somtimes this also includes building tools to translate older scarcely documented formats like PLA and XNF. This is the case for the Espresso PLA demo and the XACT designs.

Note 2: For HLS based sources, we can use different HLS tools for different versions of the source. To begin with, we will use Vitis HLS. Other HLS tools include Intel HLS Compiler, Microchip's SmartHLS, Bambu, and Dynamatic.

### Flows

- âœ… Verible - AST / CST
- âœ… Yosys - Module Listing
- âœ… Yosys - Module Hierarchy
- âœ… Yosys - Auto Top Module Identification
- âœ… Yosys - Generic Synthesis / AIG (using `synth` + `aigmap`)
- ğŸ—ï¸ Yosys - Xilinx Synthesis + Techmap
- ğŸ—ï¸ ISE - Synth + PnR
- ã€°ï¸ Vivado - Synth + PnR
- âœ… Quartus - Synth + PnR
- ã€°ï¸ OpenROAD

There is an explicit focus on FPGA tools as an initial priority since the active research this project is part of is focused on EDA flows for FPGAs.

### Licensing Verification

Part of this project involves verifying the license status or chain of licensing for each included source in order to accurately present this information for all sources. This is a complex task because many sources are derived from others without explicit licensing information, have non-standard licenses, or lack proper attribution. This is a work in progress.

Our current goal is to release the dataset under a non-copyleft license. Consequently, we cannot include any sources that are licensed with a copyleft license. We are presently working on tracking and verifying the licenses of all sources and further refining the dataset to ensure it can be release under a non-copyleft license. As the dataset construction code and API is a core part of this work, we also aim to provide users with clear documentation on how to reproducibly rebuild the dataset. This will enable end users to incorporate copyleft sources into their own work if they wish without redistributing them directly.
