============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:40:00 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-143 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1450            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1550          100     
                                              
             Setup:-     147                  
       Uncertainty:-      50                  
     Required Time:=    1353                  
      Launch Clock:-     100                  
         Data Path:-    1397                  
             Slack:=    -143                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK        -       -     R     (arrival)     80    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/Q         -       CK->Q R     DFFRHQX8       6 26.3    99   327     427    (-,-) 
  g10077/Y                                                      -       A->Y  F     CLKINVX12      4 15.1    63    74     501    (-,-) 
  g10074/Y                                                      -       A->Y  R     CLKINVX8       2  5.2    32    44     544    (-,-) 
  g9959__1617/Y                                                 -       S0->Y F     MXI2X4         3  7.7    69   216     760    (-,-) 
  g9872__6131/Y                                                 -       B->Y  F     CLKAND2X4      3 11.2    93   147     907    (-,-) 
  g9788__8246/Y                                                 -       A->Y  R     NOR2X8         2  7.6    72    96    1003    (-,-) 
  g9744__7410/Y                                                 -       A0->Y F     AOI21X4        1  4.3   115   124    1127    (-,-) 
  g9685__1617/Y                                                 -       B0->Y R     OAI21X4        1  3.3    81    74    1202    (-,-) 
  g9667__6131/Y                                                 -       B->Y  F     XNOR2X2        1  4.4    85   205    1407    (-,-) 
  g9647__6260/Y                                                 -       A1->Y R     OAI21X4        1  3.2    77    90    1497    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0    1497    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------

