Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May 27 10:37:24 2024
| Host         : mecha-4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   315         
LUTAR-1    Warning           LUT drives async reset alert  1           
TIMING-20  Warning           Non-clocked latch             82          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (595)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (857)
5. checking no_input_delay (21)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (595)
--------------------------
 There are 315 register/latch pins with no clock driven by root clock pin: clkGen/clkTog_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: controller/FSM_sequential_cs_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: controller/FSM_sequential_cs_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: controller/FSM_sequential_cs_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: controller/FSM_sequential_cs_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: controller/FSM_sequential_cs_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: toAns/FSM_onehot_cs_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: toNum/FSM_onehot_cs_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: toOp/FSM_onehot_cs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/tr/bitCtr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/tr/bitCtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/tr/bitCtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/tr/bitCtr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/tr/bitCtr_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (857)
--------------------------------------------------
 There are 857 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.288        0.000                      0                   13        0.191        0.000                      0                   13        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.288        0.000                      0                   13        0.191        0.000                      0                   13        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.718ns (32.307%)  route 1.504ns (67.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.417    clkGen/clkDividerCtr[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.716 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.310    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.447    14.788    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.718ns (32.307%)  route 1.504ns (67.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.417    clkGen/clkDividerCtr[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.716 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.310    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.447    14.788    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.718ns (32.307%)  route 1.504ns (67.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.417    clkGen/clkDividerCtr[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.716 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.310    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.447    14.788    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.718ns (33.784%)  route 1.407ns (66.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.417    clkGen/clkDividerCtr[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.716 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.213    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.447    14.788    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.429    14.623    clkGen/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.718ns (33.784%)  route 1.407ns (66.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.417    clkGen/clkDividerCtr[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.716 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.213    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.447    14.788    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.429    14.623    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.718ns (33.784%)  route 1.407ns (66.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.417    clkGen/clkDividerCtr[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.716 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.213    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.447    14.788    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.429    14.623    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.871ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.842ns (40.144%)  route 1.255ns (59.856%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.912     6.418    clkGen/clkDividerCtr[2]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.299     6.717 r  clkGen/clkTog/O
                         net (fo=1, routed)           0.343     7.061    clkGen/clkTog_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.185 r  clkGen/clkTog_i_1/O
                         net (fo=1, routed)           0.000     7.185    clkGen/clkTog_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  clkGen/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.447    14.788    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  clkGen/clkTog_reg/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y46         FDRE (Setup_fdre_C_D)        0.029    15.056    clkGen/clkTog_reg
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  7.871    

Slack (MET) :             8.169ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.580ns (31.790%)  route 1.244ns (68.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.244     6.788    clkGen/clkDividerCtr[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.912 r  clkGen/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.912    clkGen/data0[1]
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.447    14.788    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.029    15.081    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                  8.169    

Slack (MET) :             8.187ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.608ns (32.821%)  route 1.244ns (67.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.244     6.788    clkGen/clkDividerCtr[1]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.940 r  clkGen/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     6.940    clkGen/data0[2]
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.447    14.788    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.075    15.127    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  8.187    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.580ns (35.500%)  route 1.054ns (64.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           1.054     6.597    clkGen/clkDividerCtr[0]
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.721 r  clkGen/clkDividerCtr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.721    clkGen/data0[3]
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.447    14.788    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)        0.029    15.056    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  8.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[3]/Q
                         net (fo=5, routed)           0.109     1.696    clkGen/clkDividerCtr[3]
    SLICE_X29Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.741 r  clkGen/clkTog_i_1/O
                         net (fo=1, routed)           0.000     1.741    clkGen/clkTog_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  clkGen/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  clkGen/clkTog_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    clkGen/clkTog_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clkGen/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.089     1.663    clkGen/clkDividerCtr[4]
    SLICE_X28Y46         LUT6 (Prop_lut6_I4_O)        0.099     1.762 r  clkGen/clkDividerCtr[5]_i_2/O
                         net (fo=1, routed)           0.000     1.762    clkGen/data0[5]
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.230ns (56.856%)  route 0.175ns (43.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.175     1.749    clkGen/clkDividerCtr[2]
    SLICE_X28Y45         LUT3 (Prop_lut3_I2_O)        0.102     1.851 r  clkGen/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    clkGen/data0[2]
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.107     1.553    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.230ns (52.395%)  route 0.209ns (47.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.209     1.783    clkGen/clkDividerCtr[2]
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.102     1.885 r  clkGen/clkDividerCtr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.885    clkGen/data0[4]
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.107     1.569    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.227ns (52.067%)  route 0.209ns (47.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.209     1.783    clkGen/clkDividerCtr[2]
    SLICE_X28Y46         LUT4 (Prop_lut4_I2_O)        0.099     1.882 r  clkGen/clkDividerCtr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.882    clkGen/data0[3]
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.091     1.553    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.239%)  route 0.244ns (56.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.244     1.831    clkGen/clkDividerCtr[0]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  clkGen/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    clkGen/data0[1]
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.248     1.835    clkGen/clkDividerCtr[0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  clkGen/clkDividerCtr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    clkGen/clkDividerCtr[0]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.092     1.538    clkGen/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.522%)  route 0.353ns (65.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.156     1.743    clkGen/clkDividerCtr[0]
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.985    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X28Y46         FDRE (Hold_fdre_C_R)        -0.018     1.444    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.522%)  route 0.353ns (65.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.156     1.743    clkGen/clkDividerCtr[0]
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.985    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X28Y46         FDRE (Hold_fdre_C_R)        -0.018     1.444    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.522%)  route 0.353ns (65.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.156     1.743    clkGen/clkDividerCtr[0]
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.985    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X28Y46         FDRE (Hold_fdre_C_R)        -0.018     1.444    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkExtPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clkExtPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y45   clkGen/clkDividerCtr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y45   clkGen/clkDividerCtr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y45   clkGen/clkDividerCtr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y46   clkGen/clkDividerCtr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y46   clkGen/clkDividerCtr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y46   clkGen/clkDividerCtr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46   clkGen/clkTog_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clkGen/clkDividerCtr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clkGen/clkDividerCtr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clkGen/clkDividerCtr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clkGen/clkDividerCtr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   clkGen/clkDividerCtr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clkGen/clkDividerCtr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clkGen/clkDividerCtr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clkGen/clkDividerCtr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clkGen/clkDividerCtr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           858 Endpoints
Min Delay           858 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toNum/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.741ns  (logic 6.021ns (33.939%)  route 11.720ns (66.061%))
  Logic Levels:           20  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE                         0.000     0.000 r  toNum/intData_reg[9]/C
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[9]/Q
                         net (fo=57, routed)          3.134     3.590    toNum/intData_reg_n_0_[9]
    SLICE_X46Y43         LUT2 (Prop_lut2_I1_O)        0.124     3.714 r  toNum/dig[1]_i_64/O
                         net (fo=1, routed)           0.000     3.714    toNum/dig[1]_i_64_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.247 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.247    toNum/dig_reg[1]_i_44_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.466 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.224     5.690    toNum/dig_reg[1]_i_28_n_7
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.323     6.013 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           1.035     7.048    toNum/dig[1]_i_48_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.326     7.374 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.374    toNum/dig[1]_i_24_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.775 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.775    toNum/dig_reg[1]_i_10_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  toNum/dig_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.889    toNum/dig_reg[1]_i_6_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.003 r  toNum/dig_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.003    toNum/dig_reg[3]_i_5_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.242 r  toNum/dig_reg[0]_i_50/O[2]
                         net (fo=7, routed)           1.611     9.852    toNum_n_46
    SLICE_X44Y48         LUT6 (Prop_lut6_I3_O)        0.302    10.154 r  dig[0]_i_48/O
                         net (fo=1, routed)           0.000    10.154    dig[0]_i_48_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 r  dig_reg[0]_i_21/O[3]
                         net (fo=3, routed)           0.963    11.757    toNum/dig_reg[0]_i_18_0[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.306    12.063 r  toNum/dig[0]_i_39/O
                         net (fo=1, routed)           0.000    12.063    toNum/dig[0]_i_39_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.613 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.001    12.614    toNum/dig_reg[0]_i_18_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.885 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           0.745    13.630    toNum/dig_reg[0]_i_10_n_3
    SLICE_X43Y48         LUT5 (Prop_lut5_I3_O)        0.399    14.029 f  toNum/dig[2]_i_6/O
                         net (fo=3, routed)           0.834    14.863    toNum/dig[2]_i_6_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.332    15.195 r  toNum/dig[3]_i_8/O
                         net (fo=1, routed)           0.445    15.640    toNum/dig[3]_i_8_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.764 r  toNum/dig[3]_i_3/O
                         net (fo=1, routed)           0.997    16.761    toNum/dig[3]_i_3_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.124    16.885 r  toNum/dig[3]_i_2/O
                         net (fo=1, routed)           0.732    17.617    toNum/dig[3]_i_2_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.741 r  toNum/dig[3]_i_1/O
                         net (fo=1, routed)           0.000    17.741    toNum/dig[3]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  toNum/dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.281ns  (logic 5.773ns (35.458%)  route 10.508ns (64.542%))
  Logic Levels:           18  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE                         0.000     0.000 r  toNum/intData_reg[9]/C
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[9]/Q
                         net (fo=57, routed)          3.134     3.590    toNum/intData_reg_n_0_[9]
    SLICE_X46Y43         LUT2 (Prop_lut2_I1_O)        0.124     3.714 r  toNum/dig[1]_i_64/O
                         net (fo=1, routed)           0.000     3.714    toNum/dig[1]_i_64_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.247 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.247    toNum/dig_reg[1]_i_44_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.466 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.224     5.690    toNum/dig_reg[1]_i_28_n_7
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.323     6.013 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           1.035     7.048    toNum/dig[1]_i_48_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.326     7.374 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.374    toNum/dig[1]_i_24_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.775 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.775    toNum/dig_reg[1]_i_10_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  toNum/dig_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.889    toNum/dig_reg[1]_i_6_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.003 r  toNum/dig_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.003    toNum/dig_reg[3]_i_5_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.242 r  toNum/dig_reg[0]_i_50/O[2]
                         net (fo=7, routed)           1.611     9.852    toNum_n_46
    SLICE_X44Y48         LUT6 (Prop_lut6_I3_O)        0.302    10.154 r  dig[0]_i_48/O
                         net (fo=1, routed)           0.000    10.154    dig[0]_i_48_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 r  dig_reg[0]_i_21/O[3]
                         net (fo=3, routed)           0.963    11.757    toNum/dig_reg[0]_i_18_0[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.306    12.063 r  toNum/dig[0]_i_39/O
                         net (fo=1, routed)           0.000    12.063    toNum/dig[0]_i_39_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.613 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.001    12.614    toNum/dig_reg[0]_i_18_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.885 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           0.745    13.630    toNum/dig_reg[0]_i_10_n_3
    SLICE_X43Y48         LUT5 (Prop_lut5_I3_O)        0.399    14.029 f  toNum/dig[2]_i_6/O
                         net (fo=3, routed)           0.835    14.864    toNum/dig[2]_i_6_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.332    15.196 r  toNum/dig[2]_i_2/O
                         net (fo=1, routed)           0.961    16.157    toNum/dig[2]_i_2_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.281 r  toNum/dig[2]_i_1/O
                         net (fo=1, routed)           0.000    16.281    toNum/dig[2]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  toNum/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.161ns  (logic 5.539ns (34.275%)  route 10.622ns (65.725%))
  Logic Levels:           18  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE                         0.000     0.000 r  toNum/intData_reg[9]/C
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[9]/Q
                         net (fo=57, routed)          3.134     3.590    toNum/intData_reg_n_0_[9]
    SLICE_X46Y43         LUT2 (Prop_lut2_I1_O)        0.124     3.714 r  toNum/dig[1]_i_64/O
                         net (fo=1, routed)           0.000     3.714    toNum/dig[1]_i_64_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.247 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.247    toNum/dig_reg[1]_i_44_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.466 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.224     5.690    toNum/dig_reg[1]_i_28_n_7
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.323     6.013 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           1.035     7.048    toNum/dig[1]_i_48_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.326     7.374 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.374    toNum/dig[1]_i_24_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.775 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.775    toNum/dig_reg[1]_i_10_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  toNum/dig_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.889    toNum/dig_reg[1]_i_6_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.003 r  toNum/dig_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.003    toNum/dig_reg[3]_i_5_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.242 r  toNum/dig_reg[0]_i_50/O[2]
                         net (fo=7, routed)           1.611     9.852    toNum_n_46
    SLICE_X44Y48         LUT6 (Prop_lut6_I3_O)        0.302    10.154 r  dig[0]_i_48/O
                         net (fo=1, routed)           0.000    10.154    dig[0]_i_48_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 r  dig_reg[0]_i_21/O[3]
                         net (fo=3, routed)           0.963    11.757    toNum/dig_reg[0]_i_18_0[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.306    12.063 r  toNum/dig[0]_i_39/O
                         net (fo=1, routed)           0.000    12.063    toNum/dig[0]_i_39_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.613 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.001    12.614    toNum/dig_reg[0]_i_18_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.885 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           0.745    13.630    toNum/dig_reg[0]_i_10_n_3
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.373    14.003 f  toNum/dig[1]_i_5/O
                         net (fo=2, routed)           0.952    14.955    toNum/dig[1]_i_5_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.079 r  toNum/dig[1]_i_2/O
                         net (fo=1, routed)           0.958    16.037    toNum/dig[1]_i_2_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.161 r  toNum/dig[1]_i_1/O
                         net (fo=1, routed)           0.000    16.161    toNum/dig[1]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  toNum/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.809ns  (logic 4.574ns (28.932%)  route 11.235ns (71.068%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE                         0.000     0.000 r  toNum/intData_reg[5]/C
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[5]/Q
                         net (fo=58, routed)          4.169     4.625    toNum/intData_reg_n_0_[5]
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.749 r  toNum/dig[2]_i_61/O
                         net (fo=1, routed)           0.000     4.749    toNum/dig[2]_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.147 r  toNum/dig_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001     5.148    toNum/dig_reg[2]_i_30_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  toNum/dig_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.262    toNum/dig_reg[2]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  toNum/dig_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.376    toNum/dig_reg[2]_i_12_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.598 r  toNum/dig_reg[2]_i_74/O[0]
                         net (fo=13, routed)          1.171     6.769    toNum/intData_reg[15]_3[0]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.299     7.068 r  toNum/dig[2]_i_116/O
                         net (fo=1, routed)           0.488     7.555    toNum/dig[2]_i_116_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     8.134 r  toNum/dig_reg[2]_i_101/O[2]
                         net (fo=3, routed)           0.746     8.881    toNum/dig[2]_i_120[2]
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.327     9.208 r  toNum/dig[2]_i_67/O
                         net (fo=1, routed)           0.532     9.740    toNum/dig[2]_i_67_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    10.485 r  toNum/dig_reg[2]_i_34/O[2]
                         net (fo=3, routed)           1.015    11.500    toNum/dig_reg[2]_i_34_n_5
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.302    11.802 r  toNum/dig[2]_i_42/O
                         net (fo=1, routed)           0.000    11.802    toNum/dig[2]_i_42_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.200 f  toNum/dig_reg[2]_i_21/CO[3]
                         net (fo=5, routed)           1.275    13.475    toNum/dig_reg[2]_i_21_n_0
    SLICE_X46Y50         LUT3 (Prop_lut3_I2_O)        0.124    13.599 f  toNum/dig[0]_i_12/O
                         net (fo=1, routed)           0.563    14.162    toNum/dig[0]_i_12_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.286 r  toNum/dig[0]_i_5/O
                         net (fo=1, routed)           0.831    15.117    toNum/dig[0]_i_5_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.241 r  toNum/dig[0]_i_2/O
                         net (fo=1, routed)           0.444    15.685    toNum/dig[0]_i_2_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.809 r  toNum/dig[0]_i_1/O
                         net (fo=1, routed)           0.000    15.809    toNum/dig[0]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  toNum/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.420ns  (logic 5.675ns (36.802%)  route 9.745ns (63.198%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  toAns/intData_reg[9]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toAns/intData_reg[9]/Q
                         net (fo=57, routed)          2.855     3.373    toAns/intData_reg_n_0_[9]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.497 r  toAns/dig[1]_i_64__0/O
                         net (fo=1, routed)           0.000     3.497    toAns/dig[1]_i_64__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.047 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.047    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.269 r  toAns/dig_reg[1]_i_28__0/O[0]
                         net (fo=4, routed)           0.834     5.103    toAns/dig_reg[1]_i_28__0_n_7
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.327     5.430 r  toAns/dig[1]_i_48__0/O
                         net (fo=1, routed)           0.951     6.381    toAns/dig[1]_i_48__0_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I1_O)        0.326     6.707 r  toAns/dig[1]_i_24__0/O
                         net (fo=1, routed)           0.000     6.707    toAns/dig[1]_i_24__0_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.108 r  toAns/dig_reg[1]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.108    toAns/dig_reg[1]_i_10__0_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.222    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  toAns/dig_reg[3]_i_5__0/O[2]
                         net (fo=8, routed)           1.144     8.605    toAns_n_20
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.302     8.907 r  dig[0]_i_44__0/O
                         net (fo=1, routed)           0.545     9.452    dig[0]_i_44__0_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.048 r  dig_reg[0]_i_21__0/O[3]
                         net (fo=3, routed)           1.005    11.054    toAns/dig_reg[0]_i_18__0_0[3]
    SLICE_X34Y31         LUT4 (Prop_lut4_I2_O)        0.306    11.360 r  toAns/dig[0]_i_39__0/O
                         net (fo=1, routed)           0.000    11.360    toAns/dig[0]_i_39__0_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.893 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.147 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.815    12.961    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.367    13.328 f  toAns/dig[2]_i_6__0/O
                         net (fo=3, routed)           0.317    13.645    toAns/dig[2]_i_6__0_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.769 r  toAns/dig[3]_i_8__0/O
                         net (fo=1, routed)           0.263    14.032    toAns/dig[3]_i_8__0_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.156 r  toAns/dig[3]_i_3__0/O
                         net (fo=1, routed)           0.473    14.629    toAns/dig[3]_i_3__0_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.753 r  toAns/dig[3]_i_2__0/O
                         net (fo=1, routed)           0.543    15.296    toAns/dig[3]_i_2__0_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.420 r  toAns/dig[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.420    toAns/dig[3]_i_1__0_n_0
    SLICE_X35Y37         FDRE                                         r  toAns/dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.354ns  (logic 5.653ns (36.818%)  route 9.701ns (63.182%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  toAns/intData_reg[9]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toAns/intData_reg[9]/Q
                         net (fo=57, routed)          2.855     3.373    toAns/intData_reg_n_0_[9]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.497 r  toAns/dig[1]_i_64__0/O
                         net (fo=1, routed)           0.000     3.497    toAns/dig[1]_i_64__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.047 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.047    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.269 r  toAns/dig_reg[1]_i_28__0/O[0]
                         net (fo=4, routed)           0.834     5.103    toAns/dig_reg[1]_i_28__0_n_7
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.327     5.430 r  toAns/dig[1]_i_48__0/O
                         net (fo=1, routed)           0.951     6.381    toAns/dig[1]_i_48__0_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I1_O)        0.326     6.707 r  toAns/dig[1]_i_24__0/O
                         net (fo=1, routed)           0.000     6.707    toAns/dig[1]_i_24__0_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.108 r  toAns/dig_reg[1]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.108    toAns/dig_reg[1]_i_10__0_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.222    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  toAns/dig_reg[3]_i_5__0/O[2]
                         net (fo=8, routed)           1.144     8.605    toAns_n_20
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.302     8.907 r  dig[0]_i_44__0/O
                         net (fo=1, routed)           0.545     9.452    dig[0]_i_44__0_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.048 r  dig_reg[0]_i_21__0/O[3]
                         net (fo=3, routed)           1.005    11.054    toAns/dig_reg[0]_i_18__0_0[3]
    SLICE_X34Y31         LUT4 (Prop_lut4_I2_O)        0.306    11.360 r  toAns/dig[0]_i_39__0/O
                         net (fo=1, routed)           0.000    11.360    toAns/dig[0]_i_39__0_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.893 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.147 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.823    12.969    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X34Y33         LUT5 (Prop_lut5_I2_O)        0.389    13.358 r  toAns/dig[0]_i_9__0/O
                         net (fo=1, routed)           0.930    14.288    toAns/dig[0]_i_9__0_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.328    14.616 r  toAns/dig[0]_i_2__0/O
                         net (fo=1, routed)           0.614    15.230    toAns/dig[0]_i_2__0_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.354 r  toAns/dig[0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.354    toAns/dig[0]_i_1__0_n_0
    SLICE_X34Y34         FDRE                                         r  toAns/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.099ns  (logic 5.679ns (37.612%)  route 9.420ns (62.388%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  toAns/intData_reg[9]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toAns/intData_reg[9]/Q
                         net (fo=57, routed)          2.855     3.373    toAns/intData_reg_n_0_[9]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.497 r  toAns/dig[1]_i_64__0/O
                         net (fo=1, routed)           0.000     3.497    toAns/dig[1]_i_64__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.047 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.047    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.269 r  toAns/dig_reg[1]_i_28__0/O[0]
                         net (fo=4, routed)           0.834     5.103    toAns/dig_reg[1]_i_28__0_n_7
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.327     5.430 r  toAns/dig[1]_i_48__0/O
                         net (fo=1, routed)           0.951     6.381    toAns/dig[1]_i_48__0_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I1_O)        0.326     6.707 r  toAns/dig[1]_i_24__0/O
                         net (fo=1, routed)           0.000     6.707    toAns/dig[1]_i_24__0_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.108 r  toAns/dig_reg[1]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.108    toAns/dig_reg[1]_i_10__0_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.222    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  toAns/dig_reg[3]_i_5__0/O[2]
                         net (fo=8, routed)           1.144     8.605    toAns_n_20
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.302     8.907 r  dig[0]_i_44__0/O
                         net (fo=1, routed)           0.545     9.452    dig[0]_i_44__0_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.048 r  dig_reg[0]_i_21__0/O[3]
                         net (fo=3, routed)           1.005    11.054    toAns/dig_reg[0]_i_18__0_0[3]
    SLICE_X34Y31         LUT4 (Prop_lut4_I2_O)        0.306    11.360 r  toAns/dig[0]_i_39__0/O
                         net (fo=1, routed)           0.000    11.360    toAns/dig[0]_i_39__0_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.893 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.147 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.815    12.961    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X34Y33         LUT4 (Prop_lut4_I0_O)        0.395    13.356 f  toAns/dig[1]_i_5__0/O
                         net (fo=2, routed)           0.819    14.175    toAns/dig[1]_i_5__0_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.348    14.523 r  toAns/dig[1]_i_2__0/O
                         net (fo=1, routed)           0.452    14.975    toAns/dig[1]_i_2__0_n_0
    SLICE_X34Y35         LUT5 (Prop_lut5_I0_O)        0.124    15.099 r  toAns/dig[1]_i_1__0/O
                         net (fo=1, routed)           0.000    15.099    toAns/dig[1]_i_1__0_n_0
    SLICE_X34Y35         FDRE                                         r  toAns/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.853ns  (logic 5.427ns (36.538%)  route 9.426ns (63.462%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  toAns/intData_reg[9]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toAns/intData_reg[9]/Q
                         net (fo=57, routed)          2.855     3.373    toAns/intData_reg_n_0_[9]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.497 r  toAns/dig[1]_i_64__0/O
                         net (fo=1, routed)           0.000     3.497    toAns/dig[1]_i_64__0_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.047 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.047    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.269 r  toAns/dig_reg[1]_i_28__0/O[0]
                         net (fo=4, routed)           0.834     5.103    toAns/dig_reg[1]_i_28__0_n_7
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.327     5.430 r  toAns/dig[1]_i_48__0/O
                         net (fo=1, routed)           0.951     6.381    toAns/dig[1]_i_48__0_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I1_O)        0.326     6.707 r  toAns/dig[1]_i_24__0/O
                         net (fo=1, routed)           0.000     6.707    toAns/dig[1]_i_24__0_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.108 r  toAns/dig_reg[1]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.108    toAns/dig_reg[1]_i_10__0_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.222    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  toAns/dig_reg[3]_i_5__0/O[2]
                         net (fo=8, routed)           1.144     8.605    toAns_n_20
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.302     8.907 r  dig[0]_i_44__0/O
                         net (fo=1, routed)           0.545     9.452    dig[0]_i_44__0_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.048 r  dig_reg[0]_i_21__0/O[3]
                         net (fo=3, routed)           1.005    11.054    toAns/dig_reg[0]_i_18__0_0[3]
    SLICE_X34Y31         LUT4 (Prop_lut4_I2_O)        0.306    11.360 r  toAns/dig[0]_i_39__0/O
                         net (fo=1, routed)           0.000    11.360    toAns/dig[0]_i_39__0_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.893 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.147 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.815    12.961    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.367    13.328 f  toAns/dig[2]_i_6__0/O
                         net (fo=3, routed)           0.475    13.803    toAns/dig[2]_i_6__0_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.927 r  toAns/dig[2]_i_2__0/O
                         net (fo=1, routed)           0.802    14.729    toAns/dig[2]_i_2__0_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.853 r  toAns/dig[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.853    toAns/dig[2]_i_1__0_n_0
    SLICE_X34Y34         FDRE                                         r  toAns/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/intData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.470ns  (logic 5.089ns (35.169%)  route 9.381ns (64.831%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE                         0.000     0.000 r  toNum/intData_reg[9]/C
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[9]/Q
                         net (fo=57, routed)          2.758     3.214    toNum/intData_reg_n_0_[9]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124     3.338 r  toNum/intData[2]_i_64/O
                         net (fo=1, routed)           0.000     3.338    toNum/intData[2]_i_64_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.888 r  toNum/intData_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.888    toNum/intData_reg[2]_i_45_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.222 r  toNum/intData_reg[2]_i_32/O[1]
                         net (fo=4, routed)           1.103     5.325    toNum/intData_reg[2]_i_32_n_6
    SLICE_X48Y43         LUT3 (Prop_lut3_I0_O)        0.329     5.654 r  toNum/intData[2]_i_37/O
                         net (fo=1, routed)           0.832     6.486    toNum/intData[2]_i_37_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.326     6.812 r  toNum/intData[2]_i_22/O
                         net (fo=1, routed)           0.000     6.812    toNum/intData[2]_i_22_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.344 r  toNum/intData_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.344    toNum/intData_reg[2]_i_13_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.678 r  toNum/intData_reg[6]_i_13/O[1]
                         net (fo=3, routed)           0.862     8.539    toNum_n_43
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.842 r  intData[6]_i_17/O
                         net (fo=1, routed)           0.000     8.842    intData[6]_i_17_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.094 r  intData_reg[6]_i_12/O[0]
                         net (fo=1, routed)           0.804     9.898    toNum/intData_reg[6]_i_5_0[0]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.295    10.193 r  toNum/intData[6]_i_10/O
                         net (fo=1, routed)           0.000    10.193    toNum/intData[6]_i_10_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.773 f  toNum/intData_reg[6]_i_5/O[2]
                         net (fo=6, routed)           1.050    11.823    toNum/intData_reg[6]_i_5_n_5
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.302    12.125 r  toNum/intData[3]_i_18/O
                         net (fo=2, routed)           0.290    12.415    toNum/intData[3]_i_18_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.539 r  toNum/intData[4]_i_5/O
                         net (fo=1, routed)           0.731    13.270    toNum/intData[4]_i_5_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.394 r  toNum/intData[4]_i_3/O
                         net (fo=1, routed)           0.952    14.346    toNum/intData[4]_i_3_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.470 r  toNum/intData[4]_i_1/O
                         net (fo=1, routed)           0.000    14.470    toNum/intData[4]_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  toNum/intData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/intData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.417ns  (logic 4.472ns (31.019%)  route 9.945ns (68.981%))
  Logic Levels:           15  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE                         0.000     0.000 r  toAns/intData_reg[15]/C
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toAns/intData_reg[15]/Q
                         net (fo=50, routed)          3.449     3.905    toAns/intData_reg_n_0_[15]
    SLICE_X34Y26         LUT2 (Prop_lut2_I1_O)        0.124     4.029 r  toAns/intData[2]_i_50__0/O
                         net (fo=1, routed)           0.000     4.029    toAns/intData[2]_i_50__0_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.405 r  toAns/intData_reg[2]_i_32__0/CO[3]
                         net (fo=1, routed)           0.000     4.405    toAns/intData_reg[2]_i_32__0_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.728 r  toAns/intData_reg[2]_i_33__0/O[1]
                         net (fo=4, routed)           1.006     5.734    toAns/intData_reg[2]_i_33__0_n_6
    SLICE_X35Y30         LUT3 (Prop_lut3_I0_O)        0.332     6.066 r  toAns/intData[6]_i_26__0/O
                         net (fo=2, routed)           0.960     7.026    toAns/intData[6]_i_26__0_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.326     7.352 r  toAns/intData[6]_i_24__0/O
                         net (fo=1, routed)           0.000     7.352    toAns/intData[6]_i_24__0_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.776 r  toAns/intData_reg[6]_i_13__0/O[1]
                         net (fo=3, routed)           0.967     8.742    toAns_n_54
    SLICE_X35Y31         LUT4 (Prop_lut4_I1_O)        0.303     9.045 r  intData[6]_i_16__0/O
                         net (fo=1, routed)           0.000     9.045    intData[6]_i_16__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.625 r  intData_reg[6]_i_12__0/O[2]
                         net (fo=1, routed)           0.788    10.414    toAns/intData_reg[6]_i_5__0_0[2]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.302    10.716 r  toAns/intData[6]_i_8__0/O
                         net (fo=1, routed)           0.000    10.716    toAns/intData[6]_i_8__0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.964 f  toAns/intData_reg[6]_i_5__0/O[3]
                         net (fo=5, routed)           0.810    11.774    toAns/intData_reg[6]_i_5__0_n_4
    SLICE_X36Y30         LUT6 (Prop_lut6_I4_O)        0.306    12.080 r  toAns/intData[3]_i_18__0/O
                         net (fo=2, routed)           0.414    12.493    toAns/intData[3]_i_18__0_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.617 r  toAns/intData[4]_i_5__0/O
                         net (fo=1, routed)           0.804    13.422    toAns/intData[4]_i_5__0_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.546 r  toAns/intData[4]_i_3__0/O
                         net (fo=1, routed)           0.747    14.293    toAns/intData[4]_i_3__0_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.124    14.417 r  toAns/intData[4]_i_1__0/O
                         net (fo=1, routed)           0.000    14.417    toAns/intData[4]_i_1__0_n_0
    SLICE_X42Y31         FDRE                                         r  toAns/intData_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toNum/FSM_onehot_cs_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/FSM_onehot_cs_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  toNum/FSM_onehot_cs_reg[7]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toNum/FSM_onehot_cs_reg[7]/Q
                         net (fo=11, routed)          0.128     0.269    toNum/space
    SLICE_X37Y49         FDRE                                         r  toNum/FSM_onehot_cs_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 path/op_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            path/intAns_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.519%)  route 0.094ns (33.481%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE                         0.000     0.000 r  path/op_reg[0]/C
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  path/op_reg[0]/Q
                         net (fo=24, routed)          0.094     0.235    path/opPort[0]
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.045     0.280 r  path/intAns[9]_i_1/O
                         net (fo=1, routed)           0.000     0.280    path/intAns[9]_i_1_n_0
    SLICE_X48Y36         FDRE                                         r  path/intAns_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/tr/intData_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/tr/intData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  transmitter/tr/intData_reg[1]/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/tr/intData_reg[1]/Q
                         net (fo=1, routed)           0.095     0.236    transmitter/toOout/Q[0]
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.045     0.281 r  transmitter/toOout/intData[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.281    transmitter/tr/D[0]
    SLICE_X39Y57         FDRE                                         r  transmitter/tr/intData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[6][5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            reg_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDSE                         0.000     0.000 r  toNum/intReg_reg[6][5]/C
    SLICE_X31Y59         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  toNum/intReg_reg[6][5]/Q
                         net (fo=1, routed)           0.103     0.244    toNum/regPort[6][5]
    SLICE_X31Y58         LUT4 (Prop_lut4_I2_O)        0.045     0.289 r  toNum/reg_reg[6][5]_i_1/O
                         net (fo=1, routed)           0.000     0.289    toNum_n_86
    SLICE_X31Y58         LDCE                                         r  reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/FSM_onehot_cs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/FSM_onehot_cs_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.128ns (42.792%)  route 0.171ns (57.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE                         0.000     0.000 r  toNum/FSM_onehot_cs_reg[5]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  toNum/FSM_onehot_cs_reg[5]/Q
                         net (fo=39, routed)          0.171     0.299    toNum/convert
    SLICE_X34Y47         FDRE                                         r  toNum/FSM_onehot_cs_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/dig_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.530%)  route 0.132ns (41.470%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  toNum/dig_reg[2]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toNum/dig_reg[2]/Q
                         net (fo=9, routed)           0.132     0.273    toNum/data0[2]
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.045     0.318 r  toNum/dig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    toNum/dig[2]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  toNum/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_reg[2][5]/G
                            (positive level-sensitive latch)
  Destination:            transmitter/toOout/intData_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.265ns (83.345%)  route 0.053ns (16.655%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         LDCE                         0.000     0.000 r  reg_reg[2][5]/G
    SLICE_X28Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_reg[2][5]/Q
                         net (fo=1, routed)           0.053     0.211    transmitter/toOout/intData_reg[7]_2[5]
    SLICE_X29Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  transmitter/toOout/intData[5]_i_2__1/O
                         net (fo=1, routed)           0.000     0.256    transmitter/toOout/intData[5]_i_2__1_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.318 r  transmitter/toOout/intData_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    transmitter/toOout/reg[0]_0[5]
    SLICE_X29Y55         FDRE                                         r  transmitter/toOout/intData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intAddr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/intAddr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.438%)  route 0.132ns (41.562%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  toAns/intAddr_reg[0]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toAns/intAddr_reg[0]/Q
                         net (fo=60, routed)          0.132     0.273    toAns/ansMaxAddr[0]
    SLICE_X29Y51         LUT5 (Prop_lut5_I2_O)        0.045     0.318 r  toAns/intAddr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    toAns/intAddr2_in[3]
    SLICE_X29Y51         FDRE                                         r  toAns/intAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/toOout/addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/toOout/addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE                         0.000     0.000 r  transmitter/toOout/addr_reg[5]/C
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/toOout/addr_reg[5]/Q
                         net (fo=4, routed)           0.132     0.273    transmitter/toOout/addr_reg[5]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  transmitter/toOout/addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    transmitter/toOout/addr[5]_i_1_n_0
    SLICE_X33Y56         FDRE                                         r  transmitter/toOout/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intAddr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/intAddr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.060%)  route 0.092ns (28.940%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  toAns/intAddr_reg[2]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  toAns/intAddr_reg[2]/Q
                         net (fo=60, routed)          0.092     0.220    toAns/ansMaxAddr[2]
    SLICE_X28Y51         LUT6 (Prop_lut6_I1_O)        0.099     0.319 r  toAns/intAddr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.319    toAns/intAddr2_in[4]
    SLICE_X28Y51         FDRE                                         r  toAns/intAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------





