{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643998758850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643998758850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:19:18 2022 " "Processing started: Fri Feb 04 15:19:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643998758850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643998758850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nRisc_core -c nRisc_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off nRisc_core -c nRisc_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643998758850 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643998759256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrisc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file nrisc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 nRisc_core " "Found entity 1: nRisc_core" {  } { { "nRisc_core.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643998759335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643998759335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/program_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643998759335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643998759335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructions_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions_memory " "Found entity 1: instructions_memory" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643998759335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643998759335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alpha.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_alpha.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alpha " "Found entity 1: mux_alpha" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643998759335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643998759335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controler.v 1 1 " "Found 1 design units, including 1 entities, in source file controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643998759350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643998759350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643998759350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643998759350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643998759350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643998759350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643998759350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643998759350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nRisc_core " "Elaborating entity \"nRisc_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643998759397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC_MODULE " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC_MODULE\"" {  } { { "nRisc_core.v" "PC_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643998759397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter.v(55) " "Verilog HDL assignment warning at program_counter.v(55): truncated value with size 32 to match size of target (8)" {  } { { "program_counter.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/program_counter.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1643998759397 "|nRisc_core|program_counter:PC_MODULE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jumped program_counter.v(28) " "Output port \"jumped\" at program_counter.v(28) has no driver" {  } { { "program_counter.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/program_counter.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643998759397 "|nRisc_core|program_counter:PC_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_memory instructions_memory:IM_MODULE " "Elaborating entity \"instructions_memory\" for hierarchy \"instructions_memory:IM_MODULE\"" {  } { { "nRisc_core.v" "IM_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643998759397 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc instructions_memory.v(66) " "Verilog HDL Always Construct warning at instructions_memory.v(66): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal instructions_memory.v(67) " "Verilog HDL Always Construct warning at instructions_memory.v(67): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "signal instructions_memory.v(64) " "Verilog HDL warning at instructions_memory.v(64): assignments to signal create a combinational loop" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 64 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instructions_memory.v(27) " "Net \"memory.data_a\" at instructions_memory.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instructions_memory.v(27) " "Net \"memory.waddr_a\" at instructions_memory.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instructions_memory.v(27) " "Net \"memory.we_a\" at instructions_memory.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alpha mux_alpha:MX_MODULE " "Elaborating entity \"mux_alpha\" for hierarchy \"mux_alpha:MX_MODULE\"" {  } { { "nRisc_core.v" "MX_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643998759413 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction mux_alpha.v(47) " "Verilog HDL Always Construct warning at mux_alpha.v(47): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction mux_alpha.v(48) " "Verilog HDL Always Construct warning at mux_alpha.v(48): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction mux_alpha.v(49) " "Verilog HDL Always Construct warning at mux_alpha.v(49): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction mux_alpha.v(50) " "Verilog HDL Always Construct warning at mux_alpha.v(50): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal mux_alpha.v(51) " "Verilog HDL Always Construct warning at mux_alpha.v(51): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "signal mux_alpha.v(45) " "Verilog HDL warning at mux_alpha.v(45): assignments to signal create a combinational loop" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 45 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controler controler:CT_MODULE " "Elaborating entity \"controler\" for hierarchy \"controler:CT_MODULE\"" {  } { { "nRisc_core.v" "CT_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643998759413 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "li_instruction controler.v(62) " "Verilog HDL Always Construct warning at controler.v(62): variable \"li_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data controler.v(63) " "Verilog HDL Always Construct warning at controler.v(63): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal controler.v(65) " "Verilog HDL Always Construct warning at controler.v(65): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction controler.v(68) " "Verilog HDL Always Construct warning at controler.v(68): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "li_instruction controler.v(68) " "Verilog HDL Always Construct warning at controler.v(68): variable \"li_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction controler.v(70) " "Verilog HDL Always Construct warning at controler.v(70): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha controler.v(71) " "Verilog HDL Always Construct warning at controler.v(71): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction controler.v(74) " "Verilog HDL Always Construct warning at controler.v(74): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "li_instruction controler.v(74) " "Verilog HDL Always Construct warning at controler.v(74): variable \"li_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction controler.v(76) " "Verilog HDL Always Construct warning at controler.v(76): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha controler.v(80) " "Verilog HDL Always Construct warning at controler.v(80): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_beta controler.v(81) " "Verilog HDL Always Construct warning at controler.v(81): variable \"reg_beta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction controler.v(82) " "Verilog HDL Always Construct warning at controler.v(82): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal controler.v(83) " "Verilog HDL Always Construct warning at controler.v(83): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "li_instruction controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"li_instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"signal\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operation controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"operation\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_alpha controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"index_alpha\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_beta controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"index_beta\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_beta\[0\] controler.v(68) " "Inferred latch for \"index_beta\[0\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_beta\[1\] controler.v(68) " "Inferred latch for \"index_beta\[1\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_beta\[2\] controler.v(68) " "Inferred latch for \"index_beta\[2\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_alpha\[0\] controler.v(68) " "Inferred latch for \"index_alpha\[0\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_alpha\[1\] controler.v(68) " "Inferred latch for \"index_alpha\[1\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_alpha\[2\] controler.v(68) " "Inferred latch for \"index_alpha\[2\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[0\] controler.v(68) " "Inferred latch for \"operation\[0\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[1\] controler.v(68) " "Inferred latch for \"operation\[1\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[2\] controler.v(68) " "Inferred latch for \"operation\[2\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal controler.v(68) " "Inferred latch for \"signal\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "li_instruction controler.v(68) " "Inferred latch for \"li_instruction\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] controler.v(68) " "Inferred latch for \"data_in\[0\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] controler.v(68) " "Inferred latch for \"data_in\[1\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] controler.v(68) " "Inferred latch for \"data_in\[2\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] controler.v(68) " "Inferred latch for \"data_in\[3\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] controler.v(68) " "Inferred latch for \"data_in\[4\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] controler.v(68) " "Inferred latch for \"data_in\[5\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] controler.v(68) " "Inferred latch for \"data_in\[6\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] controler.v(68) " "Inferred latch for \"data_in\[7\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759413 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:RT_MODULE " "Elaborating entity \"registers\" for hierarchy \"registers:RT_MODULE\"" {  } { { "nRisc_core.v" "RT_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643998759413 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory registers.v(55) " "Verilog HDL warning at registers.v(55): initial value for variable memory should be constant" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 55 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction registers.v(66) " "Verilog HDL Always Construct warning at registers.v(66): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "await_solutions registers.v(66) " "Verilog HDL Always Construct warning at registers.v(66): variable \"await_solutions\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imediate registers.v(67) " "Verilog HDL Always Construct warning at registers.v(67): variable \"imediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha registers.v(67) " "Verilog HDL Always Construct warning at registers.v(67): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "await_solutions registers.v(70) " "Verilog HDL Always Construct warning at registers.v(70): variable \"await_solutions\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "solution_alu registers.v(71) " "Verilog HDL Always Construct warning at registers.v(71): variable \"solution_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memory_data registers.v(71) " "Verilog HDL Always Construct warning at registers.v(71): variable \"memory_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_index registers.v(71) " "Verilog HDL Always Construct warning at registers.v(71): variable \"temp_index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction registers.v(75) " "Verilog HDL Always Construct warning at registers.v(75): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "await_solutions registers.v(75) " "Verilog HDL Always Construct warning at registers.v(75): variable \"await_solutions\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction registers.v(76) " "Verilog HDL Always Construct warning at registers.v(76): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction registers.v(79) " "Verilog HDL Always Construct warning at registers.v(79): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha registers.v(82) " "Verilog HDL Always Construct warning at registers.v(82): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha registers.v(84) " "Verilog HDL Always Construct warning at registers.v(84): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_beta registers.v(85) " "Verilog HDL Always Construct warning at registers.v(85): variable \"reg_beta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction registers.v(86) " "Verilog HDL Always Construct warning at registers.v(86): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal registers.v(88) " "Verilog HDL Always Construct warning at registers.v(88): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "await_solutions registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"await_solutions\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_beq registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"r_beq\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_index registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"temp_index\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cache_a registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"cache_a\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cache_b registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"cache_b\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operation registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"operation\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"signal\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal registers.v(70) " "Inferred latch for \"signal\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[0\] registers.v(70) " "Inferred latch for \"operation\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[1\] registers.v(70) " "Inferred latch for \"operation\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[2\] registers.v(70) " "Inferred latch for \"operation\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[0\] registers.v(70) " "Inferred latch for \"cache_b\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[1\] registers.v(70) " "Inferred latch for \"cache_b\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[2\] registers.v(70) " "Inferred latch for \"cache_b\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[3\] registers.v(70) " "Inferred latch for \"cache_b\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[4\] registers.v(70) " "Inferred latch for \"cache_b\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[5\] registers.v(70) " "Inferred latch for \"cache_b\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[6\] registers.v(70) " "Inferred latch for \"cache_b\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[7\] registers.v(70) " "Inferred latch for \"cache_b\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[0\] registers.v(70) " "Inferred latch for \"cache_a\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[1\] registers.v(70) " "Inferred latch for \"cache_a\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[2\] registers.v(70) " "Inferred latch for \"cache_a\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[3\] registers.v(70) " "Inferred latch for \"cache_a\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[4\] registers.v(70) " "Inferred latch for \"cache_a\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[5\] registers.v(70) " "Inferred latch for \"cache_a\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[6\] registers.v(70) " "Inferred latch for \"cache_a\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[7\] registers.v(70) " "Inferred latch for \"cache_a\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_index\[0\] registers.v(70) " "Inferred latch for \"temp_index\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_index\[1\] registers.v(70) " "Inferred latch for \"temp_index\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_index\[2\] registers.v(70) " "Inferred latch for \"temp_index\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[0\] registers.v(70) " "Inferred latch for \"r_beq\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[1\] registers.v(70) " "Inferred latch for \"r_beq\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[2\] registers.v(70) " "Inferred latch for \"r_beq\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[3\] registers.v(70) " "Inferred latch for \"r_beq\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[4\] registers.v(70) " "Inferred latch for \"r_beq\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[5\] registers.v(70) " "Inferred latch for \"r_beq\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[6\] registers.v(70) " "Inferred latch for \"r_beq\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[7\] registers.v(70) " "Inferred latch for \"r_beq\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "await_solutions registers.v(70) " "Inferred latch for \"await_solutions\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] registers.v(70) " "Inferred latch for \"memory\[0\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] registers.v(70) " "Inferred latch for \"memory\[0\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] registers.v(70) " "Inferred latch for \"memory\[0\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] registers.v(70) " "Inferred latch for \"memory\[0\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] registers.v(70) " "Inferred latch for \"memory\[0\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] registers.v(70) " "Inferred latch for \"memory\[0\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] registers.v(70) " "Inferred latch for \"memory\[0\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] registers.v(70) " "Inferred latch for \"memory\[0\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] registers.v(70) " "Inferred latch for \"memory\[1\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] registers.v(70) " "Inferred latch for \"memory\[1\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] registers.v(70) " "Inferred latch for \"memory\[1\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] registers.v(70) " "Inferred latch for \"memory\[1\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] registers.v(70) " "Inferred latch for \"memory\[1\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] registers.v(70) " "Inferred latch for \"memory\[1\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] registers.v(70) " "Inferred latch for \"memory\[1\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] registers.v(70) " "Inferred latch for \"memory\[1\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] registers.v(70) " "Inferred latch for \"memory\[2\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] registers.v(70) " "Inferred latch for \"memory\[2\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] registers.v(70) " "Inferred latch for \"memory\[2\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] registers.v(70) " "Inferred latch for \"memory\[2\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] registers.v(70) " "Inferred latch for \"memory\[2\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] registers.v(70) " "Inferred latch for \"memory\[2\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] registers.v(70) " "Inferred latch for \"memory\[2\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] registers.v(70) " "Inferred latch for \"memory\[2\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] registers.v(70) " "Inferred latch for \"memory\[3\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] registers.v(70) " "Inferred latch for \"memory\[3\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] registers.v(70) " "Inferred latch for \"memory\[3\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] registers.v(70) " "Inferred latch for \"memory\[3\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] registers.v(70) " "Inferred latch for \"memory\[3\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] registers.v(70) " "Inferred latch for \"memory\[3\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] registers.v(70) " "Inferred latch for \"memory\[3\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] registers.v(70) " "Inferred latch for \"memory\[3\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] registers.v(70) " "Inferred latch for \"memory\[4\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] registers.v(70) " "Inferred latch for \"memory\[4\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] registers.v(70) " "Inferred latch for \"memory\[4\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] registers.v(70) " "Inferred latch for \"memory\[4\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] registers.v(70) " "Inferred latch for \"memory\[4\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] registers.v(70) " "Inferred latch for \"memory\[4\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] registers.v(70) " "Inferred latch for \"memory\[4\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[7\] registers.v(70) " "Inferred latch for \"memory\[4\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] registers.v(70) " "Inferred latch for \"memory\[5\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] registers.v(70) " "Inferred latch for \"memory\[5\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] registers.v(70) " "Inferred latch for \"memory\[5\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] registers.v(70) " "Inferred latch for \"memory\[5\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] registers.v(70) " "Inferred latch for \"memory\[5\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] registers.v(70) " "Inferred latch for \"memory\[5\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] registers.v(70) " "Inferred latch for \"memory\[5\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[7\] registers.v(70) " "Inferred latch for \"memory\[5\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] registers.v(70) " "Inferred latch for \"memory\[6\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] registers.v(70) " "Inferred latch for \"memory\[6\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] registers.v(70) " "Inferred latch for \"memory\[6\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] registers.v(70) " "Inferred latch for \"memory\[6\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] registers.v(70) " "Inferred latch for \"memory\[6\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] registers.v(70) " "Inferred latch for \"memory\[6\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] registers.v(70) " "Inferred latch for \"memory\[6\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[7\] registers.v(70) " "Inferred latch for \"memory\[6\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] registers.v(70) " "Inferred latch for \"memory\[7\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] registers.v(70) " "Inferred latch for \"memory\[7\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] registers.v(70) " "Inferred latch for \"memory\[7\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] registers.v(70) " "Inferred latch for \"memory\[7\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] registers.v(70) " "Inferred latch for \"memory\[7\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] registers.v(70) " "Inferred latch for \"memory\[7\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] registers.v(70) " "Inferred latch for \"memory\[7\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[7\] registers.v(70) " "Inferred latch for \"memory\[7\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:AL_MODULE " "Elaborating entity \"alu\" for hierarchy \"alu:AL_MODULE\"" {  } { { "nRisc_core.v" "AL_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643998759428 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction alu.v(58) " "Verilog HDL Always Construct warning at alu.v(58): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(59) " "Verilog HDL Always Construct warning at alu.v(59): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b alu.v(59) " "Verilog HDL Always Construct warning at alu.v(59): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal alu.v(60) " "Verilog HDL Always Construct warning at alu.v(60): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(64) " "Verilog HDL Always Construct warning at alu.v(64): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b alu.v(64) " "Verilog HDL Always Construct warning at alu.v(64): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal alu.v(65) " "Verilog HDL Always Construct warning at alu.v(65): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction alu.v(68) " "Verilog HDL Always Construct warning at alu.v(68): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(69) " "Verilog HDL Always Construct warning at alu.v(69): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b alu.v(69) " "Verilog HDL Always Construct warning at alu.v(69): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal alu.v(70) " "Verilog HDL Always Construct warning at alu.v(70): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction alu.v(73) " "Verilog HDL Always Construct warning at alu.v(73): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(74) " "Verilog HDL Always Construct warning at alu.v(74): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b alu.v(74) " "Verilog HDL Always Construct warning at alu.v(74): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal alu.v(79) " "Verilog HDL Always Construct warning at alu.v(79): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction alu.v(81) " "Verilog HDL Always Construct warning at alu.v(81): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_beq alu.v(82) " "Verilog HDL Always Construct warning at alu.v(82): variable \"r_beq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(83) " "Verilog HDL Always Construct warning at alu.v(83): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_beq alu.v(85) " "Verilog HDL Always Construct warning at alu.v(85): variable \"r_beq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b alu.v(86) " "Verilog HDL Always Construct warning at alu.v(86): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(88) " "Verilog HDL Always Construct warning at alu.v(88): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal alu.v(53) " "Verilog HDL Always Construct warning at alu.v(53): inferring latch(es) for variable \"signal\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759428 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_jump_data alu.v(53) " "Verilog HDL Always Construct warning at alu.v(53): inferring latch(es) for variable \"reg_jump_data\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759444 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal alu.v(81) " "Inferred latch for \"signal\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759444 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[0\] alu.v(81) " "Inferred latch for \"reg_jump_data\[0\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759444 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[1\] alu.v(81) " "Inferred latch for \"reg_jump_data\[1\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759444 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[2\] alu.v(81) " "Inferred latch for \"reg_jump_data\[2\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759444 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[3\] alu.v(81) " "Inferred latch for \"reg_jump_data\[3\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759444 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[4\] alu.v(81) " "Inferred latch for \"reg_jump_data\[4\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759444 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[5\] alu.v(81) " "Inferred latch for \"reg_jump_data\[5\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759444 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[6\] alu.v(81) " "Inferred latch for \"reg_jump_data\[6\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759444 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[7\] alu.v(81) " "Inferred latch for \"reg_jump_data\[7\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759444 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:ME_MODULE " "Elaborating entity \"memory\" for hierarchy \"memory:ME_MODULE\"" {  } { { "nRisc_core.v" "ME_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643998759460 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction memory.v(45) " "Verilog HDL Always Construct warning at memory.v(45): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759460 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha memory.v(46) " "Verilog HDL Always Construct warning at memory.v(46): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759460 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_beta memory.v(46) " "Verilog HDL Always Construct warning at memory.v(46): variable \"reg_beta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759460 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal memory.v(47) " "Verilog HDL Always Construct warning at memory.v(47): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759460 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction memory.v(50) " "Verilog HDL Always Construct warning at memory.v(50): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759460 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_beta memory.v(51) " "Verilog HDL Always Construct warning at memory.v(51): variable \"reg_beta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759460 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal memory.v(52) " "Verilog HDL Always Construct warning at memory.v(52): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643998759460 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal memory.v(41) " "Verilog HDL Always Construct warning at memory.v(41): inferring latch(es) for variable \"signal\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643998759460 "|nRisc_core|memory:ME_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal memory.v(50) " "Inferred latch for \"signal\" at memory.v(50)" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643998759460 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[7\] " "Net \"pc_signal\[7\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[7\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643998759506 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[6\] " "Net \"pc_signal\[6\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[6\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643998759506 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[5\] " "Net \"pc_signal\[5\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[5\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643998759506 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[4\] " "Net \"pc_signal\[4\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[4\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643998759506 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[3\] " "Net \"pc_signal\[3\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[3\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643998759506 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[2\] " "Net \"pc_signal\[2\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[2\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643998759506 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[1\] " "Net \"pc_signal\[1\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[1\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643998759506 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643998759506 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1643998759819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1643998760022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643998760022 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "nRisc_core.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643998760069 "|nRisc_core|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1643998760069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1643998760069 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1643998760069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1643998760069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643998760131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:19:20 2022 " "Processing ended: Fri Feb 04 15:19:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643998760131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643998760131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643998760131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643998760131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643998761272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643998761272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:19:20 2022 " "Processing started: Fri Feb 04 15:19:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643998761272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1643998761272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nRisc_core -c nRisc_core " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nRisc_core -c nRisc_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1643998761272 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1643998761366 ""}
{ "Info" "0" "" "Project  = nRisc_core" {  } {  } 0 0 "Project  = nRisc_core" 0 0 "Fitter" 0 0 1643998761366 ""}
{ "Info" "0" "" "Revision = nRisc_core" {  } {  } 0 0 "Revision = nRisc_core" 0 0 "Fitter" 0 0 1643998761366 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1643998761428 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nRisc_core EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"nRisc_core\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643998761444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643998761490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643998761491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643998761491 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643998761582 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1643998761582 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643998761816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643998761816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643998761816 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1643998761816 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643998761816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643998761816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643998761816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643998761816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643998761816 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1643998761816 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643998761816 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "nRisc_core.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643998762074 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1643998762074 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nRisc_core.sdc " "Synopsys Design Constraints File file not found: 'nRisc_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1643998762261 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1643998762261 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1643998762261 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1643998762261 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1643998762261 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1643998762261 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1643998762261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643998762261 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643998762261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643998762261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643998762261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643998762261 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643998762261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643998762277 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643998762277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643998762277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1643998762277 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643998762277 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1643998762277 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1643998762277 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1643998762277 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643998762277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643998762277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643998762277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643998762277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643998762277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643998762277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643998762277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643998762277 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1643998762277 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1643998762277 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643998762277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643998763214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643998763261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643998763277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643998763386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643998763386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643998763683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1643998763996 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643998763996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643998764058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1643998764058 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1643998764058 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643998764058 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1643998764074 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643998764136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643998764292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643998764355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643998764527 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643998764839 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/output_files/nRisc_core.fit.smsg " "Generated suppressed messages file C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/output_files/nRisc_core.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643998765152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643998765527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:19:25 2022 " "Processing ended: Fri Feb 04 15:19:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643998765527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643998765527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643998765527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643998765527 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1643998766496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643998766496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:19:26 2022 " "Processing started: Fri Feb 04 15:19:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643998766496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1643998766496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nRisc_core -c nRisc_core " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nRisc_core -c nRisc_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1643998766496 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1643998767129 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1643998767160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643998767457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:19:27 2022 " "Processing ended: Fri Feb 04 15:19:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643998767457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643998767457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643998767457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1643998767457 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1643998768054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1643998768598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643998768598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:19:28 2022 " "Processing started: Fri Feb 04 15:19:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643998768598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643998768598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nRisc_core -c nRisc_core " "Command: quartus_sta nRisc_core -c nRisc_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643998768613 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1643998768707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643998768863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1643998768863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1643998768910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1643998768910 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nRisc_core.sdc " "Synopsys Design Constraints File file not found: 'nRisc_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1643998769157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1643998769158 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1643998769158 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1643998769159 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1643998769159 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1643998769159 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1643998769160 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1643998769161 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1643998769161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769192 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1643998769192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1643998769224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1643998769544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1643998769606 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1643998769606 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1643998769606 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1643998769606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769622 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1643998769638 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1643998769809 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1643998769809 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1643998769809 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1643998769809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1643998769825 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1643998770169 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1643998770169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643998770231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:19:30 2022 " "Processing ended: Fri Feb 04 15:19:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643998770231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643998770231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643998770231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643998770231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643998771200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643998771200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:19:31 2022 " "Processing started: Fri Feb 04 15:19:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643998771200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643998771200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off nRisc_core -c nRisc_core " "Command: quartus_eda --read_settings_files=off --write_settings_files=off nRisc_core -c nRisc_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643998771200 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nRisc_core_8_1200mv_85c_slow.vo C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/ simulation " "Generated file nRisc_core_8_1200mv_85c_slow.vo in folder \"C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643998771544 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nRisc_core_8_1200mv_0c_slow.vo C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/ simulation " "Generated file nRisc_core_8_1200mv_0c_slow.vo in folder \"C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643998771575 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nRisc_core_min_1200mv_0c_fast.vo C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/ simulation " "Generated file nRisc_core_min_1200mv_0c_fast.vo in folder \"C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643998771591 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nRisc_core.vo C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/ simulation " "Generated file nRisc_core.vo in folder \"C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643998771622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nRisc_core_8_1200mv_85c_v_slow.sdo C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/ simulation " "Generated file nRisc_core_8_1200mv_85c_v_slow.sdo in folder \"C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643998771638 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nRisc_core_8_1200mv_0c_v_slow.sdo C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/ simulation " "Generated file nRisc_core_8_1200mv_0c_v_slow.sdo in folder \"C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643998771669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nRisc_core_min_1200mv_0c_v_fast.sdo C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/ simulation " "Generated file nRisc_core_min_1200mv_0c_v_fast.sdo in folder \"C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643998771684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nRisc_core_v.sdo C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/ simulation " "Generated file nRisc_core_v.sdo in folder \"C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643998771716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4506 " "Peak virtual memory: 4506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643998771778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:19:31 2022 " "Processing ended: Fri Feb 04 15:19:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643998771778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643998771778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643998771778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643998771778 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus II Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643998772359 ""}
