{
  "design": {
    "design_info": {
      "boundary_crc": "0xDEF6315E3413BB8E",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../gyro2_tester.gen/sources_1/bd/design_2",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "RX_BUFFER": {
        "blk_mem_1_even": "",
        "blk_mem_2_odd": "",
        "blk_mem_2_even": "",
        "blk_mem_0_even": "",
        "blk_mem_1_odd": "",
        "blk_mem_0_odd": "",
        "RxFIFO": ""
      },
      "LOOP1": {
        "axis_switch_0": "",
        "axis_switch_1": "",
        "data_processor_0": ""
      },
      "LOOP2": {
        "axis_switch_2": "",
        "axis_switch_3": ""
      },
      "RESETS": {
        "txclk_reset_domain": "",
        "clk_reset_domain": ""
      },
      "SPI": {
        "SPI_ip_0": "",
        "iobuf_xil_0": ""
      },
      "DMA": {
        "axi_smc": "",
        "axi_dma_0": ""
      },
      "REGISTER_DEMUX": {
        "AXI_Register_Demux": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {},
          "m08_couplers": {}
        }
      },
      "TX_BUFFER": {
        "blk1_mem_tx_odd": "",
        "blk1_mem_tx_even": "",
        "blk0_mem_tx_even": "",
        "blk2_mem_tx_even": "",
        "blk2_mem_tx_odd": "",
        "blk0_mem_tx_odd": "",
        "TxFIFO": ""
      },
      "xlconcat_1": "",
      "BiDirChannels_0": "",
      "led_driver_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "SPI_SCK": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SPI_CSN": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DRX": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DSYNC": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DTX": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SYNC_CK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_BiDirChannels_0_0_SYNCK",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "const_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "MCK_N": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_BiDirChannels_0_0_MCK_N",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "const_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "MCK_P": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_BiDirChannels_0_0_MCK_P",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "const_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "LED0": {
        "direction": "O"
      },
      "LED1": {
        "direction": "O"
      },
      "LED2": {
        "direction": "O"
      },
      "LED3": {
        "direction": "O"
      },
      "LED4": {
        "direction": "O"
      },
      "LED5": {
        "direction": "O"
      },
      "LED6": {
        "direction": "O"
      },
      "LED7": {
        "direction": "O"
      },
      "SPI_DN": {
        "direction": "IO"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_2_processing_system7_0_0",
        "xci_path": "ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150.000000"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.063"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.062"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.065"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.083"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.007"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.010"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.048"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg484"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_BASEADDR": {
            "value": "0xE0104000"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_HIGHADDR": {
            "value": "0xE0104fff"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "68.4725"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "71.086"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "66.794"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "108.7385"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "64.1705"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "63.686"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "68.46"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "105.4895"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "RX_BUFFER": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "LED1": {
            "direction": "O"
          },
          "irq_full": {
            "direction": "O"
          }
        },
        "components": {
          "blk_mem_1_even": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk_mem_0_even_0",
            "xci_path": "ip/design_2_blk_mem_0_even_0/design_2_blk_mem_0_even_0.xci",
            "inst_hier_path": "RX_BUFFER/blk_mem_1_even",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_mem_2_odd": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk_mem_0_odd_0",
            "xci_path": "ip/design_2_blk_mem_0_odd_0/design_2_blk_mem_0_odd_0.xci",
            "inst_hier_path": "RX_BUFFER/blk_mem_2_odd",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_mem_2_even": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk_mem_2_odd_0",
            "xci_path": "ip/design_2_blk_mem_2_odd_0/design_2_blk_mem_2_odd_0.xci",
            "inst_hier_path": "RX_BUFFER/blk_mem_2_even",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_mem_0_even": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk_mem_1_even_1",
            "xci_path": "ip/design_2_blk_mem_1_even_1/design_2_blk_mem_1_even_1.xci",
            "inst_hier_path": "RX_BUFFER/blk_mem_0_even",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_mem_1_odd": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk_mem_1_even_0",
            "xci_path": "ip/design_2_blk_mem_1_even_0/design_2_blk_mem_1_even_0.xci",
            "inst_hier_path": "RX_BUFFER/blk_mem_1_odd",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_mem_0_odd": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk_mem_0_even_1",
            "xci_path": "ip/design_2_blk_mem_0_even_1/design_2_blk_mem_0_even_1.xci",
            "inst_hier_path": "RX_BUFFER/blk_mem_0_odd",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "RxFIFO": {
            "vlnv": "xilinx.com:user:axis_stream_fifo:1.0",
            "xci_name": "design_2_RxFIFO_0",
            "xci_path": "ip/design_2_RxFIFO_0/design_2_RxFIFO_0.xci",
            "inst_hier_path": "RX_BUFFER/RxFIFO",
            "parameters": {
              "C_S00_AXIS_TDATA_WIDTH": {
                "value": "48"
              }
            }
          }
        },
        "interface_nets": {
          "RxFIFO_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS",
              "RxFIFO/M00_AXIS"
            ]
          },
          "axis_switch_3_M00_AXIS": {
            "interface_ports": [
              "S00_AXIS",
              "RxFIFO/S00_AXIS"
            ]
          },
          "ps7_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "S00_AXI",
              "RxFIFO/S00_AXI"
            ]
          }
        },
        "nets": {
          "RxFIFO_bram0_even_addr_a": {
            "ports": [
              "RxFIFO/bram0_even_addr_a",
              "blk_mem_0_even/addra"
            ]
          },
          "RxFIFO_bram0_even_addr_b": {
            "ports": [
              "RxFIFO/bram0_even_addr_b",
              "blk_mem_0_even/addrb"
            ]
          },
          "RxFIFO_bram0_even_data_a": {
            "ports": [
              "RxFIFO/bram0_even_data_a",
              "blk_mem_0_even/dina"
            ]
          },
          "RxFIFO_bram0_even_en_a": {
            "ports": [
              "RxFIFO/bram0_even_en_a",
              "blk_mem_0_even/ena"
            ]
          },
          "RxFIFO_bram0_even_en_b": {
            "ports": [
              "RxFIFO/bram0_even_en_b",
              "blk_mem_0_even/enb"
            ]
          },
          "RxFIFO_bram0_even_we_a": {
            "ports": [
              "RxFIFO/bram0_even_we_a",
              "blk_mem_0_even/wea"
            ]
          },
          "RxFIFO_bram0_odd_addr_a": {
            "ports": [
              "RxFIFO/bram0_odd_addr_a",
              "blk_mem_0_odd/addra"
            ]
          },
          "RxFIFO_bram0_odd_addr_b": {
            "ports": [
              "RxFIFO/bram0_odd_addr_b",
              "blk_mem_0_odd/addrb"
            ]
          },
          "RxFIFO_bram0_odd_data_a": {
            "ports": [
              "RxFIFO/bram0_odd_data_a",
              "blk_mem_0_odd/dina"
            ]
          },
          "RxFIFO_bram0_odd_en_a": {
            "ports": [
              "RxFIFO/bram0_odd_en_a",
              "blk_mem_0_odd/ena"
            ]
          },
          "RxFIFO_bram0_odd_en_b": {
            "ports": [
              "RxFIFO/bram0_odd_en_b",
              "blk_mem_0_odd/enb"
            ]
          },
          "RxFIFO_bram0_odd_we_a": {
            "ports": [
              "RxFIFO/bram0_odd_we_a",
              "blk_mem_0_odd/wea"
            ]
          },
          "RxFIFO_bram1_even_addr_a": {
            "ports": [
              "RxFIFO/bram1_even_addr_a",
              "blk_mem_1_even/addra"
            ]
          },
          "RxFIFO_bram1_even_addr_b": {
            "ports": [
              "RxFIFO/bram1_even_addr_b",
              "blk_mem_1_even/addrb"
            ]
          },
          "RxFIFO_bram1_even_data_a": {
            "ports": [
              "RxFIFO/bram1_even_data_a",
              "blk_mem_1_even/dina"
            ]
          },
          "RxFIFO_bram1_even_en_a": {
            "ports": [
              "RxFIFO/bram1_even_en_a",
              "blk_mem_1_even/ena"
            ]
          },
          "RxFIFO_bram1_even_en_b": {
            "ports": [
              "RxFIFO/bram1_even_en_b",
              "blk_mem_1_even/enb"
            ]
          },
          "RxFIFO_bram1_even_we_a": {
            "ports": [
              "RxFIFO/bram1_even_we_a",
              "blk_mem_1_even/wea"
            ]
          },
          "RxFIFO_bram1_odd_addr_a": {
            "ports": [
              "RxFIFO/bram1_odd_addr_a",
              "blk_mem_1_odd/addra"
            ]
          },
          "RxFIFO_bram1_odd_addr_b": {
            "ports": [
              "RxFIFO/bram1_odd_addr_b",
              "blk_mem_1_odd/addrb"
            ]
          },
          "RxFIFO_bram1_odd_data_a": {
            "ports": [
              "RxFIFO/bram1_odd_data_a",
              "blk_mem_1_odd/dina"
            ]
          },
          "RxFIFO_bram1_odd_en_a": {
            "ports": [
              "RxFIFO/bram1_odd_en_a",
              "blk_mem_1_odd/ena"
            ]
          },
          "RxFIFO_bram1_odd_en_b": {
            "ports": [
              "RxFIFO/bram1_odd_en_b",
              "blk_mem_1_odd/enb"
            ]
          },
          "RxFIFO_bram1_odd_we_a": {
            "ports": [
              "RxFIFO/bram1_odd_we_a",
              "blk_mem_1_odd/wea"
            ]
          },
          "RxFIFO_bram2_even_addr_a": {
            "ports": [
              "RxFIFO/bram2_even_addr_a",
              "blk_mem_2_even/addra"
            ]
          },
          "RxFIFO_bram2_even_addr_b": {
            "ports": [
              "RxFIFO/bram2_even_addr_b",
              "blk_mem_2_even/addrb"
            ]
          },
          "RxFIFO_bram2_even_data_a": {
            "ports": [
              "RxFIFO/bram2_even_data_a",
              "blk_mem_2_even/dina"
            ]
          },
          "RxFIFO_bram2_even_en_a": {
            "ports": [
              "RxFIFO/bram2_even_en_a",
              "blk_mem_2_even/ena"
            ]
          },
          "RxFIFO_bram2_even_en_b": {
            "ports": [
              "RxFIFO/bram2_even_en_b",
              "blk_mem_2_even/enb"
            ]
          },
          "RxFIFO_bram2_even_we_a": {
            "ports": [
              "RxFIFO/bram2_even_we_a",
              "blk_mem_2_even/wea"
            ]
          },
          "RxFIFO_bram2_odd_addr_a": {
            "ports": [
              "RxFIFO/bram2_odd_addr_a",
              "blk_mem_2_odd/addra"
            ]
          },
          "RxFIFO_bram2_odd_addr_b": {
            "ports": [
              "RxFIFO/bram2_odd_addr_b",
              "blk_mem_2_odd/addrb"
            ]
          },
          "RxFIFO_bram2_odd_data_a": {
            "ports": [
              "RxFIFO/bram2_odd_data_a",
              "blk_mem_2_odd/dina"
            ]
          },
          "RxFIFO_bram2_odd_en_a": {
            "ports": [
              "RxFIFO/bram2_odd_en_a",
              "blk_mem_2_odd/ena"
            ]
          },
          "RxFIFO_bram2_odd_en_b": {
            "ports": [
              "RxFIFO/bram2_odd_en_b",
              "blk_mem_2_odd/enb"
            ]
          },
          "RxFIFO_bram2_odd_we_a": {
            "ports": [
              "RxFIFO/bram2_odd_we_a",
              "blk_mem_2_odd/wea"
            ]
          },
          "RxFIFO_irq_full": {
            "ports": [
              "RxFIFO/irq_full",
              "irq_full"
            ]
          },
          "RxFIFO_rxfifo_full": {
            "ports": [
              "RxFIFO/rxfifo_full",
              "LED1"
            ]
          },
          "blk_mem_0_even_doutb": {
            "ports": [
              "blk_mem_0_even/doutb",
              "RxFIFO/bram0_even_rdata_b"
            ]
          },
          "blk_mem_0_odd_doutb": {
            "ports": [
              "blk_mem_0_odd/doutb",
              "RxFIFO/bram0_odd_rdata_b"
            ]
          },
          "blk_mem_1_even_doutb": {
            "ports": [
              "blk_mem_1_even/doutb",
              "RxFIFO/bram1_even_rdata_b"
            ]
          },
          "blk_mem_1_odd_doutb": {
            "ports": [
              "blk_mem_1_odd/doutb",
              "RxFIFO/bram1_odd_rdata_b"
            ]
          },
          "blk_mem_2_even_doutb": {
            "ports": [
              "blk_mem_2_even/doutb",
              "RxFIFO/bram2_even_rdata_b"
            ]
          },
          "blk_mem_2_odd_doutb": {
            "ports": [
              "blk_mem_2_odd/doutb",
              "RxFIFO/bram2_odd_rdata_b"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "clk",
              "blk_mem_2_odd/clkb",
              "blk_mem_2_odd/clka",
              "blk_mem_2_even/clkb",
              "blk_mem_2_even/clka",
              "blk_mem_1_odd/clkb",
              "blk_mem_1_odd/clka",
              "blk_mem_1_even/clkb",
              "blk_mem_0_odd/clkb",
              "blk_mem_0_odd/clka",
              "blk_mem_0_even/clkb",
              "blk_mem_0_even/clka",
              "blk_mem_1_even/clka",
              "RxFIFO/clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "rst_n",
              "RxFIFO/rst_n"
            ]
          }
        }
      },
      "LOOP1": {
        "interface_ports": {
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CTRL1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_ctrl_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_ctrl_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_switch_0": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "design_2_axis_switch_0_0",
            "xci_path": "ip/design_2_axis_switch_0_0/design_2_axis_switch_0_0.xci",
            "inst_hier_path": "LOOP1/axis_switch_0",
            "parameters": {
              "ROUTING_MODE": {
                "value": "1"
              }
            }
          },
          "axis_switch_1": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "design_2_axis_switch_1_0",
            "xci_path": "ip/design_2_axis_switch_1_0/design_2_axis_switch_1_0.xci",
            "inst_hier_path": "LOOP1/axis_switch_1",
            "parameters": {
              "DECODER_REG": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "ROUTING_MODE": {
                "value": "1"
              }
            }
          },
          "data_processor_0": {
            "vlnv": "xilinx.com:module_ref:data_processor:1.0",
            "xci_name": "design_2_data_processor_0_0",
            "xci_path": "ip/design_2_data_processor_0_0/design_2_data_processor_0_0.xci",
            "inst_hier_path": "LOOP1/data_processor_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "data_processor",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis:s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "state_reg": {
                "direction": "O",
                "left": "2",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "AXI_Register_Demux_M00_AXI": {
            "interface_ports": [
              "S_AXI_CTRL",
              "axis_switch_0/S_AXI_CTRL"
            ]
          },
          "AXI_Register_Demux_M06_AXI": {
            "interface_ports": [
              "S_AXI_CTRL1",
              "axis_switch_1/S_AXI_CTRL"
            ]
          },
          "RxFIFO_M00_AXIS": {
            "interface_ports": [
              "S01_AXIS",
              "axis_switch_0/S01_AXIS"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "S00_AXIS",
              "axis_switch_1/S00_AXIS"
            ]
          },
          "axis_switch_0_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS",
              "axis_switch_0/M00_AXIS"
            ]
          },
          "axis_switch_1_M00_AXIS": {
            "interface_ports": [
              "axis_switch_1/M00_AXIS",
              "data_processor_0/s_axis"
            ]
          },
          "axis_switch_1_M01_AXIS": {
            "interface_ports": [
              "M01_AXIS",
              "axis_switch_1/M01_AXIS"
            ]
          },
          "data_processor_0_m_axis": {
            "interface_ports": [
              "axis_switch_0/S00_AXIS",
              "data_processor_0/m_axis"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_ctrl_aclk",
              "axis_switch_1/s_axi_ctrl_aclk",
              "axis_switch_1/aclk",
              "axis_switch_0/s_axi_ctrl_aclk",
              "axis_switch_0/aclk",
              "data_processor_0/clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_ctrl_aresetn",
              "axis_switch_1/s_axi_ctrl_aresetn",
              "axis_switch_1/aresetn",
              "axis_switch_0/s_axi_ctrl_aresetn",
              "axis_switch_0/aresetn",
              "data_processor_0/reset"
            ]
          }
        }
      },
      "LOOP2": {
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXIS1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CTRL1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_ctrl_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_ctrl_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_switch_2": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "design_2_axis_switch_2_0",
            "xci_path": "ip/design_2_axis_switch_2_0/design_2_axis_switch_2_0.xci",
            "inst_hier_path": "LOOP2/axis_switch_2",
            "parameters": {
              "DECODER_REG": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "ROUTING_MODE": {
                "value": "1"
              }
            }
          },
          "axis_switch_3": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "design_2_axis_switch_3_0",
            "xci_path": "ip/design_2_axis_switch_3_0/design_2_axis_switch_3_0.xci",
            "inst_hier_path": "LOOP2/axis_switch_3",
            "parameters": {
              "ROUTING_MODE": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "AXI_Register_Demux_M07_AXI": {
            "interface_ports": [
              "S_AXI_CTRL",
              "axis_switch_2/S_AXI_CTRL"
            ]
          },
          "AXI_Register_Demux_M08_AXI": {
            "interface_ports": [
              "S_AXI_CTRL1",
              "axis_switch_3/S_AXI_CTRL"
            ]
          },
          "BiDirChannels_0_M00_AXIS": {
            "interface_ports": [
              "S00_AXIS1",
              "axis_switch_3/S00_AXIS"
            ]
          },
          "TxFIFO_M00_AXIS": {
            "interface_ports": [
              "S00_AXIS",
              "axis_switch_2/S00_AXIS"
            ]
          },
          "axis_switch_2_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS",
              "axis_switch_2/M00_AXIS"
            ]
          },
          "axis_switch_2_M01_AXIS": {
            "interface_ports": [
              "axis_switch_2/M01_AXIS",
              "axis_switch_3/S01_AXIS"
            ]
          },
          "axis_switch_3_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS1",
              "axis_switch_3/M00_AXIS"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_ctrl_aclk",
              "axis_switch_2/s_axi_ctrl_aclk",
              "axis_switch_3/aclk",
              "axis_switch_3/s_axi_ctrl_aclk",
              "axis_switch_2/aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_ctrl_aresetn",
              "axis_switch_2/s_axi_ctrl_aresetn",
              "axis_switch_3/aresetn",
              "axis_switch_3/s_axi_ctrl_aresetn",
              "axis_switch_2/aresetn"
            ]
          }
        }
      },
      "RESETS": {
        "ports": {
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "txclk_reset_domain": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_2_proc_sys_reset_0_1",
            "xci_path": "ip/design_2_proc_sys_reset_0_1/design_2_proc_sys_reset_0_1.xci",
            "inst_hier_path": "RESETS/txclk_reset_domain"
          },
          "clk_reset_domain": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_2_proc_sys_reset_0_2",
            "xci_path": "ip/design_2_proc_sys_reset_0_2/design_2_proc_sys_reset_0_2.xci",
            "inst_hier_path": "RESETS/clk_reset_domain"
          }
        },
        "nets": {
          "BiDirChannels_0_txclk": {
            "ports": [
              "slowest_sync_clk",
              "txclk_reset_domain/slowest_sync_clk"
            ]
          },
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "clk_reset_domain/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "slowest_sync_clk1",
              "clk_reset_domain/slowest_sync_clk"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "ext_reset_in",
              "clk_reset_domain/ext_reset_in",
              "txclk_reset_domain/ext_reset_in"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "clk_reset_domain/peripheral_aresetn",
              "peripheral_aresetn1"
            ]
          },
          "txclk_reset_domain_peripheral_aresetn": {
            "ports": [
              "txclk_reset_domain/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          }
        }
      },
      "SPI": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rstn": {
            "type": "rst",
            "direction": "I"
          },
          "SPI_SCK": {
            "direction": "O"
          },
          "SPI_CSN": {
            "direction": "O"
          },
          "SPI_DN": {
            "direction": "IO"
          }
        },
        "components": {
          "SPI_ip_0": {
            "vlnv": "xilinx.com:user:axi4_pl_SPI_ip:1.0",
            "xci_name": "design_2_SPI_ip_0_0",
            "xci_path": "ip/design_2_SPI_ip_0_0/design_2_SPI_ip_0_0.xci",
            "inst_hier_path": "SPI/SPI_ip_0"
          },
          "iobuf_xil_0": {
            "vlnv": "xilinx.com:module_ref:iobuf_xil:1.0",
            "xci_name": "design_2_iobuf_xil_0_0",
            "xci_path": "ip/design_2_iobuf_xil_0_0/design_2_iobuf_xil_0_0.xci",
            "inst_hier_path": "SPI/iobuf_xil_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "iobuf_xil",
              "boundary_crc": "0x0"
            },
            "ports": {
              "I": {
                "direction": "I"
              },
              "O": {
                "direction": "O"
              },
              "T": {
                "direction": "I"
              },
              "IO": {
                "direction": "IO"
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S00_AXI",
              "SPI_ip_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "SPI_DN",
              "iobuf_xil_0/IO"
            ]
          },
          "SPI_ip_0_SPI_CS": {
            "ports": [
              "SPI_ip_0/SPI_CS",
              "SPI_CSN"
            ]
          },
          "SPI_ip_0_SPI_SCK": {
            "ports": [
              "SPI_ip_0/SPI_SCK",
              "SPI_SCK"
            ]
          },
          "SPI_ip_0_spi_oen": {
            "ports": [
              "SPI_ip_0/spi_oen",
              "iobuf_xil_0/T"
            ]
          },
          "SPI_ip_0_spi_out": {
            "ports": [
              "SPI_ip_0/spi_out",
              "iobuf_xil_0/I"
            ]
          },
          "iobuf_xil_0_O": {
            "ports": [
              "iobuf_xil_0/O",
              "SPI_ip_0/spi_in"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "clk",
              "SPI_ip_0/clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "rstn",
              "SPI_ip_0/rstn"
            ]
          }
        }
      },
      "DMA": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_S2MM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axi_smc": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "design_2_smartconnect_0_0",
            "xci_path": "ip/design_2_smartconnect_0_0/design_2_smartconnect_0_0.xci",
            "inst_hier_path": "DMA/axi_smc",
            "parameters": {
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_2_axi_dma_0_0",
            "xci_path": "ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0.xci",
            "inst_hier_path": "DMA/axi_dma_0",
            "parameters": {
              "c_include_sg": {
                "value": "0"
              },
              "c_mm2s_burst_size": {
                "value": "256"
              },
              "c_s2mm_burst_size": {
                "value": "256"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "4"
                  }
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "5"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "M_AXIS_MM2S",
              "axi_dma_0/M_AXIS_MM2S"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXI_MM2S",
              "axi_smc/S00_AXI"
            ]
          },
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "axi_dma_0/M_AXI_S2MM",
              "axi_smc/S01_AXI"
            ]
          },
          "axis_switch_0_M00_AXIS": {
            "interface_ports": [
              "S_AXIS_S2MM",
              "axi_dma_0/S_AXIS_S2MM"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_dma_0/S_AXI_LITE"
            ]
          },
          "smartconnect_0_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_smc/M00_AXI"
            ]
          }
        },
        "nets": {
          "axi_dma_0_mm2s_introut": {
            "ports": [
              "axi_dma_0/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_lite_aclk",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_dma_0/m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axi_smc/aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "axi_dma_0/axi_resetn",
              "axi_smc/aresetn"
            ]
          }
        }
      },
      "REGISTER_DEMUX": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S00_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "AXI_Register_Demux": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/design_2_ps7_0_axi_periph_0/design_2_ps7_0_axi_periph_0.xci",
            "inst_hier_path": "REGISTER_DEMUX/AXI_Register_Demux",
            "xci_name": "design_2_ps7_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_2_xbar_0",
                "xci_path": "ip/design_2_xbar_0/design_2_xbar_0.xci",
                "inst_hier_path": "REGISTER_DEMUX/AXI_Register_Demux/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "9"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI",
                      "M08_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_2_auto_pc_0",
                    "xci_path": "ip/design_2_auto_pc_0/design_2_auto_pc_0.xci",
                    "inst_hier_path": "REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "AXI_Register_Demux_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_AXI_Register_Demux": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_AXI_Register_Demux": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_AXI_Register_Demux": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_AXI_Register_Demux": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_AXI_Register_Demux": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_AXI_Register_Demux": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_AXI_Register_Demux": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_AXI_Register_Demux": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m08_couplers_to_AXI_Register_Demux": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "AXI_Register_Demux_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK"
                ]
              },
              "AXI_Register_Demux_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "AXI_Register_Demux_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "AXI_Register_Demux/M00_AXI"
            ]
          },
          "AXI_Register_Demux_M06_AXI": {
            "interface_ports": [
              "M06_AXI",
              "AXI_Register_Demux/M06_AXI"
            ]
          },
          "AXI_Register_Demux_M07_AXI": {
            "interface_ports": [
              "M07_AXI",
              "AXI_Register_Demux/M07_AXI"
            ]
          },
          "AXI_Register_Demux_M08_AXI": {
            "interface_ports": [
              "M08_AXI",
              "AXI_Register_Demux/M08_AXI"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "S00_AXI",
              "AXI_Register_Demux/S00_AXI"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "AXI_Register_Demux/M01_AXI"
            ]
          },
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "AXI_Register_Demux/M02_AXI"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "M03_AXI",
              "AXI_Register_Demux/M03_AXI"
            ]
          },
          "ps7_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "M04_AXI",
              "AXI_Register_Demux/M04_AXI"
            ]
          },
          "ps7_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "M05_AXI",
              "AXI_Register_Demux/M05_AXI"
            ]
          }
        },
        "nets": {
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "ARESETN",
              "AXI_Register_Demux/ARESETN"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "S00_ACLK",
              "AXI_Register_Demux/S00_ACLK",
              "AXI_Register_Demux/M00_ACLK",
              "AXI_Register_Demux/M01_ACLK",
              "AXI_Register_Demux/M02_ACLK",
              "AXI_Register_Demux/M03_ACLK",
              "AXI_Register_Demux/M04_ACLK",
              "AXI_Register_Demux/M05_ACLK",
              "AXI_Register_Demux/M06_ACLK",
              "AXI_Register_Demux/M07_ACLK",
              "AXI_Register_Demux/M08_ACLK",
              "AXI_Register_Demux/ACLK"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "M00_ARESETN",
              "AXI_Register_Demux/M00_ARESETN",
              "AXI_Register_Demux/M01_ARESETN",
              "AXI_Register_Demux/M02_ARESETN",
              "AXI_Register_Demux/M03_ARESETN",
              "AXI_Register_Demux/M04_ARESETN",
              "AXI_Register_Demux/M05_ARESETN",
              "AXI_Register_Demux/M06_ARESETN",
              "AXI_Register_Demux/M07_ARESETN",
              "AXI_Register_Demux/M08_ARESETN",
              "AXI_Register_Demux/S00_ARESETN"
            ]
          }
        }
      },
      "TX_BUFFER": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rstn": {
            "type": "rst",
            "direction": "I"
          },
          "LED0": {
            "direction": "O"
          },
          "irq_full": {
            "direction": "O"
          }
        },
        "components": {
          "blk1_mem_tx_odd": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk0_mem_tx_odd_0",
            "xci_path": "ip/design_2_blk0_mem_tx_odd_0/design_2_blk0_mem_tx_odd_0.xci",
            "inst_hier_path": "TX_BUFFER/blk1_mem_tx_odd",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "8192"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk1_mem_tx_even": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk1_mem_tx_odd_0",
            "xci_path": "ip/design_2_blk1_mem_tx_odd_0/design_2_blk1_mem_tx_odd_0.xci",
            "inst_hier_path": "TX_BUFFER/blk1_mem_tx_even",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "8192"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk0_mem_tx_even": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk_mem_1_even_2",
            "xci_path": "ip/design_2_blk_mem_1_even_2/design_2_blk_mem_1_even_2.xci",
            "inst_hier_path": "TX_BUFFER/blk0_mem_tx_even",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "8192"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk2_mem_tx_even": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk1_mem_tx_even_0",
            "xci_path": "ip/design_2_blk1_mem_tx_even_0/design_2_blk1_mem_tx_even_0.xci",
            "inst_hier_path": "TX_BUFFER/blk2_mem_tx_even",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "8192"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk2_mem_tx_odd": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk2_mem_tx_even_0",
            "xci_path": "ip/design_2_blk2_mem_tx_even_0/design_2_blk2_mem_tx_even_0.xci",
            "inst_hier_path": "TX_BUFFER/blk2_mem_tx_odd",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "8192"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk0_mem_tx_odd": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_blk_mem_tx_even_0",
            "xci_path": "ip/design_2_blk_mem_tx_even_0/design_2_blk_mem_tx_even_0.xci",
            "inst_hier_path": "TX_BUFFER/blk0_mem_tx_odd",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "8192"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "TxFIFO": {
            "vlnv": "user.org:user:axis_stream_txfifo:2.0",
            "xci_name": "design_2_axis_stream_txfifo_0_2",
            "xci_path": "ip/design_2_axis_stream_txfifo_0_2/design_2_axis_stream_txfifo_0_2.xci",
            "inst_hier_path": "TX_BUFFER/TxFIFO",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "11"
              }
            }
          }
        },
        "interface_nets": {
          "TxFIFO_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS",
              "TxFIFO/M00_AXIS"
            ]
          },
          "axis_switch_1_M01_AXIS": {
            "interface_ports": [
              "S00_AXIS",
              "TxFIFO/S00_AXIS"
            ]
          },
          "ps7_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "S00_AXI",
              "TxFIFO/S00_AXI"
            ]
          }
        },
        "nets": {
          "TxFIFO_bram0_even_addr_a": {
            "ports": [
              "TxFIFO/bram0_even_addr_a",
              "blk0_mem_tx_even/addra"
            ]
          },
          "TxFIFO_bram0_even_addr_b": {
            "ports": [
              "TxFIFO/bram0_even_addr_b",
              "blk0_mem_tx_even/addrb"
            ]
          },
          "TxFIFO_bram0_even_data_a": {
            "ports": [
              "TxFIFO/bram0_even_data_a",
              "blk0_mem_tx_even/dina"
            ]
          },
          "TxFIFO_bram0_even_en_a": {
            "ports": [
              "TxFIFO/bram0_even_en_a",
              "blk0_mem_tx_even/ena"
            ]
          },
          "TxFIFO_bram0_even_en_b": {
            "ports": [
              "TxFIFO/bram0_even_en_b",
              "blk0_mem_tx_even/enb"
            ]
          },
          "TxFIFO_bram0_even_we_a": {
            "ports": [
              "TxFIFO/bram0_even_we_a",
              "blk0_mem_tx_even/wea"
            ]
          },
          "TxFIFO_bram0_odd_addr_a": {
            "ports": [
              "TxFIFO/bram0_odd_addr_a",
              "blk0_mem_tx_odd/addra"
            ]
          },
          "TxFIFO_bram0_odd_addr_b": {
            "ports": [
              "TxFIFO/bram0_odd_addr_b",
              "blk0_mem_tx_odd/addrb"
            ]
          },
          "TxFIFO_bram0_odd_data_a": {
            "ports": [
              "TxFIFO/bram0_odd_data_a",
              "blk0_mem_tx_odd/dina"
            ]
          },
          "TxFIFO_bram0_odd_en_a": {
            "ports": [
              "TxFIFO/bram0_odd_en_a",
              "blk0_mem_tx_odd/ena"
            ]
          },
          "TxFIFO_bram0_odd_en_b": {
            "ports": [
              "TxFIFO/bram0_odd_en_b",
              "blk0_mem_tx_odd/enb"
            ]
          },
          "TxFIFO_bram0_odd_we_a": {
            "ports": [
              "TxFIFO/bram0_odd_we_a",
              "blk0_mem_tx_odd/wea"
            ]
          },
          "TxFIFO_bram1_even_addr_a": {
            "ports": [
              "TxFIFO/bram1_even_addr_a",
              "blk1_mem_tx_even/addra"
            ]
          },
          "TxFIFO_bram1_even_addr_b": {
            "ports": [
              "TxFIFO/bram1_even_addr_b",
              "blk1_mem_tx_even/addrb"
            ]
          },
          "TxFIFO_bram1_even_data_a": {
            "ports": [
              "TxFIFO/bram1_even_data_a",
              "blk1_mem_tx_even/dina"
            ]
          },
          "TxFIFO_bram1_even_en_a": {
            "ports": [
              "TxFIFO/bram1_even_en_a",
              "blk1_mem_tx_even/ena"
            ]
          },
          "TxFIFO_bram1_even_en_b": {
            "ports": [
              "TxFIFO/bram1_even_en_b",
              "blk1_mem_tx_even/enb"
            ]
          },
          "TxFIFO_bram1_even_we_a": {
            "ports": [
              "TxFIFO/bram1_even_we_a",
              "blk1_mem_tx_even/wea"
            ]
          },
          "TxFIFO_bram1_odd_addr_a": {
            "ports": [
              "TxFIFO/bram1_odd_addr_a",
              "blk1_mem_tx_odd/addra"
            ]
          },
          "TxFIFO_bram1_odd_addr_b": {
            "ports": [
              "TxFIFO/bram1_odd_addr_b",
              "blk1_mem_tx_odd/addrb"
            ]
          },
          "TxFIFO_bram1_odd_data_a": {
            "ports": [
              "TxFIFO/bram1_odd_data_a",
              "blk1_mem_tx_odd/dina"
            ]
          },
          "TxFIFO_bram1_odd_en_a": {
            "ports": [
              "TxFIFO/bram1_odd_en_a",
              "blk1_mem_tx_odd/ena"
            ]
          },
          "TxFIFO_bram1_odd_en_b": {
            "ports": [
              "TxFIFO/bram1_odd_en_b",
              "blk1_mem_tx_odd/enb"
            ]
          },
          "TxFIFO_bram1_odd_we_a": {
            "ports": [
              "TxFIFO/bram1_odd_we_a",
              "blk1_mem_tx_odd/wea"
            ]
          },
          "TxFIFO_bram2_even_addr_a": {
            "ports": [
              "TxFIFO/bram2_even_addr_a",
              "blk2_mem_tx_even/addra"
            ]
          },
          "TxFIFO_bram2_even_addr_b": {
            "ports": [
              "TxFIFO/bram2_even_addr_b",
              "blk2_mem_tx_even/addrb"
            ]
          },
          "TxFIFO_bram2_even_data_a": {
            "ports": [
              "TxFIFO/bram2_even_data_a",
              "blk2_mem_tx_even/dina"
            ]
          },
          "TxFIFO_bram2_even_en_a": {
            "ports": [
              "TxFIFO/bram2_even_en_a",
              "blk2_mem_tx_even/ena"
            ]
          },
          "TxFIFO_bram2_even_en_b": {
            "ports": [
              "TxFIFO/bram2_even_en_b",
              "blk2_mem_tx_even/enb"
            ]
          },
          "TxFIFO_bram2_even_we_a": {
            "ports": [
              "TxFIFO/bram2_even_we_a",
              "blk2_mem_tx_even/wea"
            ]
          },
          "TxFIFO_bram2_odd_addr_a": {
            "ports": [
              "TxFIFO/bram2_odd_addr_a",
              "blk2_mem_tx_odd/addra"
            ]
          },
          "TxFIFO_bram2_odd_addr_b": {
            "ports": [
              "TxFIFO/bram2_odd_addr_b",
              "blk2_mem_tx_odd/addrb"
            ]
          },
          "TxFIFO_bram2_odd_data_a": {
            "ports": [
              "TxFIFO/bram2_odd_data_a",
              "blk2_mem_tx_odd/dina"
            ]
          },
          "TxFIFO_bram2_odd_en_a": {
            "ports": [
              "TxFIFO/bram2_odd_en_a",
              "blk2_mem_tx_odd/ena"
            ]
          },
          "TxFIFO_bram2_odd_en_b": {
            "ports": [
              "TxFIFO/bram2_odd_en_b",
              "blk2_mem_tx_odd/enb"
            ]
          },
          "TxFIFO_bram2_odd_we_a": {
            "ports": [
              "TxFIFO/bram2_odd_we_a",
              "blk2_mem_tx_odd/wea"
            ]
          },
          "TxFIFO_irq_full": {
            "ports": [
              "TxFIFO/irq_full",
              "irq_full"
            ]
          },
          "TxFIFO_txfifo_full": {
            "ports": [
              "TxFIFO/txfifo_full",
              "LED0"
            ]
          },
          "blk0_mem_tx_even_doutb": {
            "ports": [
              "blk0_mem_tx_even/doutb",
              "TxFIFO/bram0_even_rdata_b"
            ]
          },
          "blk0_mem_tx_odd_doutb": {
            "ports": [
              "blk0_mem_tx_odd/doutb",
              "TxFIFO/bram0_odd_rdata_b"
            ]
          },
          "blk1_mem_tx_even_doutb": {
            "ports": [
              "blk1_mem_tx_even/doutb",
              "TxFIFO/bram1_even_rdata_b"
            ]
          },
          "blk1_mem_tx_odd_doutb": {
            "ports": [
              "blk1_mem_tx_odd/doutb",
              "TxFIFO/bram1_odd_rdata_b"
            ]
          },
          "blk2_mem_tx_even_doutb": {
            "ports": [
              "blk2_mem_tx_even/doutb",
              "TxFIFO/bram2_even_rdata_b"
            ]
          },
          "blk2_mem_tx_odd_doutb": {
            "ports": [
              "blk2_mem_tx_odd/doutb",
              "TxFIFO/bram2_odd_rdata_b"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "clk",
              "blk2_mem_tx_odd/clka",
              "blk2_mem_tx_odd/clkb",
              "blk2_mem_tx_even/clkb",
              "blk2_mem_tx_even/clka",
              "blk1_mem_tx_odd/clkb",
              "blk1_mem_tx_even/clkb",
              "blk1_mem_tx_even/clka",
              "blk0_mem_tx_odd/clkb",
              "blk0_mem_tx_odd/clka",
              "blk0_mem_tx_even/clkb",
              "blk0_mem_tx_even/clka",
              "blk1_mem_tx_odd/clka",
              "TxFIFO/clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "rstn",
              "TxFIFO/rstn"
            ]
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_2_xlconcat_1_0",
        "xci_path": "ip/design_2_xlconcat_1_0/design_2_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "BiDirChannels_0": {
        "vlnv": "xilinx.com:user:BiDirChannels:1.0",
        "xci_name": "design_2_BiDirChannels_0_0",
        "xci_path": "ip/design_2_BiDirChannels_0_0/design_2_BiDirChannels_0_0.xci",
        "inst_hier_path": "BiDirChannels_0"
      },
      "led_driver_0": {
        "vlnv": "xilinx.com:module_ref:led_driver:1.0",
        "xci_name": "design_2_led_driver_0_0",
        "xci_path": "ip/design_2_led_driver_0_0/design_2_led_driver_0_0.xci",
        "inst_hier_path": "led_driver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "led_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_2_BiDirChannels_0_0_txclk",
                "value_src": "default_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "led0": {
            "direction": "O"
          },
          "led1": {
            "direction": "O"
          },
          "led2": {
            "direction": "O"
          },
          "led3": {
            "direction": "O"
          },
          "led4": {
            "direction": "O"
          },
          "led5": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "AXI_Register_Demux_M00_AXI": {
        "interface_ports": [
          "LOOP1/S_AXI_CTRL",
          "REGISTER_DEMUX/M00_AXI"
        ]
      },
      "AXI_Register_Demux_M06_AXI": {
        "interface_ports": [
          "LOOP1/S_AXI_CTRL1",
          "REGISTER_DEMUX/M06_AXI"
        ]
      },
      "AXI_Register_Demux_M07_AXI": {
        "interface_ports": [
          "REGISTER_DEMUX/M07_AXI",
          "LOOP2/S_AXI_CTRL"
        ]
      },
      "AXI_Register_Demux_M08_AXI": {
        "interface_ports": [
          "REGISTER_DEMUX/M08_AXI",
          "LOOP2/S_AXI_CTRL1"
        ]
      },
      "BiDirChannels_0_M00_AXIS": {
        "interface_ports": [
          "BiDirChannels_0/M00_AXIS",
          "LOOP2/S00_AXIS1"
        ]
      },
      "RxFIFO_M00_AXIS": {
        "interface_ports": [
          "RX_BUFFER/M00_AXIS",
          "LOOP1/S01_AXIS"
        ]
      },
      "TxFIFO_M00_AXIS": {
        "interface_ports": [
          "TX_BUFFER/M00_AXIS",
          "LOOP2/S00_AXIS"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "LOOP1/S00_AXIS",
          "DMA/M_AXIS_MM2S"
        ]
      },
      "axis_switch_0_M00_AXIS": {
        "interface_ports": [
          "LOOP1/M00_AXIS",
          "DMA/S_AXIS_S2MM"
        ]
      },
      "axis_switch_1_M01_AXIS": {
        "interface_ports": [
          "TX_BUFFER/S00_AXIS",
          "LOOP1/M01_AXIS"
        ]
      },
      "axis_switch_2_M00_AXIS": {
        "interface_ports": [
          "LOOP2/M00_AXIS",
          "BiDirChannels_0/S00_AXIS"
        ]
      },
      "axis_switch_3_M00_AXIS": {
        "interface_ports": [
          "LOOP2/M00_AXIS1",
          "RX_BUFFER/S00_AXIS"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "REGISTER_DEMUX/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "REGISTER_DEMUX/M01_AXI",
          "SPI/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "REGISTER_DEMUX/M02_AXI",
          "BiDirChannels_0/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "REGISTER_DEMUX/M03_AXI",
          "DMA/S_AXI_LITE"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "REGISTER_DEMUX/M04_AXI",
          "RX_BUFFER/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "TX_BUFFER/S00_AXI",
          "REGISTER_DEMUX/M05_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP0",
          "DMA/M00_AXI"
        ]
      }
    },
    "nets": {
      "BiDirChannels_0_HSI_DAM": {
        "ports": [
          "BiDirChannels_0/DTX",
          "DTX"
        ]
      },
      "BiDirChannels_0_HSI_DAP": {
        "ports": [
          "BiDirChannels_0/DSYNC",
          "DSYNC"
        ]
      },
      "BiDirChannels_0_MCK_N": {
        "ports": [
          "BiDirChannels_0/MCK_N",
          "MCK_N"
        ]
      },
      "BiDirChannels_0_MCK_P": {
        "ports": [
          "BiDirChannels_0/MCK_P",
          "MCK_P"
        ]
      },
      "BiDirChannels_0_SYNCK": {
        "ports": [
          "BiDirChannels_0/SYNCK",
          "SYNC_CK"
        ]
      },
      "BiDirChannels_0_txclk": {
        "ports": [
          "BiDirChannels_0/txclk",
          "RESETS/slowest_sync_clk",
          "led_driver_0/clk"
        ]
      },
      "DMA_mm2s_introut": {
        "ports": [
          "DMA/mm2s_introut",
          "xlconcat_1/In0"
        ]
      },
      "DMA_s2mm_introut": {
        "ports": [
          "DMA/s2mm_introut",
          "xlconcat_1/In1"
        ]
      },
      "HSI_A0_1": {
        "ports": [
          "DRX",
          "BiDirChannels_0/DRX"
        ]
      },
      "Net": {
        "ports": [
          "SPI_DN",
          "SPI/SPI_DN"
        ]
      },
      "RX_BUFFER_irq_full": {
        "ports": [
          "RX_BUFFER/irq_full",
          "xlconcat_1/In2"
        ]
      },
      "RxFIFO_rxfifo_full": {
        "ports": [
          "RX_BUFFER/LED1",
          "LED1"
        ]
      },
      "SPI_ip_0_SPI_CS": {
        "ports": [
          "SPI/SPI_CSN",
          "SPI_CSN"
        ]
      },
      "SPI_ip_0_SPI_SCK": {
        "ports": [
          "SPI/SPI_SCK",
          "SPI_SCK"
        ]
      },
      "TX_BUFFER_irq_full": {
        "ports": [
          "TX_BUFFER/irq_full",
          "xlconcat_1/In3"
        ]
      },
      "TxFIFO_txfifo_full": {
        "ports": [
          "TX_BUFFER/LED0",
          "LED0"
        ]
      },
      "led_driver_0_led0": {
        "ports": [
          "led_driver_0/led0",
          "LED2"
        ]
      },
      "led_driver_0_led1": {
        "ports": [
          "led_driver_0/led1",
          "LED3"
        ]
      },
      "led_driver_0_led2": {
        "ports": [
          "led_driver_0/led2",
          "LED4"
        ]
      },
      "led_driver_0_led3": {
        "ports": [
          "led_driver_0/led3",
          "LED5"
        ]
      },
      "led_driver_0_led4": {
        "ports": [
          "led_driver_0/led4",
          "LED6"
        ]
      },
      "led_driver_0_led5": {
        "ports": [
          "led_driver_0/led5",
          "LED7"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "RESETS/interconnect_aresetn",
          "REGISTER_DEMUX/ARESETN"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "RX_BUFFER/clk",
          "LOOP1/s_axi_ctrl_aclk",
          "LOOP2/s_axi_ctrl_aclk",
          "RESETS/slowest_sync_clk1",
          "SPI/clk",
          "DMA/s_axi_lite_aclk",
          "REGISTER_DEMUX/S00_ACLK",
          "TX_BUFFER/clk",
          "BiDirChannels_0/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "RESETS/ext_reset_in"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "RESETS/peripheral_aresetn1",
          "RX_BUFFER/rst_n",
          "LOOP1/s_axi_ctrl_aresetn",
          "LOOP2/s_axi_ctrl_aresetn",
          "SPI/rstn",
          "DMA/axi_resetn",
          "REGISTER_DEMUX/M00_ARESETN",
          "TX_BUFFER/rstn",
          "BiDirChannels_0/rst_n"
        ]
      },
      "txclk_reset_domain_peripheral_aresetn": {
        "ports": [
          "RESETS/peripheral_aresetn",
          "BiDirChannels_0/tx_rstn",
          "led_driver_0/rstn"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_BiDirChannels_0_S00_AXI_reg": {
                "address_block": "/BiDirChannels_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C20000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_RxFIFO_S00_AXI_reg": {
                "address_block": "/RX_BUFFER/RxFIFO/S00_AXI/S00_AXI_reg",
                "offset": "0x43C30000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_SPI_ip_0_S00_AXI_reg": {
                "address_block": "/SPI/SPI_ip_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C10000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/DMA/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axis_stream_txfifo_0_S00_AXI_reg": {
                "address_block": "/TX_BUFFER/TxFIFO/S00_AXI/S00_AXI_reg",
                "offset": "0x43C40000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_axis_switch_0_Reg": {
                "address_block": "/LOOP1/axis_switch_0/S_AXI_CTRL/Reg",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axis_switch_1_Reg": {
                "address_block": "/LOOP1/axis_switch_1/S_AXI_CTRL/Reg",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_axis_switch_2_Reg": {
                "address_block": "/LOOP2/axis_switch_2/S_AXI_CTRL/Reg",
                "offset": "0x43C60000",
                "range": "64K"
              },
              "SEG_axis_switch_3_Reg": {
                "address_block": "/LOOP2/axis_switch_3/S_AXI_CTRL/Reg",
                "offset": "0x43C70000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/DMA/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}