{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639122029272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639122029283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 15:40:29 2021 " "Processing started: Fri Dec 10 15:40:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639122029283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122029283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ccpu -c ccpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off ccpu -c ccpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122029283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639122031160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639122031160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ccpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccpu " "Found entity 1: ccpu" {  } { { "ccpu.v" "" { Text "D:/code/ccpu/ccpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639122048131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122048131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cproc.v 1 1 " "Found 1 design units, including 1 entities, in source file cproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cproc " "Found entity 1: cproc" {  } { { "cproc.v" "" { Text "D:/code/ccpu/cproc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639122048138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122048138 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trin.v(11) " "Verilog HDL warning at trin.v(11): extended using \"x\" or \"z\"" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1639122048144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.v 1 1 " "Found 1 design units, including 1 entities, in source file trin.v" { { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639122048145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122048145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upconunt.v 1 1 " "Found 1 design units, including 1 entities, in source file upconunt.v" { { "Info" "ISGN_ENTITY_NAME" "1 upconunt " "Found entity 1: upconunt" {  } { { "upconunt.v" "" { Text "D:/code/ccpu/upconunt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639122048151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122048151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "dec2to4.v" "" { Text "D:/code/ccpu/dec2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639122048158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122048158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "D:/code/ccpu/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639122048165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122048165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ccpu " "Elaborating entity \"ccpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639122048377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cproc cproc:procTest " "Elaborating entity \"cproc\" for hierarchy \"cproc:procTest\"" {  } { { "ccpu.v" "procTest" { Text "D:/code/ccpu/ccpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122048380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upconunt cproc:procTest\|upconunt:counter " "Elaborating entity \"upconunt\" for hierarchy \"cproc:procTest\|upconunt:counter\"" {  } { { "cproc.v" "counter" { Text "D:/code/ccpu/cproc.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122048383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 upconunt.v(14) " "Verilog HDL assignment warning at upconunt.v(14): truncated value with size 32 to match size of target (2)" {  } { { "upconunt.v" "" { Text "D:/code/ccpu/upconunt.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639122048384 "|ccpu|cproc:procTest|upconunt:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 cproc:procTest\|dec2to4:decT " "Elaborating entity \"dec2to4\" for hierarchy \"cproc:procTest\|dec2to4:decT\"" {  } { { "cproc.v" "decT" { Text "D:/code/ccpu/cproc.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122048385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn cproc:procTest\|regn:functionreg " "Elaborating entity \"regn\" for hierarchy \"cproc:procTest\|regn:functionreg\"" {  } { { "cproc.v" "functionreg" { Text "D:/code/ccpu/cproc.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122048387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin cproc:procTest\|trin:tri_ext " "Elaborating entity \"trin\" for hierarchy \"cproc:procTest\|trin:tri_ext\"" {  } { { "cproc.v" "tri_ext" { Text "D:/code/ccpu/cproc.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122048390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trin.v(11) " "Verilog HDL assignment warning at trin.v(11): truncated value with size 32 to match size of target (8)" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639122048391 "|ccpu|cproc:procTest|trin:tri_ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn cproc:procTest\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"cproc:procTest\|regn:reg_0\"" {  } { { "cproc.v" "reg_0" { Text "D:/code/ccpu/cproc.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122048393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "therom.v 1 1 " "Using design file therom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 theROM " "Found entity 1: theROM" {  } { { "therom.v" "" { Text "D:/code/ccpu/therom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639122048453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1639122048453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theROM theROM:rom1 " "Elaborating entity \"theROM\" for hierarchy \"theROM:rom1\"" {  } { { "ccpu.v" "rom1" { Text "D:/code/ccpu/ccpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122048454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram theROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"theROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "theROM.v" "altsyncram_component" { Text "D:/code/ccpu/theROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122048617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "theROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"theROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "theROM.v" "" { Text "D:/code/ccpu/theROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122048621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "theROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"theROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ins16.mif " "Parameter \"init_file\" = \"ins16.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639122048621 ""}  } { { "theROM.v" "" { Text "D:/code/ccpu/theROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639122048621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5191 " "Found entity 1: altsyncram_5191" {  } { { "db/altsyncram_5191.tdf" "" { Text "D:/code/ccpu/db/altsyncram_5191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639122048735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122048735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5191 theROM:rom1\|altsyncram:altsyncram_component\|altsyncram_5191:auto_generated " "Elaborating entity \"altsyncram_5191\" for hierarchy \"theROM:rom1\|altsyncram:altsyncram_component\|altsyncram_5191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122048736 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639122049605 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cproc:procTest\|trin:tri_ext\|F\[0\] cproc:procTest\|regn:reg_0\|Q\[0\] " "Converted the fan-out from the tri-state buffer \"cproc:procTest\|trin:tri_ext\|F\[0\]\" to the node \"cproc:procTest\|regn:reg_0\|Q\[0\]\" into an OR gate" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639122049614 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cproc:procTest\|trin:tri_ext\|F\[1\] cproc:procTest\|regn:reg_0\|Q\[1\] " "Converted the fan-out from the tri-state buffer \"cproc:procTest\|trin:tri_ext\|F\[1\]\" to the node \"cproc:procTest\|regn:reg_0\|Q\[1\]\" into an OR gate" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639122049614 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cproc:procTest\|trin:tri_ext\|F\[2\] cproc:procTest\|regn:reg_0\|Q\[2\] " "Converted the fan-out from the tri-state buffer \"cproc:procTest\|trin:tri_ext\|F\[2\]\" to the node \"cproc:procTest\|regn:reg_0\|Q\[2\]\" into an OR gate" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639122049614 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cproc:procTest\|trin:tri_ext\|F\[3\] cproc:procTest\|regn:reg_0\|Q\[3\] " "Converted the fan-out from the tri-state buffer \"cproc:procTest\|trin:tri_ext\|F\[3\]\" to the node \"cproc:procTest\|regn:reg_0\|Q\[3\]\" into an OR gate" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639122049614 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cproc:procTest\|trin:tri_ext\|F\[4\] cproc:procTest\|regn:reg_0\|Q\[4\] " "Converted the fan-out from the tri-state buffer \"cproc:procTest\|trin:tri_ext\|F\[4\]\" to the node \"cproc:procTest\|regn:reg_0\|Q\[4\]\" into an OR gate" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639122049614 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cproc:procTest\|trin:tri_ext\|F\[5\] cproc:procTest\|regn:reg_0\|Q\[5\] " "Converted the fan-out from the tri-state buffer \"cproc:procTest\|trin:tri_ext\|F\[5\]\" to the node \"cproc:procTest\|regn:reg_0\|Q\[5\]\" into an OR gate" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639122049614 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cproc:procTest\|trin:tri_ext\|F\[6\] cproc:procTest\|regn:reg_0\|Q\[6\] " "Converted the fan-out from the tri-state buffer \"cproc:procTest\|trin:tri_ext\|F\[6\]\" to the node \"cproc:procTest\|regn:reg_0\|Q\[6\]\" into an OR gate" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639122049614 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cproc:procTest\|trin:tri_ext\|F\[7\] cproc:procTest\|regn:reg_0\|Q\[7\] " "Converted the fan-out from the tri-state buffer \"cproc:procTest\|trin:tri_ext\|F\[7\]\" to the node \"cproc:procTest\|regn:reg_0\|Q\[7\]\" into an OR gate" {  } { { "trin.v" "" { Text "D:/code/ccpu/trin.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639122049614 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1639122049614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639122049802 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "theROM:rom1\|altsyncram:altsyncram_component\|altsyncram_5191:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"theROM:rom1\|altsyncram:altsyncram_component\|altsyncram_5191:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_5191.tdf" "" { Text "D:/code/ccpu/db/altsyncram_5191.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "theROM.v" "" { Text "D:/code/ccpu/theROM.v" 81 0 0 } } { "ccpu.v" "" { Text "D:/code/ccpu/ccpu.v" 27 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122050379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/ccpu/output_files/ccpu.map.smsg " "Generated suppressed messages file D:/code/ccpu/output_files/ccpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122050415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639122050550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639122050550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639122050670 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639122050670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639122050670 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639122050670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639122050670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639122050694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 15:40:50 2021 " "Processing ended: Fri Dec 10 15:40:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639122050694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639122050694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639122050694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639122050694 ""}
