-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Tue Aug 27 20:02:00 2019
-- Host        : Vrael running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_VGA_SQUAREDRAW_0_1/system_VGA_SQUAREDRAW_0_1_sim_netlist.vhdl
-- Design      : system_VGA_SQUAREDRAW_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_VGA_SQUAREDRAW_0_1_Draw_Person is
  port (
    rgb_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    vcount_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    hcount_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rgb_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_44_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_44_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_44_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_Rgb_Pixel_reg[19][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_VcountMin_reg[11][9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \reg_HcountMax_reg[11][9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_VcountMax_reg[11][9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_HcountMin_reg[11][9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_Rgb_Pixel_reg[18][9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_VGA_SQUAREDRAW_0_1_Draw_Person : entity is "Draw_Person";
end system_VGA_SQUAREDRAW_0_1_Draw_Person;

architecture STRUCTURE of system_VGA_SQUAREDRAW_0_1_Draw_Person is
  signal \reg_HcountMax_reg[0]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[10]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[11]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[12]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[13]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[14]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[15]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[16]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[17]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[18]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[19]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[1]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[2]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[3]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[4]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[5]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[6]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[7]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[8]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMax_reg[9]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[0]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[10]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[11]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[12]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[13]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[14]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[15]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[16]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[17]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[18]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[19]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[1]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[2]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[3]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[4]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[5]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[6]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[7]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[8]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_HcountMin_reg[9]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reg_Rgb_Pixel : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[10][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[10][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[10][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[10][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[10][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[10][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[10][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[10][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[11][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[11][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[11][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[11][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[11][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[11][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[11][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[12][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[12][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[12][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[12][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[12][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[12][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[12][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[12][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[12][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[12][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[13][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[13][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[13][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[13][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[13][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[13][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[13][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[13][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[13][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[13][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[14][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[14][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[14][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[14][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[14][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[14][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[14][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[14][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[14][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[14][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[15][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[15][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[15][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[15][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[15][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[15][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[15][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[15][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[15][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[15][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[16][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[16][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[16][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[16][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[16][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[16][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[16][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[16][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[16][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[16][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[17][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[17][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[17][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[17][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[17][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[17][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[17][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[17][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[17][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[17][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[18][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[18][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[18][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[18][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[18][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[18][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[18][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[18][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[18][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[18][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[19][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[19][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[19][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[19][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[19][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[19][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[19][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[19][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[19][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[19][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[5][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[6][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[6][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[7][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[8][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[8][9]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[9][7]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[9][8]\ : STD_LOGIC;
  signal \reg_Rgb_Pixel_reg_n_0_[9][9]\ : STD_LOGIC;
  signal \reg_VcountMax_reg[0]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[10]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[11]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[12]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[13]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[14]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[15]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[16]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[17]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[18]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[19]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[1]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[2]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[3]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[4]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[5]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[6]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[7]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[8]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMax_reg[9]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[10][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[10][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[11][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[11][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[12][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[12][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[13][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[13][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[14][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[14][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[15][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[15][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[16][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[16][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[17][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[17][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[18][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[18][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[19][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[19][9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[2][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[4][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[4][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[5][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[5][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[6][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[7][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[7][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[8][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[8][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[9][9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[9][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_VcountMin[9][9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_VcountMin_reg[0]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[10]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[11]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[12]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[13]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[14]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[15]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[16]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[17]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[18]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[19]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[1]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[2]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[3]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[4]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[5]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[6]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[7]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[8]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \reg_VcountMin_reg[9]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rgb_out_nxt1 : STD_LOGIC;
  signal rgb_out_nxt110_out : STD_LOGIC;
  signal rgb_out_nxt115_out : STD_LOGIC;
  signal rgb_out_nxt120_out : STD_LOGIC;
  signal rgb_out_nxt125_out : STD_LOGIC;
  signal rgb_out_nxt130_out : STD_LOGIC;
  signal rgb_out_nxt135_out : STD_LOGIC;
  signal rgb_out_nxt140_out : STD_LOGIC;
  signal rgb_out_nxt145_out : STD_LOGIC;
  signal rgb_out_nxt15_out : STD_LOGIC;
  signal rgb_out_nxt2 : STD_LOGIC;
  signal rgb_out_nxt213_in : STD_LOGIC;
  signal rgb_out_nxt218_in : STD_LOGIC;
  signal rgb_out_nxt223_in : STD_LOGIC;
  signal rgb_out_nxt228_in : STD_LOGIC;
  signal rgb_out_nxt233_in : STD_LOGIC;
  signal rgb_out_nxt238_in : STD_LOGIC;
  signal rgb_out_nxt23_in : STD_LOGIC;
  signal rgb_out_nxt243_in : STD_LOGIC;
  signal rgb_out_nxt248_in : STD_LOGIC;
  signal rgb_out_nxt253_in : STD_LOGIC;
  signal rgb_out_nxt258_in : STD_LOGIC;
  signal rgb_out_nxt263_in : STD_LOGIC;
  signal rgb_out_nxt268_in : STD_LOGIC;
  signal rgb_out_nxt273_in : STD_LOGIC;
  signal rgb_out_nxt278_in : STD_LOGIC;
  signal rgb_out_nxt283_in : STD_LOGIC;
  signal rgb_out_nxt288_in : STD_LOGIC;
  signal rgb_out_nxt28_in : STD_LOGIC;
  signal rgb_out_nxt293_in : STD_LOGIC;
  signal rgb_out_nxt3 : STD_LOGIC;
  signal rgb_out_nxt312_in : STD_LOGIC;
  signal rgb_out_nxt317_in : STD_LOGIC;
  signal rgb_out_nxt322_in : STD_LOGIC;
  signal rgb_out_nxt327_in : STD_LOGIC;
  signal rgb_out_nxt32_in : STD_LOGIC;
  signal rgb_out_nxt332_in : STD_LOGIC;
  signal rgb_out_nxt337_in : STD_LOGIC;
  signal rgb_out_nxt342_in : STD_LOGIC;
  signal rgb_out_nxt347_in : STD_LOGIC;
  signal rgb_out_nxt352_in : STD_LOGIC;
  signal rgb_out_nxt357_in : STD_LOGIC;
  signal rgb_out_nxt362_in : STD_LOGIC;
  signal rgb_out_nxt367_in : STD_LOGIC;
  signal rgb_out_nxt372_in : STD_LOGIC;
  signal rgb_out_nxt377_in : STD_LOGIC;
  signal rgb_out_nxt37_in : STD_LOGIC;
  signal rgb_out_nxt382_in : STD_LOGIC;
  signal rgb_out_nxt387_in : STD_LOGIC;
  signal rgb_out_nxt392_in : STD_LOGIC;
  signal rgb_out_nxt4 : STD_LOGIC;
  signal rgb_out_nxt40_in : STD_LOGIC;
  signal rgb_out_nxt411_in : STD_LOGIC;
  signal rgb_out_nxt414_in : STD_LOGIC;
  signal rgb_out_nxt416_in : STD_LOGIC;
  signal rgb_out_nxt419_in : STD_LOGIC;
  signal rgb_out_nxt41_in : STD_LOGIC;
  signal rgb_out_nxt421_in : STD_LOGIC;
  signal rgb_out_nxt424_in : STD_LOGIC;
  signal rgb_out_nxt426_in : STD_LOGIC;
  signal rgb_out_nxt429_in : STD_LOGIC;
  signal rgb_out_nxt431_in : STD_LOGIC;
  signal rgb_out_nxt434_in : STD_LOGIC;
  signal rgb_out_nxt436_in : STD_LOGIC;
  signal rgb_out_nxt439_in : STD_LOGIC;
  signal rgb_out_nxt441_in : STD_LOGIC;
  signal rgb_out_nxt444_in : STD_LOGIC;
  signal rgb_out_nxt446_in : STD_LOGIC;
  signal rgb_out_nxt449_in : STD_LOGIC;
  signal rgb_out_nxt44_in : STD_LOGIC;
  signal rgb_out_nxt451_in : STD_LOGIC;
  signal rgb_out_nxt454_in : STD_LOGIC;
  signal rgb_out_nxt456_in : STD_LOGIC;
  signal rgb_out_nxt459_in : STD_LOGIC;
  signal rgb_out_nxt461_in : STD_LOGIC;
  signal rgb_out_nxt464_in : STD_LOGIC;
  signal rgb_out_nxt466_in : STD_LOGIC;
  signal rgb_out_nxt469_in : STD_LOGIC;
  signal rgb_out_nxt46_in : STD_LOGIC;
  signal rgb_out_nxt471_in : STD_LOGIC;
  signal rgb_out_nxt474_in : STD_LOGIC;
  signal rgb_out_nxt476_in : STD_LOGIC;
  signal rgb_out_nxt479_in : STD_LOGIC;
  signal rgb_out_nxt481_in : STD_LOGIC;
  signal rgb_out_nxt484_in : STD_LOGIC;
  signal rgb_out_nxt486_in : STD_LOGIC;
  signal rgb_out_nxt489_in : STD_LOGIC;
  signal rgb_out_nxt491_in : STD_LOGIC;
  signal rgb_out_nxt494_in : STD_LOGIC;
  signal rgb_out_nxt49_in : STD_LOGIC;
  signal \rgb_out_nxt[0]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[0]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[0]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[0]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[0]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[0]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[0]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[0]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[0]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[10]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[10]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1000_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1001_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1002_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1003_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1004_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1005_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1006_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1007_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1008_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1009_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_100_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1010_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1011_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1012_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1013_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1014_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1015_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1016_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1017_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1018_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1019_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1020_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1021_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1022_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1023_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1024_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1025_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1026_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1027_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1028_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1029_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_102_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1030_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1031_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1032_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1033_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1034_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1035_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1036_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1037_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1038_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1039_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1040_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1041_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1042_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1043_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1044_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1045_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1046_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1047_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1048_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1049_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_104_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1050_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1051_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1052_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1053_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1054_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1055_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1056_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1057_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1058_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1059_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1060_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1061_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1062_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_106_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_108_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_110_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_112_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_114_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_124_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_126_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_128_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_130_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_132_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_134_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_136_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_138_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_148_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_150_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_152_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_154_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_156_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_158_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_160_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_162_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_172_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_174_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_176_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_178_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_180_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_182_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_184_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_186_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_196_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_198_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_200_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_202_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_204_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_206_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_208_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_210_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_216_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_218_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_220_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_222_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_224_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_226_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_228_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_230_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_231_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_232_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_233_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_234_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_235_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_236_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_237_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_238_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_239_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_240_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_241_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_242_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_243_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_244_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_245_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_246_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_247_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_248_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_249_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_250_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_251_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_252_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_253_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_254_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_255_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_256_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_257_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_258_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_259_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_260_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_261_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_262_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_264_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_266_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_268_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_270_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_272_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_274_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_276_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_278_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_279_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_27_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_280_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_281_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_282_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_283_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_284_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_285_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_286_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_287_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_288_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_289_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_290_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_291_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_292_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_293_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_294_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_295_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_296_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_297_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_298_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_299_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_300_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_301_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_302_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_303_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_304_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_305_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_306_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_307_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_308_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_309_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_310_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_312_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_314_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_316_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_318_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_320_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_322_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_324_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_326_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_328_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_32_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_330_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_332_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_334_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_336_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_338_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_33_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_340_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_342_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_343_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_344_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_345_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_346_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_347_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_348_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_349_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_350_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_351_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_352_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_353_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_354_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_355_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_356_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_357_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_358_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_359_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_360_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_361_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_362_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_363_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_364_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_365_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_366_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_367_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_368_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_369_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_370_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_371_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_372_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_373_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_374_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_376_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_378_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_380_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_382_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_384_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_386_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_388_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_38_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_390_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_392_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_394_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_396_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_398_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_400_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_402_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_404_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_406_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_407_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_408_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_409_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_410_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_411_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_412_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_413_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_414_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_415_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_416_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_417_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_418_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_419_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_420_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_421_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_422_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_423_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_424_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_425_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_426_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_427_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_428_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_429_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_430_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_431_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_432_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_433_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_434_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_435_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_436_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_437_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_438_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_440_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_442_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_444_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_446_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_448_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_44_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_450_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_452_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_454_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_456_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_458_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_45_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_460_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_462_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_464_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_466_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_468_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_470_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_471_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_472_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_473_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_474_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_475_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_476_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_477_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_478_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_479_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_480_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_481_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_482_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_483_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_484_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_485_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_486_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_487_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_488_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_489_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_490_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_491_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_492_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_493_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_494_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_495_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_496_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_497_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_498_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_499_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_500_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_501_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_502_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_504_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_506_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_508_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_50_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_510_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_512_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_514_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_516_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_518_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_520_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_522_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_524_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_526_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_528_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_530_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_532_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_534_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_535_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_536_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_537_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_538_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_539_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_540_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_541_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_542_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_543_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_544_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_545_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_546_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_547_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_548_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_549_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_550_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_551_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_552_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_553_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_554_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_555_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_556_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_557_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_558_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_559_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_560_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_561_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_562_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_563_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_564_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_565_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_566_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_568_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_56_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_570_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_572_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_574_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_576_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_578_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_580_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_582_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_584_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_586_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_588_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_58_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_590_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_592_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_594_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_596_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_598_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_599_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_600_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_601_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_602_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_603_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_604_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_605_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_606_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_607_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_608_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_609_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_60_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_610_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_611_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_612_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_613_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_614_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_615_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_616_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_617_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_618_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_619_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_620_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_621_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_622_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_623_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_624_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_625_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_626_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_627_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_628_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_629_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_62_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_630_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_632_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_634_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_636_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_638_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_640_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_642_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_644_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_646_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_647_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_648_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_649_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_64_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_650_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_651_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_652_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_653_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_654_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_655_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_656_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_657_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_658_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_659_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_660_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_661_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_662_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_663_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_664_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_665_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_666_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_667_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_668_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_669_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_66_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_670_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_671_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_672_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_673_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_674_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_675_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_676_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_677_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_678_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_679_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_680_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_681_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_682_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_683_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_684_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_685_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_686_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_687_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_688_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_689_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_68_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_690_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_691_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_692_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_693_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_694_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_695_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_696_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_697_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_698_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_699_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_700_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_701_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_702_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_703_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_704_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_705_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_706_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_707_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_708_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_709_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_70_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_710_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_711_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_712_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_713_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_714_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_715_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_716_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_717_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_718_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_719_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_720_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_721_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_722_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_723_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_724_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_725_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_726_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_727_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_728_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_729_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_730_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_731_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_732_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_733_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_734_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_735_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_736_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_737_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_738_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_739_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_740_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_741_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_742_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_743_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_744_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_745_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_746_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_747_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_748_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_749_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_750_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_751_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_752_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_753_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_754_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_755_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_756_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_757_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_758_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_759_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_760_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_761_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_762_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_763_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_764_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_765_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_766_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_767_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_768_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_769_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_76_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_770_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_771_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_772_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_773_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_774_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_775_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_776_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_777_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_778_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_779_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_780_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_781_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_782_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_783_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_784_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_785_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_786_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_787_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_788_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_789_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_78_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_790_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_791_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_792_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_793_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_794_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_795_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_796_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_797_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_798_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_799_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_800_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_801_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_802_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_803_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_804_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_805_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_806_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_807_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_808_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_809_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_80_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_810_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_811_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_812_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_813_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_814_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_815_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_816_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_817_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_818_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_819_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_820_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_821_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_822_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_823_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_824_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_825_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_826_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_827_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_828_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_829_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_82_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_830_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_831_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_832_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_833_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_834_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_835_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_836_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_837_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_838_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_839_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_840_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_841_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_842_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_843_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_844_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_845_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_846_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_847_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_848_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_849_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_84_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_850_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_851_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_852_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_853_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_854_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_855_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_856_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_857_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_858_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_859_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_860_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_861_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_862_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_863_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_864_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_865_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_866_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_867_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_868_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_869_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_86_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_870_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_871_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_872_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_873_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_874_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_875_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_876_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_877_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_878_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_879_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_880_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_881_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_882_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_883_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_884_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_885_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_886_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_887_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_888_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_889_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_88_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_890_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_891_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_892_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_893_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_894_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_895_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_896_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_897_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_898_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_899_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_900_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_901_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_902_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_903_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_904_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_905_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_906_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_907_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_908_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_909_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_90_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_910_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_911_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_912_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_913_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_914_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_915_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_916_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_917_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_918_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_919_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_920_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_921_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_922_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_923_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_924_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_925_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_926_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_927_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_928_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_929_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_930_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_931_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_932_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_933_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_934_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_935_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_936_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_937_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_938_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_939_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_940_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_941_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_942_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_943_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_944_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_945_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_946_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_947_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_948_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_949_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_950_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_951_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_952_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_953_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_954_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_955_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_956_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_957_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_958_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_959_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_960_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_961_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_962_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_963_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_964_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_965_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_966_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_967_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_968_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_969_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_970_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_971_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_972_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_973_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_974_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_975_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_976_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_977_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_978_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_979_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_980_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_981_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_982_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_983_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_984_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_985_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_986_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_987_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_988_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_989_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_990_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_991_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_992_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_993_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_994_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_995_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_996_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_997_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_998_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_999_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[1]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[1]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[1]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[1]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[1]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[1]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[1]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[1]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[1]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[2]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[2]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[2]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[2]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[2]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[2]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[2]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[2]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[2]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[3]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[3]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[3]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[3]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[3]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[3]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[3]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[3]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[3]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[3]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[4]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[4]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[4]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[4]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[4]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[4]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[4]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[4]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[4]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[4]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[5]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[5]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[5]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[5]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[5]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[5]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[5]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[5]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[5]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[5]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[6]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[6]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[6]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[6]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[6]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[6]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[6]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[6]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[6]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[6]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[7]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[7]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[7]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[7]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[7]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[7]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[7]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[7]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[7]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[7]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[8]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[8]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[8]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[8]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[8]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[8]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[8]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[8]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[8]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[8]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_10_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_11_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_12_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_14_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_1_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_2_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_5_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_6_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_7_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_8_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[9]_i_9_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_103_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_103_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_103_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_103_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_107_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_107_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_107_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_107_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_111_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_111_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_111_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_111_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_115_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_116_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_117_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_118_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_119_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_120_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_121_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_122_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_123_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_123_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_123_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_123_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_127_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_127_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_127_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_127_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_131_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_131_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_131_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_131_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_135_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_135_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_135_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_135_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_139_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_140_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_141_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_142_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_143_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_144_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_145_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_146_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_147_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_147_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_147_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_147_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_151_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_151_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_151_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_151_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_155_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_155_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_155_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_155_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_159_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_159_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_159_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_159_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_163_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_164_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_165_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_166_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_167_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_168_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_169_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_16_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_170_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_171_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_171_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_171_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_171_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_175_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_175_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_175_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_175_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_179_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_179_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_179_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_179_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_17_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_183_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_183_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_183_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_183_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_187_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_188_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_189_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_18_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_190_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_191_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_192_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_193_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_194_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_195_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_195_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_195_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_195_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_199_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_199_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_199_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_199_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_203_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_203_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_203_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_203_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_207_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_207_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_207_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_207_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_211_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_212_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_213_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_214_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_215_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_215_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_215_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_215_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_219_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_219_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_219_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_219_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_223_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_223_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_223_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_223_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_227_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_227_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_227_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_227_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_22_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_23_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_24_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_25_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_263_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_263_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_263_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_263_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_267_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_267_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_267_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_267_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_271_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_271_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_271_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_271_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_275_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_275_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_275_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_275_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_28_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_29_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_311_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_311_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_311_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_311_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_315_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_315_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_315_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_315_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_319_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_319_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_319_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_319_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_31_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_323_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_323_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_323_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_323_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_327_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_327_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_327_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_327_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_331_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_331_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_331_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_331_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_335_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_335_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_335_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_335_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_339_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_339_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_339_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_339_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_34_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_35_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_375_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_375_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_375_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_375_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_379_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_379_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_379_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_379_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_383_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_383_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_383_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_383_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_387_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_387_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_387_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_387_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_391_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_391_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_391_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_391_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_395_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_395_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_395_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_395_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_399_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_399_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_399_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_399_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_403_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_403_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_403_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_403_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_40_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_41_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_42_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_439_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_439_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_439_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_439_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_43_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_443_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_443_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_443_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_443_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_447_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_447_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_447_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_447_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_451_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_451_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_451_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_451_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_455_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_455_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_455_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_455_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_459_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_459_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_459_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_459_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_463_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_463_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_463_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_463_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_467_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_467_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_467_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_467_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_46_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_47_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_48_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_49_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_503_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_503_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_503_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_503_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_507_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_507_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_507_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_507_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_511_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_511_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_511_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_511_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_515_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_515_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_515_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_515_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_519_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_519_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_519_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_519_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_51_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_523_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_523_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_523_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_523_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_527_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_527_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_527_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_527_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_52_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_531_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_531_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_531_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_531_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_53_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_54_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_55_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_55_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_55_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_55_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_567_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_567_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_567_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_567_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_571_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_571_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_571_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_571_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_575_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_575_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_575_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_575_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_579_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_579_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_579_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_579_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_583_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_583_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_583_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_583_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_587_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_587_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_587_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_587_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_591_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_591_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_591_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_591_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_595_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_595_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_595_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_595_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_59_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_59_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_59_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_59_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_631_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_631_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_631_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_631_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_635_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_635_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_635_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_635_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_639_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_639_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_639_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_639_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_63_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_63_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_63_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_63_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_643_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_643_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_643_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_643_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_67_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_67_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_67_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_67_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_71_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_72_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_73_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_74_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_75_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_75_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_75_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_75_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_79_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_79_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_79_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_79_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_83_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_83_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_83_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_83_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_87_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_87_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_87_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_87_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_91_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_92_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_93_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_94_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_95_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_96_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_97_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_98_n_3\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_99_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_99_n_1\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_99_n_2\ : STD_LOGIC;
  signal \rgb_out_nxt_reg[11]_i_99_n_3\ : STD_LOGIC;
  signal \NLW_rgb_out_nxt_reg[11]_i_103_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_107_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_115_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_116_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_116_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_117_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_118_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_118_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_119_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_119_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_120_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_121_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_121_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_122_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_122_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_123_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_127_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_131_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_135_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_139_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_139_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_140_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_140_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_141_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_141_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_142_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_142_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_143_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_143_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_144_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_144_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_145_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_145_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_146_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_146_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_147_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_151_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_159_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_163_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_163_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_164_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_164_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_165_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_165_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_166_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_166_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_167_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_167_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_168_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_168_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_169_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_169_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_170_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_170_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_171_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_175_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_179_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_183_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_187_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_187_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_188_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_188_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_189_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_189_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_190_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_190_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_191_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_191_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_192_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_192_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_193_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_193_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_194_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_194_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_195_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_199_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_203_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_207_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_211_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_211_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_212_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_212_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_213_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_213_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_214_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_214_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_215_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_219_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_223_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_227_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_263_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_267_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_271_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_275_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_311_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_315_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_319_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_323_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_327_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_331_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_335_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_339_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_375_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_379_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_383_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_387_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_391_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_395_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_399_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_403_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_41_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_439_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_443_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_447_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_451_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_455_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_459_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_46_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_463_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_467_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_47_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_48_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_49_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_503_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_507_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_51_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_511_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_515_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_519_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_52_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_523_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_527_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_53_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_531_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_54_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_567_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_571_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_575_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_579_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_583_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_587_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_591_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_595_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_631_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_635_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_639_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_643_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_71_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_72_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_73_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_74_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_74_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_87_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_91_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_92_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_93_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_93_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_94_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_94_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_95_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_95_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_96_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_96_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_97_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_97_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_98_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_out_nxt_reg[11]_i_98_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_out_nxt_reg[11]_i_99_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\reg_HcountMax_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[0]__0\(0),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMax_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[0]__0\(1),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMax_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[0]__0\(2),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMax_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[0]__0\(3),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMax_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[0]__0\(4),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMax_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[0]__0\(5),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMax_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[0]__0\(6),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMax_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[0]__0\(7),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMax_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[0]__0\(8),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMax_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[0]__0\(9),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMax_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[10]__0\(0),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMax_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[10]__0\(1),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMax_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[10]__0\(2),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMax_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[10]__0\(3),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMax_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[10]__0\(4),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMax_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[10]__0\(5),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMax_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[10]__0\(6),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMax_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[10]__0\(7),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMax_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[10]__0\(8),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMax_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[10]__0\(9),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMax_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[11]__0\(0),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMax_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[11]__0\(1),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMax_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[11]__0\(2),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMax_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[11]__0\(3),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMax_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[11]__0\(4),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMax_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[11]__0\(5),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMax_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[11]__0\(6),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMax_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[11]__0\(7),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMax_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[11]__0\(8),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMax_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[11]__0\(9),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMax_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[12]__0\(0),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMax_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[12]__0\(1),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMax_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[12]__0\(2),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMax_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[12]__0\(3),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMax_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[12]__0\(4),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMax_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[12]__0\(5),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMax_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[12]__0\(6),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMax_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[12]__0\(7),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMax_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[12]__0\(8),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMax_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[12]__0\(9),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMax_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[13]__0\(0),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMax_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[13]__0\(1),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMax_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[13]__0\(2),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMax_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[13]__0\(3),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMax_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[13]__0\(4),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMax_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[13]__0\(5),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMax_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[13]__0\(6),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMax_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[13]__0\(7),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMax_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[13]__0\(8),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMax_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[13]__0\(9),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMax_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[14]__0\(0),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMax_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[14]__0\(1),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMax_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[14]__0\(2),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMax_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[14]__0\(3),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMax_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[14]__0\(4),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMax_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[14]__0\(5),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMax_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[14]__0\(6),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMax_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[14]__0\(7),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMax_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[14]__0\(8),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMax_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[14]__0\(9),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMax_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[15]__0\(0),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMax_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[15]__0\(1),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMax_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[15]__0\(2),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMax_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[15]__0\(3),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMax_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[15]__0\(4),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMax_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[15]__0\(5),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMax_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[15]__0\(6),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMax_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[15]__0\(7),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMax_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[15]__0\(8),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMax_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[15]__0\(9),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMax_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[16]__0\(0),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMax_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[16]__0\(1),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMax_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[16]__0\(2),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMax_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[16]__0\(3),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMax_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[16]__0\(4),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMax_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[16]__0\(5),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMax_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[16]__0\(6),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMax_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[16]__0\(7),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMax_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[16]__0\(8),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMax_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[16]__0\(9),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMax_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[17]__0\(0),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMax_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[17]__0\(1),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMax_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[17]__0\(2),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMax_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[17]__0\(3),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMax_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[17]__0\(4),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMax_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[17]__0\(5),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMax_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[17]__0\(6),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMax_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[17]__0\(7),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMax_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[17]__0\(8),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMax_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[17]__0\(9),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMax_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[18]__0\(0),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMax_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[18]__0\(1),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMax_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[18]__0\(2),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMax_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[18]__0\(3),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMax_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[18]__0\(4),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMax_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[18]__0\(5),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMax_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[18]__0\(6),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMax_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[18]__0\(7),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMax_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[18]__0\(8),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMax_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[18]__0\(9),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMax_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[19]__0\(0),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMax_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[19]__0\(1),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMax_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[19]__0\(2),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMax_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[19]__0\(3),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMax_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[19]__0\(4),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMax_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[19]__0\(5),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMax_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[19]__0\(6),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMax_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[19]__0\(7),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMax_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[19]__0\(8),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMax_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[19]__0\(9),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMax_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[1]__0\(0),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMax_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[1]__0\(1),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMax_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[1]__0\(2),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMax_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[1]__0\(3),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMax_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[1]__0\(4),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMax_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[1]__0\(5),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMax_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[1]__0\(6),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMax_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[1]__0\(7),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMax_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[1]__0\(8),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMax_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[1]__0\(9),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMax_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[2]__0\(0),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMax_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[2]__0\(1),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMax_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[2]__0\(2),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMax_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[2]__0\(3),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMax_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[2]__0\(4),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMax_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[2]__0\(5),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMax_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[2]__0\(6),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMax_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[2]__0\(7),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMax_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[2]__0\(8),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMax_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[2]__0\(9),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMax_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[3]__0\(0),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMax_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[3]__0\(1),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMax_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[3]__0\(2),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMax_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[3]__0\(3),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMax_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[3]__0\(4),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMax_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[3]__0\(5),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMax_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[3]__0\(6),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMax_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[3]__0\(7),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMax_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[3]__0\(8),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMax_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[3]__0\(9),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMax_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[4]__0\(0),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMax_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[4]__0\(1),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMax_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[4]__0\(2),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMax_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[4]__0\(3),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMax_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[4]__0\(4),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMax_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[4]__0\(5),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMax_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[4]__0\(6),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMax_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[4]__0\(7),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMax_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[4]__0\(8),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMax_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[4]__0\(9),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMax_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[5]__0\(0),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMax_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[5]__0\(1),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMax_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[5]__0\(2),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMax_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[5]__0\(3),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMax_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[5]__0\(4),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMax_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[5]__0\(5),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMax_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[5]__0\(6),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMax_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[5]__0\(7),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMax_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[5]__0\(8),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMax_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[5]__0\(9),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMax_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[6]__0\(0),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMax_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[6]__0\(1),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMax_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[6]__0\(2),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMax_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[6]__0\(3),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMax_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[6]__0\(4),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMax_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[6]__0\(5),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMax_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[6]__0\(6),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMax_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[6]__0\(7),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMax_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[6]__0\(8),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMax_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[6]__0\(9),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMax_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[7]__0\(0),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMax_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[7]__0\(1),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMax_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[7]__0\(2),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMax_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[7]__0\(3),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMax_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[7]__0\(4),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMax_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[7]__0\(5),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMax_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[7]__0\(6),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMax_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[7]__0\(7),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMax_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[7]__0\(8),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMax_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[7]__0\(9),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMax_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[8]__0\(0),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMax_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[8]__0\(1),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMax_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[8]__0\(2),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMax_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[8]__0\(3),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMax_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[8]__0\(4),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMax_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[8]__0\(5),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMax_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[8]__0\(6),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMax_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[8]__0\(7),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMax_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[8]__0\(8),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMax_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[8]__0\(9),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMax_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(0),
      Q => \reg_HcountMax_reg[9]__0\(0),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMax_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(1),
      Q => \reg_HcountMax_reg[9]__0\(1),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMax_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(2),
      Q => \reg_HcountMax_reg[9]__0\(2),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMax_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(3),
      Q => \reg_HcountMax_reg[9]__0\(3),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMax_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(4),
      Q => \reg_HcountMax_reg[9]__0\(4),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMax_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(5),
      Q => \reg_HcountMax_reg[9]__0\(5),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMax_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(6),
      Q => \reg_HcountMax_reg[9]__0\(6),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMax_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(7),
      Q => \reg_HcountMax_reg[9]__0\(7),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMax_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(8),
      Q => \reg_HcountMax_reg[9]__0\(8),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMax_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMax_reg[11][9]_0\(9),
      Q => \reg_HcountMax_reg[9]__0\(9),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMin_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[0]__0\(0),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMin_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[0]__0\(1),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMin_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[0]__0\(2),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMin_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[0]__0\(3),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMin_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[0]__0\(4),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMin_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[0]__0\(5),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMin_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[0]__0\(6),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMin_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[0]__0\(7),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMin_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[0]__0\(8),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMin_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[0]__0\(9),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_HcountMin_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[10]__0\(0),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMin_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[10]__0\(1),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMin_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[10]__0\(2),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMin_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[10]__0\(3),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMin_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[10]__0\(4),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMin_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[10]__0\(5),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMin_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[10]__0\(6),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMin_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[10]__0\(7),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMin_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[10]__0\(8),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMin_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[10]__0\(9),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_HcountMin_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[11]__0\(0),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMin_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[11]__0\(1),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMin_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[11]__0\(2),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMin_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[11]__0\(3),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMin_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[11]__0\(4),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMin_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[11]__0\(5),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMin_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[11]__0\(6),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMin_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[11]__0\(7),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMin_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[11]__0\(8),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMin_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[11]__0\(9),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_HcountMin_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[12]__0\(0),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMin_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[12]__0\(1),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMin_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[12]__0\(2),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMin_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[12]__0\(3),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMin_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[12]__0\(4),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMin_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[12]__0\(5),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMin_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[12]__0\(6),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMin_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[12]__0\(7),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMin_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[12]__0\(8),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMin_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[12]__0\(9),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_HcountMin_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[13]__0\(0),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMin_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[13]__0\(1),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMin_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[13]__0\(2),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMin_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[13]__0\(3),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMin_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[13]__0\(4),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMin_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[13]__0\(5),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMin_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[13]__0\(6),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMin_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[13]__0\(7),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMin_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[13]__0\(8),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMin_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[13]__0\(9),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_HcountMin_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[14]__0\(0),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMin_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[14]__0\(1),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMin_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[14]__0\(2),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMin_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[14]__0\(3),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMin_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[14]__0\(4),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMin_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[14]__0\(5),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMin_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[14]__0\(6),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMin_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[14]__0\(7),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMin_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[14]__0\(8),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMin_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[14]__0\(9),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_HcountMin_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[15]__0\(0),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMin_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[15]__0\(1),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMin_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[15]__0\(2),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMin_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[15]__0\(3),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMin_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[15]__0\(4),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMin_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[15]__0\(5),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMin_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[15]__0\(6),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMin_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[15]__0\(7),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMin_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[15]__0\(8),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMin_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[15]__0\(9),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_HcountMin_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[16]__0\(0),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMin_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[16]__0\(1),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMin_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[16]__0\(2),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMin_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[16]__0\(3),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMin_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[16]__0\(4),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMin_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[16]__0\(5),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMin_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[16]__0\(6),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMin_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[16]__0\(7),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMin_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[16]__0\(8),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMin_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[16]__0\(9),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_HcountMin_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[17]__0\(0),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMin_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[17]__0\(1),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMin_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[17]__0\(2),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMin_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[17]__0\(3),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMin_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[17]__0\(4),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMin_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[17]__0\(5),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMin_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[17]__0\(6),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMin_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[17]__0\(7),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMin_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[17]__0\(8),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMin_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[17]__0\(9),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_HcountMin_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[18]__0\(0),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMin_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[18]__0\(1),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMin_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[18]__0\(2),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMin_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[18]__0\(3),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMin_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[18]__0\(4),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMin_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[18]__0\(5),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMin_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[18]__0\(6),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMin_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[18]__0\(7),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMin_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[18]__0\(8),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMin_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[18]__0\(9),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_HcountMin_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[19]__0\(0),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMin_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[19]__0\(1),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMin_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[19]__0\(2),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMin_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[19]__0\(3),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMin_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[19]__0\(4),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMin_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[19]__0\(5),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMin_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[19]__0\(6),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMin_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[19]__0\(7),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMin_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[19]__0\(8),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMin_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[19]__0\(9),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_HcountMin_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[1]__0\(0),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMin_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[1]__0\(1),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMin_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[1]__0\(2),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMin_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[1]__0\(3),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMin_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[1]__0\(4),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMin_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[1]__0\(5),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMin_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[1]__0\(6),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMin_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[1]__0\(7),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMin_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[1]__0\(8),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMin_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[1]__0\(9),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_HcountMin_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[2]__0\(0),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMin_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[2]__0\(1),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMin_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[2]__0\(2),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMin_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[2]__0\(3),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMin_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[2]__0\(4),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMin_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[2]__0\(5),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMin_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[2]__0\(6),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMin_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[2]__0\(7),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMin_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[2]__0\(8),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMin_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[2]__0\(9),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_HcountMin_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[3]__0\(0),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMin_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[3]__0\(1),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMin_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[3]__0\(2),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMin_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[3]__0\(3),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMin_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[3]__0\(4),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMin_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[3]__0\(5),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMin_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[3]__0\(6),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMin_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[3]__0\(7),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMin_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[3]__0\(8),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMin_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[3]__0\(9),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_HcountMin_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[4]__0\(0),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMin_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[4]__0\(1),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMin_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[4]__0\(2),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMin_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[4]__0\(3),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMin_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[4]__0\(4),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMin_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[4]__0\(5),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMin_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[4]__0\(6),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMin_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[4]__0\(7),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMin_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[4]__0\(8),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMin_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[4]__0\(9),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_HcountMin_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[5]__0\(0),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMin_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[5]__0\(1),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMin_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[5]__0\(2),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMin_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[5]__0\(3),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMin_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[5]__0\(4),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMin_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[5]__0\(5),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMin_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[5]__0\(6),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMin_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[5]__0\(7),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMin_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[5]__0\(8),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMin_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[5]__0\(9),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_HcountMin_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[6]__0\(0),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMin_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[6]__0\(1),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMin_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[6]__0\(2),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMin_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[6]__0\(3),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMin_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[6]__0\(4),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMin_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[6]__0\(5),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMin_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[6]__0\(6),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMin_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[6]__0\(7),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMin_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[6]__0\(8),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMin_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[6]__0\(9),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_HcountMin_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[7]__0\(0),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMin_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[7]__0\(1),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMin_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[7]__0\(2),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMin_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[7]__0\(3),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMin_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[7]__0\(4),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMin_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[7]__0\(5),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMin_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[7]__0\(6),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMin_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[7]__0\(7),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMin_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[7]__0\(8),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMin_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[7]__0\(9),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_HcountMin_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[8]__0\(0),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMin_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[8]__0\(1),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMin_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[8]__0\(2),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMin_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[8]__0\(3),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMin_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[8]__0\(4),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMin_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[8]__0\(5),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMin_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[8]__0\(6),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMin_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[8]__0\(7),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMin_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[8]__0\(8),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMin_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[8]__0\(9),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_HcountMin_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(0),
      Q => \reg_HcountMin_reg[9]__0\(0),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMin_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(1),
      Q => \reg_HcountMin_reg[9]__0\(1),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMin_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(2),
      Q => \reg_HcountMin_reg[9]__0\(2),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMin_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(3),
      Q => \reg_HcountMin_reg[9]__0\(3),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMin_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(4),
      Q => \reg_HcountMin_reg[9]__0\(4),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMin_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(5),
      Q => \reg_HcountMin_reg[9]__0\(5),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMin_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(6),
      Q => \reg_HcountMin_reg[9]__0\(6),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMin_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(7),
      Q => \reg_HcountMin_reg[9]__0\(7),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMin_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(8),
      Q => \reg_HcountMin_reg[9]__0\(8),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_HcountMin_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_HcountMin_reg[11][9]_0\(9),
      Q => \reg_HcountMin_reg[9]__0\(9),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[0][0]\,
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[0][1]\,
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[0][2]\,
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[0][3]\,
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[0][4]\,
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[0][5]\,
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[0][6]\,
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[0][7]\,
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[0][8]\,
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[0][9]\,
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[10][0]\,
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[10][1]\,
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[10][2]\,
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[10][3]\,
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[10][4]\,
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[10][5]\,
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[10][6]\,
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[10][7]\,
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[10][8]\,
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[10][9]\,
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[11][0]\,
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[11][1]\,
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[11][2]\,
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[11][3]\,
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[11][4]\,
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[11][5]\,
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[11][6]\,
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[11][7]\,
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[11][8]\,
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[11][9]\,
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[12][0]\,
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[12][1]\,
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[12][2]\,
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[12][3]\,
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[12][4]\,
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[12][5]\,
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[12][6]\,
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[12][7]\,
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[12][8]\,
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[12][9]\,
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[13][0]\,
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[13][1]\,
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[13][2]\,
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[13][3]\,
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[13][4]\,
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[13][5]\,
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[13][6]\,
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[13][7]\,
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[13][8]\,
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[13][9]\,
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[14][0]\,
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[14][1]\,
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[14][2]\,
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[14][3]\,
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[14][4]\,
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[14][5]\,
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[14][6]\,
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[14][7]\,
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[14][8]\,
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[14][9]\,
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[15][0]\,
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[15][1]\,
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[15][2]\,
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[15][3]\,
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[15][4]\,
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[15][5]\,
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[15][6]\,
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[15][7]\,
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[15][8]\,
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[15][9]\,
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[16][0]\,
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[16][1]\,
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[16][2]\,
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[16][3]\,
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[16][4]\,
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[16][5]\,
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[16][6]\,
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[16][7]\,
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[16][8]\,
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[16][9]\,
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[17][0]\,
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[17][1]\,
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[17][2]\,
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[17][3]\,
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[17][4]\,
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[17][5]\,
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[17][6]\,
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[17][7]\,
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[17][8]\,
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[17][9]\,
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[18][0]\,
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[18][1]\,
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[18][2]\,
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[18][3]\,
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[18][4]\,
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[18][5]\,
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[18][6]\,
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[18][7]\,
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[18][8]\,
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[18][9]\,
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[19][0]\,
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[19][1]\,
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[19][2]\,
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[19][3]\,
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[19][4]\,
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[19][5]\,
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[19][6]\,
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[19][7]\,
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[19][8]\,
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[19][9]\,
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[1][0]\,
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[1][1]\,
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[1][2]\,
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[1][3]\,
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[1][4]\,
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[1][5]\,
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[1][6]\,
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[1][7]\,
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[1][8]\,
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[1][9]\,
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[2][0]\,
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[2][1]\,
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[2][2]\,
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[2][3]\,
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[2][4]\,
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[2][5]\,
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[2][6]\,
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[2][7]\,
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[2][8]\,
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[2][9]\,
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[3][0]\,
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[3][1]\,
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[3][2]\,
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[3][3]\,
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[3][4]\,
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[3][5]\,
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[3][6]\,
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[3][7]\,
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[3][8]\,
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[3][9]\,
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[4][0]\,
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[4][1]\,
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[4][2]\,
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[4][3]\,
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[4][4]\,
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[4][5]\,
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[4][6]\,
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[4][7]\,
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[4][8]\,
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[4][9]\,
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[5][0]\,
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[5][1]\,
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[5][2]\,
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[5][3]\,
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[5][4]\,
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[5][5]\,
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[5][6]\,
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[5][7]\,
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[5][8]\,
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[5][9]\,
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[6][0]\,
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[6][1]\,
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[6][2]\,
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[6][3]\,
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[6][4]\,
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[6][5]\,
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[6][6]\,
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[6][7]\,
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[6][8]\,
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[6][9]\,
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[7][0]\,
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[7][1]\,
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[7][2]\,
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[7][3]\,
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[7][4]\,
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[7][5]\,
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[7][6]\,
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[7][7]\,
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[7][8]\,
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[7][9]\,
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[8][0]\,
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[8][1]\,
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[8][2]\,
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[8][3]\,
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[8][4]\,
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[8][5]\,
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[8][6]\,
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[8][7]\,
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[8][8]\,
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[8][9]\,
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(0),
      Q => \reg_Rgb_Pixel_reg_n_0_[9][0]\,
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(1),
      Q => \reg_Rgb_Pixel_reg_n_0_[9][1]\,
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(2),
      Q => \reg_Rgb_Pixel_reg_n_0_[9][2]\,
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(3),
      Q => \reg_Rgb_Pixel_reg_n_0_[9][3]\,
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(4),
      Q => \reg_Rgb_Pixel_reg_n_0_[9][4]\,
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(5),
      Q => \reg_Rgb_Pixel_reg_n_0_[9][5]\,
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(6),
      Q => \reg_Rgb_Pixel_reg_n_0_[9][6]\,
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(7),
      Q => \reg_Rgb_Pixel_reg_n_0_[9][7]\,
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(8),
      Q => \reg_Rgb_Pixel_reg_n_0_[9][8]\,
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_Rgb_Pixel_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_Rgb_Pixel_reg[18][9]_0\(9),
      Q => \reg_Rgb_Pixel_reg_n_0_[9][9]\,
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMax_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[0]__0\(0),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMax_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[0]__0\(1),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMax_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[0]__0\(2),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMax_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[0]__0\(3),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMax_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[0]__0\(4),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMax_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[0]__0\(5),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMax_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[0]__0\(6),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMax_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[0]__0\(7),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMax_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[0]__0\(8),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMax_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[0]__0\(9),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMax_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[10]__0\(0),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMax_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[10]__0\(1),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMax_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[10]__0\(2),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMax_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[10]__0\(3),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMax_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[10]__0\(4),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMax_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[10]__0\(5),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMax_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[10]__0\(6),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMax_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[10]__0\(7),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMax_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[10]__0\(8),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMax_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[10]__0\(9),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMax_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[11]__0\(0),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMax_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[11]__0\(1),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMax_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[11]__0\(2),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMax_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[11]__0\(3),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMax_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[11]__0\(4),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMax_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[11]__0\(5),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMax_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[11]__0\(6),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMax_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[11]__0\(7),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMax_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[11]__0\(8),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMax_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[11]__0\(9),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMax_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[12]__0\(0),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMax_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[12]__0\(1),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMax_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[12]__0\(2),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMax_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[12]__0\(3),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMax_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[12]__0\(4),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMax_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[12]__0\(5),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMax_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[12]__0\(6),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMax_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[12]__0\(7),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMax_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[12]__0\(8),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMax_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[12]__0\(9),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMax_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[13]__0\(0),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMax_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[13]__0\(1),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMax_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[13]__0\(2),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMax_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[13]__0\(3),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMax_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[13]__0\(4),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMax_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[13]__0\(5),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMax_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[13]__0\(6),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMax_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[13]__0\(7),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMax_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[13]__0\(8),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMax_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[13]__0\(9),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMax_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[14]__0\(0),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMax_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[14]__0\(1),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMax_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[14]__0\(2),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMax_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[14]__0\(3),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMax_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[14]__0\(4),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMax_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[14]__0\(5),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMax_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[14]__0\(6),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMax_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[14]__0\(7),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMax_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[14]__0\(8),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMax_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[14]__0\(9),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMax_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[15]__0\(0),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMax_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[15]__0\(1),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMax_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[15]__0\(2),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMax_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[15]__0\(3),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMax_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[15]__0\(4),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMax_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[15]__0\(5),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMax_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[15]__0\(6),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMax_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[15]__0\(7),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMax_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[15]__0\(8),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMax_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[15]__0\(9),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMax_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[16]__0\(0),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMax_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[16]__0\(1),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMax_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[16]__0\(2),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMax_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[16]__0\(3),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMax_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[16]__0\(4),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMax_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[16]__0\(5),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMax_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[16]__0\(6),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMax_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[16]__0\(7),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMax_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[16]__0\(8),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMax_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[16]__0\(9),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMax_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[17]__0\(0),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMax_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[17]__0\(1),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMax_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[17]__0\(2),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMax_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[17]__0\(3),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMax_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[17]__0\(4),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMax_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[17]__0\(5),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMax_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[17]__0\(6),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMax_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[17]__0\(7),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMax_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[17]__0\(8),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMax_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[17]__0\(9),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMax_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[18]__0\(0),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMax_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[18]__0\(1),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMax_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[18]__0\(2),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMax_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[18]__0\(3),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMax_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[18]__0\(4),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMax_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[18]__0\(5),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMax_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[18]__0\(6),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMax_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[18]__0\(7),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMax_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[18]__0\(8),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMax_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[18]__0\(9),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMax_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[19]__0\(0),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMax_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[19]__0\(1),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMax_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[19]__0\(2),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMax_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[19]__0\(3),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMax_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[19]__0\(4),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMax_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[19]__0\(5),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMax_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[19]__0\(6),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMax_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[19]__0\(7),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMax_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[19]__0\(8),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMax_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[19]__0\(9),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMax_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[1]__0\(0),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMax_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[1]__0\(1),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMax_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[1]__0\(2),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMax_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[1]__0\(3),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMax_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[1]__0\(4),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMax_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[1]__0\(5),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMax_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[1]__0\(6),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMax_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[1]__0\(7),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMax_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[1]__0\(8),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMax_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[1]__0\(9),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMax_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[2]__0\(0),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMax_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[2]__0\(1),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMax_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[2]__0\(2),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMax_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[2]__0\(3),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMax_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[2]__0\(4),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMax_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[2]__0\(5),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMax_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[2]__0\(6),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMax_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[2]__0\(7),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMax_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[2]__0\(8),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMax_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[2]__0\(9),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMax_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[3]__0\(0),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMax_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[3]__0\(1),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMax_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[3]__0\(2),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMax_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[3]__0\(3),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMax_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[3]__0\(4),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMax_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[3]__0\(5),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMax_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[3]__0\(6),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMax_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[3]__0\(7),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMax_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[3]__0\(8),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMax_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[3]__0\(9),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMax_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[4]__0\(0),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMax_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[4]__0\(1),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMax_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[4]__0\(2),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMax_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[4]__0\(3),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMax_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[4]__0\(4),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMax_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[4]__0\(5),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMax_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[4]__0\(6),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMax_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[4]__0\(7),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMax_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[4]__0\(8),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMax_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[4]__0\(9),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMax_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[5]__0\(0),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMax_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[5]__0\(1),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMax_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[5]__0\(2),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMax_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[5]__0\(3),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMax_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[5]__0\(4),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMax_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[5]__0\(5),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMax_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[5]__0\(6),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMax_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[5]__0\(7),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMax_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[5]__0\(8),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMax_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[5]__0\(9),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMax_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[6]__0\(0),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMax_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[6]__0\(1),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMax_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[6]__0\(2),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMax_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[6]__0\(3),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMax_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[6]__0\(4),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMax_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[6]__0\(5),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMax_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[6]__0\(6),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMax_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[6]__0\(7),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMax_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[6]__0\(8),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMax_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[6]__0\(9),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMax_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[7]__0\(0),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMax_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[7]__0\(1),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMax_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[7]__0\(2),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMax_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[7]__0\(3),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMax_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[7]__0\(4),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMax_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[7]__0\(5),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMax_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[7]__0\(6),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMax_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[7]__0\(7),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMax_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[7]__0\(8),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMax_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[7]__0\(9),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMax_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[8]__0\(0),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMax_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[8]__0\(1),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMax_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[8]__0\(2),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMax_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[8]__0\(3),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMax_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[8]__0\(4),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMax_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[8]__0\(5),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMax_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[8]__0\(6),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMax_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[8]__0\(7),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMax_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[8]__0\(8),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMax_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[8]__0\(9),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMax_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(0),
      Q => \reg_VcountMax_reg[9]__0\(0),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMax_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(1),
      Q => \reg_VcountMax_reg[9]__0\(1),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMax_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(2),
      Q => \reg_VcountMax_reg[9]__0\(2),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMax_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(3),
      Q => \reg_VcountMax_reg[9]__0\(3),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMax_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(4),
      Q => \reg_VcountMax_reg[9]__0\(4),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMax_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(5),
      Q => \reg_VcountMax_reg[9]__0\(5),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMax_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(6),
      Q => \reg_VcountMax_reg[9]__0\(6),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMax_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(7),
      Q => \reg_VcountMax_reg[9]__0\(7),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMax_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(8),
      Q => \reg_VcountMax_reg[9]__0\(8),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMax_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMax_reg[11][9]_0\(9),
      Q => \reg_VcountMax_reg[9]__0\(9),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[0][9]_i_2_n_0\
    );
\reg_VcountMin[10][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin[10][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[10][9]_i_2_n_0\
    );
\reg_VcountMin[11][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin[11][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[11][9]_i_2_n_0\
    );
\reg_VcountMin[12][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin[12][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[12][9]_i_2_n_0\
    );
\reg_VcountMin[13][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin[13][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[13][9]_i_2_n_0\
    );
\reg_VcountMin[14][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin[14][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[14][9]_i_2_n_0\
    );
\reg_VcountMin[15][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin[15][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[15][9]_i_2_n_0\
    );
\reg_VcountMin[16][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \reg_VcountMin[19][9]_i_3_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin[16][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \reg_VcountMin[19][9]_i_3_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[16][9]_i_2_n_0\
    );
\reg_VcountMin[17][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \reg_VcountMin[19][9]_i_3_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin[17][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \reg_VcountMin[19][9]_i_3_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[17][9]_i_2_n_0\
    );
\reg_VcountMin[18][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \reg_VcountMin[19][9]_i_3_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin[18][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \reg_VcountMin[19][9]_i_3_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[18][9]_i_2_n_0\
    );
\reg_VcountMin[19][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \reg_VcountMin[19][9]_i_3_n_0\,
      O => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin[19][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I5 => \reg_VcountMin[19][9]_i_3_n_0\,
      O => reg_Rgb_Pixel
    );
\reg_VcountMin[19][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(7),
      I5 => Q(6),
      O => \reg_VcountMin[19][9]_i_3_n_0\
    );
\reg_VcountMin[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin[1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[1][9]_i_2_n_0\
    );
\reg_VcountMin[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin[2][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[2][9]_i_2_n_0\
    );
\reg_VcountMin[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin[3][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[3][9]_i_2_n_0\
    );
\reg_VcountMin[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin[4][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[4][9]_i_2_n_0\
    );
\reg_VcountMin[5][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin[5][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[5][9]_i_2_n_0\
    );
\reg_VcountMin[6][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin[6][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[6][9]_i_2_n_0\
    );
\reg_VcountMin[7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin[7][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[7][9]_i_2_n_0\
    );
\reg_VcountMin[8][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin[8][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \reg_VcountMin[8][9]_i_2_n_0\
    );
\reg_VcountMin[9][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin[9][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \reg_VcountMin[9][9]_i_3_n_0\,
      I1 => \reg_Rgb_Pixel_reg[19][0]_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_VcountMin[9][9]_i_2_n_0\
    );
\reg_VcountMin[9][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(5),
      O => \reg_VcountMin[9][9]_i_3_n_0\
    );
\reg_VcountMin_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[0]__0\(0),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[0]__0\(1),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[0]__0\(2),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[0]__0\(3),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[0]__0\(4),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[0]__0\(5),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[0]__0\(6),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[0]__0\(7),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[0]__0\(8),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[0][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[0]__0\(9),
      R => \reg_VcountMin[0][9]_i_1_n_0\
    );
\reg_VcountMin_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[10]__0\(0),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[10]__0\(1),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[10]__0\(2),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[10]__0\(3),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[10]__0\(4),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[10]__0\(5),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[10]__0\(6),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[10]__0\(7),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[10]__0\(8),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[10][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[10]__0\(9),
      R => \reg_VcountMin[10][9]_i_1_n_0\
    );
\reg_VcountMin_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[11]__0\(0),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[11]__0\(1),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[11]__0\(2),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[11]__0\(3),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[11]__0\(4),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[11]__0\(5),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[11]__0\(6),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[11]__0\(7),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[11]__0\(8),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[11][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[11]__0\(9),
      R => \reg_VcountMin[11][9]_i_1_n_0\
    );
\reg_VcountMin_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[12]__0\(0),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[12]__0\(1),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[12]__0\(2),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[12]__0\(3),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[12]__0\(4),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[12]__0\(5),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[12]__0\(6),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[12]__0\(7),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[12]__0\(8),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[12][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[12]__0\(9),
      R => \reg_VcountMin[12][9]_i_1_n_0\
    );
\reg_VcountMin_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[13]__0\(0),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[13]__0\(1),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[13]__0\(2),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[13]__0\(3),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[13]__0\(4),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[13]__0\(5),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[13]__0\(6),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[13]__0\(7),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[13]__0\(8),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[13][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[13]__0\(9),
      R => \reg_VcountMin[13][9]_i_1_n_0\
    );
\reg_VcountMin_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[14]__0\(0),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[14]__0\(1),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[14]__0\(2),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[14]__0\(3),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[14]__0\(4),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[14]__0\(5),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[14]__0\(6),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[14]__0\(7),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[14]__0\(8),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[14][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[14]__0\(9),
      R => \reg_VcountMin[14][9]_i_1_n_0\
    );
\reg_VcountMin_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[15]__0\(0),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[15]__0\(1),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[15]__0\(2),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[15]__0\(3),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[15]__0\(4),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[15]__0\(5),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[15]__0\(6),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[15]__0\(7),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[15]__0\(8),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[15][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[15]__0\(9),
      R => \reg_VcountMin[15][9]_i_1_n_0\
    );
\reg_VcountMin_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[16]__0\(0),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[16]__0\(1),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[16]__0\(2),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[16]__0\(3),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[16]__0\(4),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[16]__0\(5),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[16]__0\(6),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[16]__0\(7),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[16]__0\(8),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[16][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[16]__0\(9),
      R => \reg_VcountMin[16][9]_i_1_n_0\
    );
\reg_VcountMin_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[17]__0\(0),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[17]__0\(1),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[17]__0\(2),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[17]__0\(3),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[17]__0\(4),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[17]__0\(5),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[17]__0\(6),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[17]__0\(7),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[17]__0\(8),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[17][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[17]__0\(9),
      R => \reg_VcountMin[17][9]_i_1_n_0\
    );
\reg_VcountMin_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[18]__0\(0),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[18]__0\(1),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[18]__0\(2),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[18]__0\(3),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[18]__0\(4),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[18]__0\(5),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[18]__0\(6),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[18]__0\(7),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[18]__0\(8),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[18][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[18]__0\(9),
      R => \reg_VcountMin[18][9]_i_1_n_0\
    );
\reg_VcountMin_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[19]__0\(0),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[19]__0\(1),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[19]__0\(2),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[19]__0\(3),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[19]__0\(4),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[19]__0\(5),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[19]__0\(6),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[19]__0\(7),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[19]__0\(8),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reg_Rgb_Pixel,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[19]__0\(9),
      R => \reg_VcountMin[19][9]_i_1_n_0\
    );
\reg_VcountMin_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[1]__0\(0),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[1]__0\(1),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[1]__0\(2),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[1]__0\(3),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[1]__0\(4),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[1]__0\(5),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[1]__0\(6),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[1]__0\(7),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[1]__0\(8),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[1][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[1]__0\(9),
      R => \reg_VcountMin[1][9]_i_1_n_0\
    );
\reg_VcountMin_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[2]__0\(0),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[2]__0\(1),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[2]__0\(2),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[2]__0\(3),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[2]__0\(4),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[2]__0\(5),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[2]__0\(6),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[2]__0\(7),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[2]__0\(8),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[2][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[2]__0\(9),
      R => \reg_VcountMin[2][9]_i_1_n_0\
    );
\reg_VcountMin_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[3]__0\(0),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[3]__0\(1),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[3]__0\(2),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[3]__0\(3),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[3]__0\(4),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[3]__0\(5),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[3]__0\(6),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[3]__0\(7),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[3]__0\(8),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[3][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[3]__0\(9),
      R => \reg_VcountMin[3][9]_i_1_n_0\
    );
\reg_VcountMin_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[4]__0\(0),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[4]__0\(1),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[4]__0\(2),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[4]__0\(3),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[4]__0\(4),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[4]__0\(5),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[4]__0\(6),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[4]__0\(7),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[4]__0\(8),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[4][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[4]__0\(9),
      R => \reg_VcountMin[4][9]_i_1_n_0\
    );
\reg_VcountMin_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[5]__0\(0),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[5]__0\(1),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[5]__0\(2),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[5]__0\(3),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[5]__0\(4),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[5]__0\(5),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[5]__0\(6),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[5]__0\(7),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[5]__0\(8),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[5][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[5]__0\(9),
      R => \reg_VcountMin[5][9]_i_1_n_0\
    );
\reg_VcountMin_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[6]__0\(0),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[6]__0\(1),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[6]__0\(2),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[6]__0\(3),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[6]__0\(4),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[6]__0\(5),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[6]__0\(6),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[6]__0\(7),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[6]__0\(8),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[6][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[6]__0\(9),
      R => \reg_VcountMin[6][9]_i_1_n_0\
    );
\reg_VcountMin_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[7]__0\(0),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[7]__0\(1),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[7]__0\(2),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[7]__0\(3),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[7]__0\(4),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[7]__0\(5),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[7]__0\(6),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[7]__0\(7),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[7]__0\(8),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[7][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[7]__0\(9),
      R => \reg_VcountMin[7][9]_i_1_n_0\
    );
\reg_VcountMin_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[8]__0\(0),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[8]__0\(1),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[8]__0\(2),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[8]__0\(3),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[8]__0\(4),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[8]__0\(5),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[8]__0\(6),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[8]__0\(7),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[8]__0\(8),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[8][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[8]__0\(9),
      R => \reg_VcountMin[8][9]_i_1_n_0\
    );
\reg_VcountMin_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(0),
      Q => \reg_VcountMin_reg[9]__0\(0),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(1),
      Q => \reg_VcountMin_reg[9]__0\(1),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(2),
      Q => \reg_VcountMin_reg[9]__0\(2),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(3),
      Q => \reg_VcountMin_reg[9]__0\(3),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(4),
      Q => \reg_VcountMin_reg[9]__0\(4),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(5),
      Q => \reg_VcountMin_reg[9]__0\(5),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(6),
      Q => \reg_VcountMin_reg[9]__0\(6),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(7),
      Q => \reg_VcountMin_reg[9]__0\(7),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(8),
      Q => \reg_VcountMin_reg[9]__0\(8),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\reg_VcountMin_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_VcountMin[9][9]_i_2_n_0\,
      D => \reg_VcountMin_reg[11][9]_0\(9),
      Q => \reg_VcountMin_reg[9]__0\(9),
      R => \reg_VcountMin[9][9]_i_1_n_0\
    );
\rgb_out_nxt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[0]_i_2_n_0\,
      I2 => \rgb_out_nxt[11]_i_6_n_0\,
      I3 => \rgb_out_nxt[0]_i_3_n_0\,
      I4 => \rgb_out_nxt[0]_i_4_n_0\,
      O => \rgb_out_nxt[0]_i_1_n_0\
    );
\rgb_out_nxt[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[12][0]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[14][0]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[13][0]\,
      I3 => rgb_out_nxt135_out,
      I4 => rgb_out_nxt125_out,
      I5 => rgb_out_nxt130_out,
      O => \rgb_out_nxt[0]_i_10_n_0\
    );
\rgb_out_nxt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[0]_i_5_n_0\,
      I1 => \rgb_out_nxt[11]_i_9_n_0\,
      I2 => \rgb_out_nxt[11]_i_7_n_0\,
      I3 => \rgb_out_nxt[0]_i_6_n_0\,
      I4 => \rgb_out_nxt[0]_i_7_n_0\,
      O => \rgb_out_nxt[0]_i_2_n_0\
    );
\rgb_out_nxt[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[0]_i_8_n_0\,
      I1 => \rgb_out_nxt[11]_i_5_n_0\,
      I2 => \rgb_out_nxt[11]_i_3_n_0\,
      I3 => \rgb_out_nxt[0]_i_9_n_0\,
      I4 => \rgb_out_nxt[0]_i_10_n_0\,
      O => \rgb_out_nxt[0]_i_3_n_0\
    );
\rgb_out_nxt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[1][0]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[2][0]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[0][0]\,
      I3 => \rgb_out_nxt[11]_i_32_n_0\,
      I4 => \rgb_out_nxt[9]_i_11_n_0\,
      I5 => \rgb_out_nxt[11]_i_27_n_0\,
      O => \rgb_out_nxt[0]_i_4_n_0\
    );
\rgb_out_nxt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[6][0]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[8][0]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[7][0]\,
      I3 => \rgb_out_nxt[11]_i_38_n_0\,
      I4 => \rgb_out_nxt[9]_i_12_n_0\,
      I5 => \rgb_out_nxt[11]_i_33_n_0\,
      O => \rgb_out_nxt[0]_i_5_n_0\
    );
\rgb_out_nxt[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[9][0]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[11][0]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[10][0]\,
      I3 => \rgb_out_nxt[11]_i_44_n_0\,
      I4 => rgb_out_nxt140_out,
      I5 => rgb_out_nxt145_out,
      O => \rgb_out_nxt[0]_i_6_n_0\
    );
\rgb_out_nxt[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[3][0]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[5][0]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[4][0]\,
      I3 => \rgb_out_nxt[11]_i_50_n_0\,
      I4 => \rgb_out_nxt[9]_i_14_n_0\,
      I5 => \rgb_out_nxt[11]_i_45_n_0\,
      O => \rgb_out_nxt[0]_i_7_n_0\
    );
\rgb_out_nxt[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[15][0]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[17][0]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[16][0]\,
      I3 => rgb_out_nxt120_out,
      I4 => rgb_out_nxt110_out,
      I5 => rgb_out_nxt115_out,
      O => \rgb_out_nxt[0]_i_8_n_0\
    );
\rgb_out_nxt[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => rgb_out_nxt1,
      I1 => \reg_Rgb_Pixel_reg_n_0_[19][0]\,
      I2 => rgb_in(0),
      I3 => rgb_out_nxt15_out,
      I4 => \reg_Rgb_Pixel_reg_n_0_[18][0]\,
      O => \rgb_out_nxt[0]_i_9_n_0\
    );
\rgb_out_nxt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[11]_i_3_n_0\,
      I2 => \rgb_out_nxt[10]_i_2_n_0\,
      I3 => \rgb_out_nxt[11]_i_5_n_0\,
      I4 => \rgb_out_nxt[11]_i_6_n_0\,
      O => \rgb_out_nxt[10]_i_1_n_0\
    );
\rgb_out_nxt[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => rgb_out_nxt2,
      I1 => rgb_out_nxt40_in,
      I2 => rgb_out_nxt4,
      I3 => rgb_out_nxt3,
      I4 => rgb_in(10),
      I5 => rgb_out_nxt15_out,
      O => \rgb_out_nxt[10]_i_2_n_0\
    );
\rgb_out_nxt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[11]_i_3_n_0\,
      I2 => \rgb_out_nxt[11]_i_4_n_0\,
      I3 => \rgb_out_nxt[11]_i_5_n_0\,
      I4 => \rgb_out_nxt[11]_i_6_n_0\,
      O => \rgb_out_nxt[11]_i_1_n_0\
    );
\rgb_out_nxt[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt213_in,
      I1 => rgb_out_nxt414_in,
      I2 => rgb_out_nxt411_in,
      I3 => rgb_out_nxt312_in,
      O => rgb_out_nxt115_out
    );
\rgb_out_nxt[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[14]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[14]__0\(9),
      O => \rgb_out_nxt[11]_i_100_n_0\
    );
\rgb_out_nxt[11]_i_1000\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[4]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[4]__0\(5),
      O => \rgb_out_nxt[11]_i_1000_n_0\
    );
\rgb_out_nxt[11]_i_1001\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[4]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[4]__0\(3),
      O => \rgb_out_nxt[11]_i_1001_n_0\
    );
\rgb_out_nxt[11]_i_1002\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[4]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[4]__0\(1),
      O => \rgb_out_nxt[11]_i_1002_n_0\
    );
\rgb_out_nxt[11]_i_1003\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[4]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[4]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_1003_n_0\
    );
\rgb_out_nxt[11]_i_1004\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[4]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[4]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_1004_n_0\
    );
\rgb_out_nxt[11]_i_1005\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[4]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[4]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_1005_n_0\
    );
\rgb_out_nxt[11]_i_1006\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[4]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[4]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_1006_n_0\
    );
\rgb_out_nxt[11]_i_1007\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[4]__0\(6),
      I2 => \reg_HcountMin_reg[4]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_1007_n_0\
    );
\rgb_out_nxt[11]_i_1008\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[4]__0\(4),
      I2 => \reg_HcountMin_reg[4]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_1008_n_0\
    );
\rgb_out_nxt[11]_i_1009\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[4]__0\(2),
      I2 => \reg_HcountMin_reg[4]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_1009_n_0\
    );
\rgb_out_nxt[11]_i_1010\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[4]__0\(0),
      I2 => \reg_HcountMin_reg[4]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_1010_n_0\
    );
\rgb_out_nxt[11]_i_1011\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[4]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[4]__0\(7),
      O => \rgb_out_nxt[11]_i_1011_n_0\
    );
\rgb_out_nxt[11]_i_1012\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[4]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[4]__0\(5),
      O => \rgb_out_nxt[11]_i_1012_n_0\
    );
\rgb_out_nxt[11]_i_1013\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[4]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[4]__0\(3),
      O => \rgb_out_nxt[11]_i_1013_n_0\
    );
\rgb_out_nxt[11]_i_1014\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[4]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[4]__0\(1),
      O => \rgb_out_nxt[11]_i_1014_n_0\
    );
\rgb_out_nxt[11]_i_1015\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[4]__0\(6),
      I2 => \reg_VcountMin_reg[4]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_1015_n_0\
    );
\rgb_out_nxt[11]_i_1016\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[4]__0\(4),
      I2 => \reg_VcountMin_reg[4]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_1016_n_0\
    );
\rgb_out_nxt[11]_i_1017\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[4]__0\(2),
      I2 => \reg_VcountMin_reg[4]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_1017_n_0\
    );
\rgb_out_nxt[11]_i_1018\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[4]__0\(0),
      I2 => \reg_VcountMin_reg[4]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_1018_n_0\
    );
\rgb_out_nxt[11]_i_1019\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[4]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[4]__0\(7),
      O => \rgb_out_nxt[11]_i_1019_n_0\
    );
\rgb_out_nxt[11]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[14]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[14]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_102_n_0\
    );
\rgb_out_nxt[11]_i_1020\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[4]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[4]__0\(5),
      O => \rgb_out_nxt[11]_i_1020_n_0\
    );
\rgb_out_nxt[11]_i_1021\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[4]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[4]__0\(3),
      O => \rgb_out_nxt[11]_i_1021_n_0\
    );
\rgb_out_nxt[11]_i_1022\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[4]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[4]__0\(1),
      O => \rgb_out_nxt[11]_i_1022_n_0\
    );
\rgb_out_nxt[11]_i_1023\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[4]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[4]__0\(7),
      O => \rgb_out_nxt[11]_i_1023_n_0\
    );
\rgb_out_nxt[11]_i_1024\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[4]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[4]__0\(5),
      O => \rgb_out_nxt[11]_i_1024_n_0\
    );
\rgb_out_nxt[11]_i_1025\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[4]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[4]__0\(3),
      O => \rgb_out_nxt[11]_i_1025_n_0\
    );
\rgb_out_nxt[11]_i_1026\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[4]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[4]__0\(1),
      O => \rgb_out_nxt[11]_i_1026_n_0\
    );
\rgb_out_nxt[11]_i_1027\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[4]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[4]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_1027_n_0\
    );
\rgb_out_nxt[11]_i_1028\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[4]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[4]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_1028_n_0\
    );
\rgb_out_nxt[11]_i_1029\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[4]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[4]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_1029_n_0\
    );
\rgb_out_nxt[11]_i_1030\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[4]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[4]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_1030_n_0\
    );
\rgb_out_nxt[11]_i_1031\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[3]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[3]__0\(7),
      O => \rgb_out_nxt[11]_i_1031_n_0\
    );
\rgb_out_nxt[11]_i_1032\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[3]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[3]__0\(5),
      O => \rgb_out_nxt[11]_i_1032_n_0\
    );
\rgb_out_nxt[11]_i_1033\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[3]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[3]__0\(3),
      O => \rgb_out_nxt[11]_i_1033_n_0\
    );
\rgb_out_nxt[11]_i_1034\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[3]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[3]__0\(1),
      O => \rgb_out_nxt[11]_i_1034_n_0\
    );
\rgb_out_nxt[11]_i_1035\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[3]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[3]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_1035_n_0\
    );
\rgb_out_nxt[11]_i_1036\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[3]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[3]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_1036_n_0\
    );
\rgb_out_nxt[11]_i_1037\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[3]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[3]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_1037_n_0\
    );
\rgb_out_nxt[11]_i_1038\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[3]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[3]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_1038_n_0\
    );
\rgb_out_nxt[11]_i_1039\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[3]__0\(6),
      I2 => \reg_HcountMin_reg[3]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_1039_n_0\
    );
\rgb_out_nxt[11]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[14]__0\(8),
      I2 => \reg_HcountMin_reg[14]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_104_n_0\
    );
\rgb_out_nxt[11]_i_1040\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[3]__0\(4),
      I2 => \reg_HcountMin_reg[3]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_1040_n_0\
    );
\rgb_out_nxt[11]_i_1041\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[3]__0\(2),
      I2 => \reg_HcountMin_reg[3]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_1041_n_0\
    );
\rgb_out_nxt[11]_i_1042\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[3]__0\(0),
      I2 => \reg_HcountMin_reg[3]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_1042_n_0\
    );
\rgb_out_nxt[11]_i_1043\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[3]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[3]__0\(7),
      O => \rgb_out_nxt[11]_i_1043_n_0\
    );
\rgb_out_nxt[11]_i_1044\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[3]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[3]__0\(5),
      O => \rgb_out_nxt[11]_i_1044_n_0\
    );
\rgb_out_nxt[11]_i_1045\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[3]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[3]__0\(3),
      O => \rgb_out_nxt[11]_i_1045_n_0\
    );
\rgb_out_nxt[11]_i_1046\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[3]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[3]__0\(1),
      O => \rgb_out_nxt[11]_i_1046_n_0\
    );
\rgb_out_nxt[11]_i_1047\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[3]__0\(6),
      I2 => \reg_VcountMin_reg[3]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_1047_n_0\
    );
\rgb_out_nxt[11]_i_1048\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[3]__0\(4),
      I2 => \reg_VcountMin_reg[3]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_1048_n_0\
    );
\rgb_out_nxt[11]_i_1049\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[3]__0\(2),
      I2 => \reg_VcountMin_reg[3]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_1049_n_0\
    );
\rgb_out_nxt[11]_i_1050\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[3]__0\(0),
      I2 => \reg_VcountMin_reg[3]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_1050_n_0\
    );
\rgb_out_nxt[11]_i_1051\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[3]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[3]__0\(7),
      O => \rgb_out_nxt[11]_i_1051_n_0\
    );
\rgb_out_nxt[11]_i_1052\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[3]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[3]__0\(5),
      O => \rgb_out_nxt[11]_i_1052_n_0\
    );
\rgb_out_nxt[11]_i_1053\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[3]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[3]__0\(3),
      O => \rgb_out_nxt[11]_i_1053_n_0\
    );
\rgb_out_nxt[11]_i_1054\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[3]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[3]__0\(1),
      O => \rgb_out_nxt[11]_i_1054_n_0\
    );
\rgb_out_nxt[11]_i_1055\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[3]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[3]__0\(7),
      O => \rgb_out_nxt[11]_i_1055_n_0\
    );
\rgb_out_nxt[11]_i_1056\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[3]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[3]__0\(5),
      O => \rgb_out_nxt[11]_i_1056_n_0\
    );
\rgb_out_nxt[11]_i_1057\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[3]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[3]__0\(3),
      O => \rgb_out_nxt[11]_i_1057_n_0\
    );
\rgb_out_nxt[11]_i_1058\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[3]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[3]__0\(1),
      O => \rgb_out_nxt[11]_i_1058_n_0\
    );
\rgb_out_nxt[11]_i_1059\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[3]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[3]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_1059_n_0\
    );
\rgb_out_nxt[11]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[14]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[14]__0\(9),
      O => \rgb_out_nxt[11]_i_106_n_0\
    );
\rgb_out_nxt[11]_i_1060\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[3]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[3]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_1060_n_0\
    );
\rgb_out_nxt[11]_i_1061\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[3]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[3]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_1061_n_0\
    );
\rgb_out_nxt[11]_i_1062\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[3]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[3]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_1062_n_0\
    );
\rgb_out_nxt[11]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[14]__0\(8),
      I2 => \reg_VcountMin_reg[14]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_108_n_0\
    );
\rgb_out_nxt[11]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[14]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[14]__0\(9),
      O => \rgb_out_nxt[11]_i_110_n_0\
    );
\rgb_out_nxt[11]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[14]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[14]__0\(9),
      O => \rgb_out_nxt[11]_i_112_n_0\
    );
\rgb_out_nxt[11]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[14]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[14]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_114_n_0\
    );
\rgb_out_nxt[11]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[2]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[2]__0\(9),
      O => \rgb_out_nxt[11]_i_124_n_0\
    );
\rgb_out_nxt[11]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[2]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[2]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_126_n_0\
    );
\rgb_out_nxt[11]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[2]__0\(8),
      I2 => \reg_HcountMin_reg[2]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_128_n_0\
    );
\rgb_out_nxt[11]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[2]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[2]__0\(9),
      O => \rgb_out_nxt[11]_i_130_n_0\
    );
\rgb_out_nxt[11]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[2]__0\(8),
      I2 => \reg_VcountMin_reg[2]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_132_n_0\
    );
\rgb_out_nxt[11]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[2]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[2]__0\(9),
      O => \rgb_out_nxt[11]_i_134_n_0\
    );
\rgb_out_nxt[11]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[2]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[2]__0\(9),
      O => \rgb_out_nxt[11]_i_136_n_0\
    );
\rgb_out_nxt[11]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[2]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[2]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_138_n_0\
    );
\rgb_out_nxt[11]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[8]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[8]__0\(9),
      O => \rgb_out_nxt[11]_i_148_n_0\
    );
\rgb_out_nxt[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt218_in,
      I1 => rgb_out_nxt419_in,
      I2 => rgb_out_nxt416_in,
      I3 => rgb_out_nxt317_in,
      O => rgb_out_nxt120_out
    );
\rgb_out_nxt[11]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[8]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[8]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_150_n_0\
    );
\rgb_out_nxt[11]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[8]__0\(8),
      I2 => \reg_HcountMin_reg[8]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_152_n_0\
    );
\rgb_out_nxt[11]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[8]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[8]__0\(9),
      O => \rgb_out_nxt[11]_i_154_n_0\
    );
\rgb_out_nxt[11]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[8]__0\(8),
      I2 => \reg_VcountMin_reg[8]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_156_n_0\
    );
\rgb_out_nxt[11]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[8]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[8]__0\(9),
      O => \rgb_out_nxt[11]_i_158_n_0\
    );
\rgb_out_nxt[11]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[8]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[8]__0\(9),
      O => \rgb_out_nxt[11]_i_160_n_0\
    );
\rgb_out_nxt[11]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[8]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[8]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_162_n_0\
    );
\rgb_out_nxt[11]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[11]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[11]__0\(9),
      O => \rgb_out_nxt[11]_i_172_n_0\
    );
\rgb_out_nxt[11]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[11]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[11]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_174_n_0\
    );
\rgb_out_nxt[11]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[11]__0\(8),
      I2 => \reg_HcountMin_reg[11]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_176_n_0\
    );
\rgb_out_nxt[11]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[11]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[11]__0\(9),
      O => \rgb_out_nxt[11]_i_178_n_0\
    );
\rgb_out_nxt[11]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[11]__0\(8),
      I2 => \reg_VcountMin_reg[11]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_180_n_0\
    );
\rgb_out_nxt[11]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[11]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[11]__0\(9),
      O => \rgb_out_nxt[11]_i_182_n_0\
    );
\rgb_out_nxt[11]_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[11]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[11]__0\(9),
      O => \rgb_out_nxt[11]_i_184_n_0\
    );
\rgb_out_nxt[11]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[11]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[11]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_186_n_0\
    );
\rgb_out_nxt[11]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[5]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[5]__0\(9),
      O => \rgb_out_nxt[11]_i_196_n_0\
    );
\rgb_out_nxt[11]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[5]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[5]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_198_n_0\
    );
\rgb_out_nxt[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_7_n_0\,
      I1 => \rgb_out_nxt[11]_i_8_n_0\,
      I2 => \rgb_out_nxt[11]_i_9_n_0\,
      O => \rgb_out_nxt[11]_i_2_n_0\
    );
\rgb_out_nxt[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt23_in,
      I1 => rgb_out_nxt44_in,
      I2 => rgb_out_nxt41_in,
      I3 => rgb_out_nxt32_in,
      O => rgb_out_nxt15_out
    );
\rgb_out_nxt[11]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[5]__0\(8),
      I2 => \reg_HcountMin_reg[5]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_200_n_0\
    );
\rgb_out_nxt[11]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[5]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[5]__0\(9),
      O => \rgb_out_nxt[11]_i_202_n_0\
    );
\rgb_out_nxt[11]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[5]__0\(8),
      I2 => \reg_VcountMin_reg[5]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_204_n_0\
    );
\rgb_out_nxt[11]_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[5]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[5]__0\(9),
      O => \rgb_out_nxt[11]_i_206_n_0\
    );
\rgb_out_nxt[11]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[5]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[5]__0\(9),
      O => \rgb_out_nxt[11]_i_208_n_0\
    );
\rgb_out_nxt[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt228_in,
      I1 => rgb_out_nxt429_in,
      I2 => rgb_out_nxt426_in,
      I3 => rgb_out_nxt327_in,
      O => rgb_out_nxt130_out
    );
\rgb_out_nxt[11]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[5]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[5]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_210_n_0\
    );
\rgb_out_nxt[11]_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[16]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[16]__0\(9),
      O => \rgb_out_nxt[11]_i_216_n_0\
    );
\rgb_out_nxt[11]_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[16]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[16]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_218_n_0\
    );
\rgb_out_nxt[11]_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[16]__0\(8),
      I2 => \reg_HcountMin_reg[16]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_220_n_0\
    );
\rgb_out_nxt[11]_i_222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[16]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[16]__0\(9),
      O => \rgb_out_nxt[11]_i_222_n_0\
    );
\rgb_out_nxt[11]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[16]__0\(8),
      I2 => \reg_VcountMin_reg[16]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_224_n_0\
    );
\rgb_out_nxt[11]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[16]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[16]__0\(9),
      O => \rgb_out_nxt[11]_i_226_n_0\
    );
\rgb_out_nxt[11]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[16]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[16]__0\(9),
      O => \rgb_out_nxt[11]_i_228_n_0\
    );
\rgb_out_nxt[11]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[16]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[16]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_230_n_0\
    );
\rgb_out_nxt[11]_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[17]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[17]__0\(7),
      O => \rgb_out_nxt[11]_i_231_n_0\
    );
\rgb_out_nxt[11]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[17]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[17]__0\(5),
      O => \rgb_out_nxt[11]_i_232_n_0\
    );
\rgb_out_nxt[11]_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[17]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[17]__0\(3),
      O => \rgb_out_nxt[11]_i_233_n_0\
    );
\rgb_out_nxt[11]_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[17]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[17]__0\(1),
      O => \rgb_out_nxt[11]_i_234_n_0\
    );
\rgb_out_nxt[11]_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[17]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[17]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_235_n_0\
    );
\rgb_out_nxt[11]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[17]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[17]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_236_n_0\
    );
\rgb_out_nxt[11]_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[17]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[17]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_237_n_0\
    );
\rgb_out_nxt[11]_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[17]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[17]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_238_n_0\
    );
\rgb_out_nxt[11]_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[17]__0\(6),
      I2 => \reg_HcountMin_reg[17]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_239_n_0\
    );
\rgb_out_nxt[11]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[17]__0\(4),
      I2 => \reg_HcountMin_reg[17]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_240_n_0\
    );
\rgb_out_nxt[11]_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[17]__0\(2),
      I2 => \reg_HcountMin_reg[17]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_241_n_0\
    );
\rgb_out_nxt[11]_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[17]__0\(0),
      I2 => \reg_HcountMin_reg[17]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_242_n_0\
    );
\rgb_out_nxt[11]_i_243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[17]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[17]__0\(7),
      O => \rgb_out_nxt[11]_i_243_n_0\
    );
\rgb_out_nxt[11]_i_244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[17]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[17]__0\(5),
      O => \rgb_out_nxt[11]_i_244_n_0\
    );
\rgb_out_nxt[11]_i_245\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[17]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[17]__0\(3),
      O => \rgb_out_nxt[11]_i_245_n_0\
    );
\rgb_out_nxt[11]_i_246\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[17]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[17]__0\(1),
      O => \rgb_out_nxt[11]_i_246_n_0\
    );
\rgb_out_nxt[11]_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[17]__0\(6),
      I2 => \reg_VcountMin_reg[17]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_247_n_0\
    );
\rgb_out_nxt[11]_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[17]__0\(4),
      I2 => \reg_VcountMin_reg[17]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_248_n_0\
    );
\rgb_out_nxt[11]_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[17]__0\(2),
      I2 => \reg_VcountMin_reg[17]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_249_n_0\
    );
\rgb_out_nxt[11]_i_250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[17]__0\(0),
      I2 => \reg_VcountMin_reg[17]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_250_n_0\
    );
\rgb_out_nxt[11]_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[17]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[17]__0\(7),
      O => \rgb_out_nxt[11]_i_251_n_0\
    );
\rgb_out_nxt[11]_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[17]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[17]__0\(5),
      O => \rgb_out_nxt[11]_i_252_n_0\
    );
\rgb_out_nxt[11]_i_253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[17]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[17]__0\(3),
      O => \rgb_out_nxt[11]_i_253_n_0\
    );
\rgb_out_nxt[11]_i_254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[17]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[17]__0\(1),
      O => \rgb_out_nxt[11]_i_254_n_0\
    );
\rgb_out_nxt[11]_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[17]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[17]__0\(7),
      O => \rgb_out_nxt[11]_i_255_n_0\
    );
\rgb_out_nxt[11]_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[17]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[17]__0\(5),
      O => \rgb_out_nxt[11]_i_256_n_0\
    );
\rgb_out_nxt[11]_i_257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[17]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[17]__0\(3),
      O => \rgb_out_nxt[11]_i_257_n_0\
    );
\rgb_out_nxt[11]_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[17]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[17]__0\(1),
      O => \rgb_out_nxt[11]_i_258_n_0\
    );
\rgb_out_nxt[11]_i_259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[17]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[17]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_259_n_0\
    );
\rgb_out_nxt[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt233_in,
      I1 => rgb_out_nxt434_in,
      I2 => rgb_out_nxt431_in,
      I3 => rgb_out_nxt332_in,
      O => rgb_out_nxt135_out
    );
\rgb_out_nxt[11]_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[17]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[17]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_260_n_0\
    );
\rgb_out_nxt[11]_i_261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[17]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[17]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_261_n_0\
    );
\rgb_out_nxt[11]_i_262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[17]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[17]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_262_n_0\
    );
\rgb_out_nxt[11]_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[15]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[15]__0\(9),
      O => \rgb_out_nxt[11]_i_264_n_0\
    );
\rgb_out_nxt[11]_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[15]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[15]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_266_n_0\
    );
\rgb_out_nxt[11]_i_268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[15]__0\(8),
      I2 => \reg_HcountMin_reg[15]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_268_n_0\
    );
\rgb_out_nxt[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt288_in,
      I1 => rgb_out_nxt489_in,
      I2 => rgb_out_nxt486_in,
      I3 => rgb_out_nxt387_in,
      O => \rgb_out_nxt[11]_i_27_n_0\
    );
\rgb_out_nxt[11]_i_270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[15]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[15]__0\(9),
      O => \rgb_out_nxt[11]_i_270_n_0\
    );
\rgb_out_nxt[11]_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[15]__0\(8),
      I2 => \reg_VcountMin_reg[15]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_272_n_0\
    );
\rgb_out_nxt[11]_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[15]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[15]__0\(9),
      O => \rgb_out_nxt[11]_i_274_n_0\
    );
\rgb_out_nxt[11]_i_276\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[15]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[15]__0\(9),
      O => \rgb_out_nxt[11]_i_276_n_0\
    );
\rgb_out_nxt[11]_i_278\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[15]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[15]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_278_n_0\
    );
\rgb_out_nxt[11]_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[19]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[19]__0\(7),
      O => \rgb_out_nxt[11]_i_279_n_0\
    );
\rgb_out_nxt[11]_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[19]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[19]__0\(5),
      O => \rgb_out_nxt[11]_i_280_n_0\
    );
\rgb_out_nxt[11]_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[19]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[19]__0\(3),
      O => \rgb_out_nxt[11]_i_281_n_0\
    );
\rgb_out_nxt[11]_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[19]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[19]__0\(1),
      O => \rgb_out_nxt[11]_i_282_n_0\
    );
\rgb_out_nxt[11]_i_283\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[19]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[19]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_283_n_0\
    );
\rgb_out_nxt[11]_i_284\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[19]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[19]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_284_n_0\
    );
\rgb_out_nxt[11]_i_285\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[19]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[19]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_285_n_0\
    );
\rgb_out_nxt[11]_i_286\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[19]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[19]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_286_n_0\
    );
\rgb_out_nxt[11]_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[19]__0\(6),
      I2 => \reg_HcountMin_reg[19]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_287_n_0\
    );
\rgb_out_nxt[11]_i_288\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[19]__0\(4),
      I2 => \reg_HcountMin_reg[19]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_288_n_0\
    );
\rgb_out_nxt[11]_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[19]__0\(2),
      I2 => \reg_HcountMin_reg[19]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_289_n_0\
    );
\rgb_out_nxt[11]_i_290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[19]__0\(0),
      I2 => \reg_HcountMin_reg[19]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_290_n_0\
    );
\rgb_out_nxt[11]_i_291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[19]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[19]__0\(7),
      O => \rgb_out_nxt[11]_i_291_n_0\
    );
\rgb_out_nxt[11]_i_292\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[19]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[19]__0\(5),
      O => \rgb_out_nxt[11]_i_292_n_0\
    );
\rgb_out_nxt[11]_i_293\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[19]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[19]__0\(3),
      O => \rgb_out_nxt[11]_i_293_n_0\
    );
\rgb_out_nxt[11]_i_294\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[19]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[19]__0\(1),
      O => \rgb_out_nxt[11]_i_294_n_0\
    );
\rgb_out_nxt[11]_i_295\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[19]__0\(6),
      I2 => \reg_VcountMin_reg[19]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_295_n_0\
    );
\rgb_out_nxt[11]_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[19]__0\(4),
      I2 => \reg_VcountMin_reg[19]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_296_n_0\
    );
\rgb_out_nxt[11]_i_297\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[19]__0\(2),
      I2 => \reg_VcountMin_reg[19]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_297_n_0\
    );
\rgb_out_nxt[11]_i_298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[19]__0\(0),
      I2 => \reg_VcountMin_reg[19]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_298_n_0\
    );
\rgb_out_nxt[11]_i_299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[19]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[19]__0\(7),
      O => \rgb_out_nxt[11]_i_299_n_0\
    );
\rgb_out_nxt[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => rgb_out_nxt115_out,
      I1 => rgb_out_nxt28_in,
      I2 => rgb_out_nxt49_in,
      I3 => rgb_out_nxt46_in,
      I4 => rgb_out_nxt37_in,
      I5 => rgb_out_nxt120_out,
      O => \rgb_out_nxt[11]_i_3_n_0\
    );
\rgb_out_nxt[11]_i_300\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[19]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[19]__0\(5),
      O => \rgb_out_nxt[11]_i_300_n_0\
    );
\rgb_out_nxt[11]_i_301\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[19]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[19]__0\(3),
      O => \rgb_out_nxt[11]_i_301_n_0\
    );
\rgb_out_nxt[11]_i_302\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[19]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[19]__0\(1),
      O => \rgb_out_nxt[11]_i_302_n_0\
    );
\rgb_out_nxt[11]_i_303\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[19]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[19]__0\(7),
      O => \rgb_out_nxt[11]_i_303_n_0\
    );
\rgb_out_nxt[11]_i_304\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[19]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[19]__0\(5),
      O => \rgb_out_nxt[11]_i_304_n_0\
    );
\rgb_out_nxt[11]_i_305\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[19]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[19]__0\(3),
      O => \rgb_out_nxt[11]_i_305_n_0\
    );
\rgb_out_nxt[11]_i_306\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[19]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[19]__0\(1),
      O => \rgb_out_nxt[11]_i_306_n_0\
    );
\rgb_out_nxt[11]_i_307\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[19]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[19]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_307_n_0\
    );
\rgb_out_nxt[11]_i_308\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[19]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[19]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_308_n_0\
    );
\rgb_out_nxt[11]_i_309\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[19]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[19]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_309_n_0\
    );
\rgb_out_nxt[11]_i_310\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[19]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[19]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_310_n_0\
    );
\rgb_out_nxt[11]_i_312\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[18]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[18]__0\(9),
      O => \rgb_out_nxt[11]_i_312_n_0\
    );
\rgb_out_nxt[11]_i_314\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[18]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[18]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_314_n_0\
    );
\rgb_out_nxt[11]_i_316\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[18]__0\(8),
      I2 => \reg_HcountMin_reg[18]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_316_n_0\
    );
\rgb_out_nxt[11]_i_318\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[18]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[18]__0\(9),
      O => \rgb_out_nxt[11]_i_318_n_0\
    );
\rgb_out_nxt[11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt293_in,
      I1 => rgb_out_nxt494_in,
      I2 => rgb_out_nxt491_in,
      I3 => rgb_out_nxt392_in,
      O => \rgb_out_nxt[11]_i_32_n_0\
    );
\rgb_out_nxt[11]_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[18]__0\(8),
      I2 => \reg_VcountMin_reg[18]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_320_n_0\
    );
\rgb_out_nxt[11]_i_322\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[18]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[18]__0\(9),
      O => \rgb_out_nxt[11]_i_322_n_0\
    );
\rgb_out_nxt[11]_i_324\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[18]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[18]__0\(9),
      O => \rgb_out_nxt[11]_i_324_n_0\
    );
\rgb_out_nxt[11]_i_326\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[18]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[18]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_326_n_0\
    );
\rgb_out_nxt[11]_i_328\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[13]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[13]__0\(9),
      O => \rgb_out_nxt[11]_i_328_n_0\
    );
\rgb_out_nxt[11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt258_in,
      I1 => rgb_out_nxt459_in,
      I2 => rgb_out_nxt456_in,
      I3 => rgb_out_nxt357_in,
      O => \rgb_out_nxt[11]_i_33_n_0\
    );
\rgb_out_nxt[11]_i_330\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[13]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[13]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_330_n_0\
    );
\rgb_out_nxt[11]_i_332\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[13]__0\(8),
      I2 => \reg_HcountMin_reg[13]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_332_n_0\
    );
\rgb_out_nxt[11]_i_334\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[13]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[13]__0\(9),
      O => \rgb_out_nxt[11]_i_334_n_0\
    );
\rgb_out_nxt[11]_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[13]__0\(8),
      I2 => \reg_VcountMin_reg[13]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_336_n_0\
    );
\rgb_out_nxt[11]_i_338\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[13]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[13]__0\(9),
      O => \rgb_out_nxt[11]_i_338_n_0\
    );
\rgb_out_nxt[11]_i_340\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[13]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[13]__0\(9),
      O => \rgb_out_nxt[11]_i_340_n_0\
    );
\rgb_out_nxt[11]_i_342\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[13]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[13]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_342_n_0\
    );
\rgb_out_nxt[11]_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[14]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[14]__0\(7),
      O => \rgb_out_nxt[11]_i_343_n_0\
    );
\rgb_out_nxt[11]_i_344\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[14]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[14]__0\(5),
      O => \rgb_out_nxt[11]_i_344_n_0\
    );
\rgb_out_nxt[11]_i_345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[14]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[14]__0\(3),
      O => \rgb_out_nxt[11]_i_345_n_0\
    );
\rgb_out_nxt[11]_i_346\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[14]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[14]__0\(1),
      O => \rgb_out_nxt[11]_i_346_n_0\
    );
\rgb_out_nxt[11]_i_347\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[14]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[14]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_347_n_0\
    );
\rgb_out_nxt[11]_i_348\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[14]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[14]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_348_n_0\
    );
\rgb_out_nxt[11]_i_349\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[14]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[14]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_349_n_0\
    );
\rgb_out_nxt[11]_i_350\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[14]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[14]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_350_n_0\
    );
\rgb_out_nxt[11]_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[14]__0\(6),
      I2 => \reg_HcountMin_reg[14]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_351_n_0\
    );
\rgb_out_nxt[11]_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[14]__0\(4),
      I2 => \reg_HcountMin_reg[14]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_352_n_0\
    );
\rgb_out_nxt[11]_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[14]__0\(2),
      I2 => \reg_HcountMin_reg[14]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_353_n_0\
    );
\rgb_out_nxt[11]_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[14]__0\(0),
      I2 => \reg_HcountMin_reg[14]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_354_n_0\
    );
\rgb_out_nxt[11]_i_355\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[14]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[14]__0\(7),
      O => \rgb_out_nxt[11]_i_355_n_0\
    );
\rgb_out_nxt[11]_i_356\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[14]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[14]__0\(5),
      O => \rgb_out_nxt[11]_i_356_n_0\
    );
\rgb_out_nxt[11]_i_357\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[14]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[14]__0\(3),
      O => \rgb_out_nxt[11]_i_357_n_0\
    );
\rgb_out_nxt[11]_i_358\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[14]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[14]__0\(1),
      O => \rgb_out_nxt[11]_i_358_n_0\
    );
\rgb_out_nxt[11]_i_359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[14]__0\(6),
      I2 => \reg_VcountMin_reg[14]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_359_n_0\
    );
\rgb_out_nxt[11]_i_360\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[14]__0\(4),
      I2 => \reg_VcountMin_reg[14]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_360_n_0\
    );
\rgb_out_nxt[11]_i_361\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[14]__0\(2),
      I2 => \reg_VcountMin_reg[14]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_361_n_0\
    );
\rgb_out_nxt[11]_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[14]__0\(0),
      I2 => \reg_VcountMin_reg[14]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_362_n_0\
    );
\rgb_out_nxt[11]_i_363\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[14]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[14]__0\(7),
      O => \rgb_out_nxt[11]_i_363_n_0\
    );
\rgb_out_nxt[11]_i_364\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[14]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[14]__0\(5),
      O => \rgb_out_nxt[11]_i_364_n_0\
    );
\rgb_out_nxt[11]_i_365\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[14]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[14]__0\(3),
      O => \rgb_out_nxt[11]_i_365_n_0\
    );
\rgb_out_nxt[11]_i_366\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[14]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[14]__0\(1),
      O => \rgb_out_nxt[11]_i_366_n_0\
    );
\rgb_out_nxt[11]_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[14]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[14]__0\(7),
      O => \rgb_out_nxt[11]_i_367_n_0\
    );
\rgb_out_nxt[11]_i_368\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[14]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[14]__0\(5),
      O => \rgb_out_nxt[11]_i_368_n_0\
    );
\rgb_out_nxt[11]_i_369\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[14]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[14]__0\(3),
      O => \rgb_out_nxt[11]_i_369_n_0\
    );
\rgb_out_nxt[11]_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[14]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[14]__0\(1),
      O => \rgb_out_nxt[11]_i_370_n_0\
    );
\rgb_out_nxt[11]_i_371\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[14]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[14]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_371_n_0\
    );
\rgb_out_nxt[11]_i_372\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[14]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[14]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_372_n_0\
    );
\rgb_out_nxt[11]_i_373\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[14]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[14]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_373_n_0\
    );
\rgb_out_nxt[11]_i_374\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[14]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[14]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_374_n_0\
    );
\rgb_out_nxt[11]_i_376\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[12]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[12]__0\(9),
      O => \rgb_out_nxt[11]_i_376_n_0\
    );
\rgb_out_nxt[11]_i_378\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[12]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[12]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_378_n_0\
    );
\rgb_out_nxt[11]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt263_in,
      I1 => rgb_out_nxt464_in,
      I2 => rgb_out_nxt461_in,
      I3 => rgb_out_nxt362_in,
      O => \rgb_out_nxt[11]_i_38_n_0\
    );
\rgb_out_nxt[11]_i_380\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[12]__0\(8),
      I2 => \reg_HcountMin_reg[12]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_380_n_0\
    );
\rgb_out_nxt[11]_i_382\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[12]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[12]__0\(9),
      O => \rgb_out_nxt[11]_i_382_n_0\
    );
\rgb_out_nxt[11]_i_384\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[12]__0\(8),
      I2 => \reg_VcountMin_reg[12]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_384_n_0\
    );
\rgb_out_nxt[11]_i_386\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[12]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[12]__0\(9),
      O => \rgb_out_nxt[11]_i_386_n_0\
    );
\rgb_out_nxt[11]_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[12]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[12]__0\(9),
      O => \rgb_out_nxt[11]_i_388_n_0\
    );
\rgb_out_nxt[11]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt243_in,
      I1 => rgb_out_nxt444_in,
      I2 => rgb_out_nxt441_in,
      I3 => rgb_out_nxt342_in,
      O => rgb_out_nxt145_out
    );
\rgb_out_nxt[11]_i_390\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[12]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[12]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_390_n_0\
    );
\rgb_out_nxt[11]_i_392\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[1]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[1]__0\(9),
      O => \rgb_out_nxt[11]_i_392_n_0\
    );
\rgb_out_nxt[11]_i_394\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[1]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[1]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_394_n_0\
    );
\rgb_out_nxt[11]_i_396\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[1]__0\(8),
      I2 => \reg_HcountMin_reg[1]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_396_n_0\
    );
\rgb_out_nxt[11]_i_398\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[1]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[1]__0\(9),
      O => \rgb_out_nxt[11]_i_398_n_0\
    );
\rgb_out_nxt[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => rgb_out_nxt2,
      I1 => rgb_out_nxt40_in,
      I2 => rgb_out_nxt4,
      I3 => rgb_out_nxt3,
      I4 => rgb_in(11),
      I5 => rgb_out_nxt15_out,
      O => \rgb_out_nxt[11]_i_4_n_0\
    );
\rgb_out_nxt[11]_i_400\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[1]__0\(8),
      I2 => \reg_VcountMin_reg[1]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_400_n_0\
    );
\rgb_out_nxt[11]_i_402\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[1]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[1]__0\(9),
      O => \rgb_out_nxt[11]_i_402_n_0\
    );
\rgb_out_nxt[11]_i_404\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[1]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[1]__0\(9),
      O => \rgb_out_nxt[11]_i_404_n_0\
    );
\rgb_out_nxt[11]_i_406\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[1]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[1]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_406_n_0\
    );
\rgb_out_nxt[11]_i_407\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[2]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[2]__0\(7),
      O => \rgb_out_nxt[11]_i_407_n_0\
    );
\rgb_out_nxt[11]_i_408\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[2]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[2]__0\(5),
      O => \rgb_out_nxt[11]_i_408_n_0\
    );
\rgb_out_nxt[11]_i_409\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[2]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[2]__0\(3),
      O => \rgb_out_nxt[11]_i_409_n_0\
    );
\rgb_out_nxt[11]_i_410\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[2]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[2]__0\(1),
      O => \rgb_out_nxt[11]_i_410_n_0\
    );
\rgb_out_nxt[11]_i_411\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[2]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[2]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_411_n_0\
    );
\rgb_out_nxt[11]_i_412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[2]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[2]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_412_n_0\
    );
\rgb_out_nxt[11]_i_413\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[2]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[2]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_413_n_0\
    );
\rgb_out_nxt[11]_i_414\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[2]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[2]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_414_n_0\
    );
\rgb_out_nxt[11]_i_415\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[2]__0\(6),
      I2 => \reg_HcountMin_reg[2]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_415_n_0\
    );
\rgb_out_nxt[11]_i_416\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[2]__0\(4),
      I2 => \reg_HcountMin_reg[2]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_416_n_0\
    );
\rgb_out_nxt[11]_i_417\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[2]__0\(2),
      I2 => \reg_HcountMin_reg[2]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_417_n_0\
    );
\rgb_out_nxt[11]_i_418\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[2]__0\(0),
      I2 => \reg_HcountMin_reg[2]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_418_n_0\
    );
\rgb_out_nxt[11]_i_419\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[2]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[2]__0\(7),
      O => \rgb_out_nxt[11]_i_419_n_0\
    );
\rgb_out_nxt[11]_i_420\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[2]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[2]__0\(5),
      O => \rgb_out_nxt[11]_i_420_n_0\
    );
\rgb_out_nxt[11]_i_421\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[2]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[2]__0\(3),
      O => \rgb_out_nxt[11]_i_421_n_0\
    );
\rgb_out_nxt[11]_i_422\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[2]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[2]__0\(1),
      O => \rgb_out_nxt[11]_i_422_n_0\
    );
\rgb_out_nxt[11]_i_423\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[2]__0\(6),
      I2 => \reg_VcountMin_reg[2]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_423_n_0\
    );
\rgb_out_nxt[11]_i_424\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[2]__0\(4),
      I2 => \reg_VcountMin_reg[2]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_424_n_0\
    );
\rgb_out_nxt[11]_i_425\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[2]__0\(2),
      I2 => \reg_VcountMin_reg[2]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_425_n_0\
    );
\rgb_out_nxt[11]_i_426\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[2]__0\(0),
      I2 => \reg_VcountMin_reg[2]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_426_n_0\
    );
\rgb_out_nxt[11]_i_427\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[2]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[2]__0\(7),
      O => \rgb_out_nxt[11]_i_427_n_0\
    );
\rgb_out_nxt[11]_i_428\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[2]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[2]__0\(5),
      O => \rgb_out_nxt[11]_i_428_n_0\
    );
\rgb_out_nxt[11]_i_429\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[2]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[2]__0\(3),
      O => \rgb_out_nxt[11]_i_429_n_0\
    );
\rgb_out_nxt[11]_i_430\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[2]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[2]__0\(1),
      O => \rgb_out_nxt[11]_i_430_n_0\
    );
\rgb_out_nxt[11]_i_431\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[2]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[2]__0\(7),
      O => \rgb_out_nxt[11]_i_431_n_0\
    );
\rgb_out_nxt[11]_i_432\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[2]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[2]__0\(5),
      O => \rgb_out_nxt[11]_i_432_n_0\
    );
\rgb_out_nxt[11]_i_433\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[2]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[2]__0\(3),
      O => \rgb_out_nxt[11]_i_433_n_0\
    );
\rgb_out_nxt[11]_i_434\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[2]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[2]__0\(1),
      O => \rgb_out_nxt[11]_i_434_n_0\
    );
\rgb_out_nxt[11]_i_435\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[2]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[2]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_435_n_0\
    );
\rgb_out_nxt[11]_i_436\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[2]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[2]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_436_n_0\
    );
\rgb_out_nxt[11]_i_437\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[2]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[2]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_437_n_0\
    );
\rgb_out_nxt[11]_i_438\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[2]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[2]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_438_n_0\
    );
\rgb_out_nxt[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt248_in,
      I1 => rgb_out_nxt449_in,
      I2 => rgb_out_nxt446_in,
      I3 => rgb_out_nxt347_in,
      O => \rgb_out_nxt[11]_i_44_n_0\
    );
\rgb_out_nxt[11]_i_440\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[0]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[0]__0\(9),
      O => \rgb_out_nxt[11]_i_440_n_0\
    );
\rgb_out_nxt[11]_i_442\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[0]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[0]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_442_n_0\
    );
\rgb_out_nxt[11]_i_444\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[0]__0\(8),
      I2 => \reg_HcountMin_reg[0]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_444_n_0\
    );
\rgb_out_nxt[11]_i_446\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[0]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[0]__0\(9),
      O => \rgb_out_nxt[11]_i_446_n_0\
    );
\rgb_out_nxt[11]_i_448\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[0]__0\(8),
      I2 => \reg_VcountMin_reg[0]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_448_n_0\
    );
\rgb_out_nxt[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt273_in,
      I1 => rgb_out_nxt474_in,
      I2 => rgb_out_nxt471_in,
      I3 => rgb_out_nxt372_in,
      O => \rgb_out_nxt[11]_i_45_n_0\
    );
\rgb_out_nxt[11]_i_450\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[0]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[0]__0\(9),
      O => \rgb_out_nxt[11]_i_450_n_0\
    );
\rgb_out_nxt[11]_i_452\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[0]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[0]__0\(9),
      O => \rgb_out_nxt[11]_i_452_n_0\
    );
\rgb_out_nxt[11]_i_454\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[0]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[0]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_454_n_0\
    );
\rgb_out_nxt[11]_i_456\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[7]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[7]__0\(9),
      O => \rgb_out_nxt[11]_i_456_n_0\
    );
\rgb_out_nxt[11]_i_458\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[7]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[7]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_458_n_0\
    );
\rgb_out_nxt[11]_i_460\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[7]__0\(8),
      I2 => \reg_HcountMin_reg[7]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_460_n_0\
    );
\rgb_out_nxt[11]_i_462\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[7]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[7]__0\(9),
      O => \rgb_out_nxt[11]_i_462_n_0\
    );
\rgb_out_nxt[11]_i_464\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[7]__0\(8),
      I2 => \reg_VcountMin_reg[7]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_464_n_0\
    );
\rgb_out_nxt[11]_i_466\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[7]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[7]__0\(9),
      O => \rgb_out_nxt[11]_i_466_n_0\
    );
\rgb_out_nxt[11]_i_468\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[7]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[7]__0\(9),
      O => \rgb_out_nxt[11]_i_468_n_0\
    );
\rgb_out_nxt[11]_i_470\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[7]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[7]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_470_n_0\
    );
\rgb_out_nxt[11]_i_471\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[8]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[8]__0\(7),
      O => \rgb_out_nxt[11]_i_471_n_0\
    );
\rgb_out_nxt[11]_i_472\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[8]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[8]__0\(5),
      O => \rgb_out_nxt[11]_i_472_n_0\
    );
\rgb_out_nxt[11]_i_473\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[8]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[8]__0\(3),
      O => \rgb_out_nxt[11]_i_473_n_0\
    );
\rgb_out_nxt[11]_i_474\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[8]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[8]__0\(1),
      O => \rgb_out_nxt[11]_i_474_n_0\
    );
\rgb_out_nxt[11]_i_475\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[8]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[8]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_475_n_0\
    );
\rgb_out_nxt[11]_i_476\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[8]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[8]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_476_n_0\
    );
\rgb_out_nxt[11]_i_477\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[8]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[8]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_477_n_0\
    );
\rgb_out_nxt[11]_i_478\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[8]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[8]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_478_n_0\
    );
\rgb_out_nxt[11]_i_479\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[8]__0\(6),
      I2 => \reg_HcountMin_reg[8]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_479_n_0\
    );
\rgb_out_nxt[11]_i_480\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[8]__0\(4),
      I2 => \reg_HcountMin_reg[8]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_480_n_0\
    );
\rgb_out_nxt[11]_i_481\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[8]__0\(2),
      I2 => \reg_HcountMin_reg[8]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_481_n_0\
    );
\rgb_out_nxt[11]_i_482\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[8]__0\(0),
      I2 => \reg_HcountMin_reg[8]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_482_n_0\
    );
\rgb_out_nxt[11]_i_483\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[8]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[8]__0\(7),
      O => \rgb_out_nxt[11]_i_483_n_0\
    );
\rgb_out_nxt[11]_i_484\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[8]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[8]__0\(5),
      O => \rgb_out_nxt[11]_i_484_n_0\
    );
\rgb_out_nxt[11]_i_485\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[8]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[8]__0\(3),
      O => \rgb_out_nxt[11]_i_485_n_0\
    );
\rgb_out_nxt[11]_i_486\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[8]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[8]__0\(1),
      O => \rgb_out_nxt[11]_i_486_n_0\
    );
\rgb_out_nxt[11]_i_487\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[8]__0\(6),
      I2 => \reg_VcountMin_reg[8]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_487_n_0\
    );
\rgb_out_nxt[11]_i_488\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[8]__0\(4),
      I2 => \reg_VcountMin_reg[8]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_488_n_0\
    );
\rgb_out_nxt[11]_i_489\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[8]__0\(2),
      I2 => \reg_VcountMin_reg[8]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_489_n_0\
    );
\rgb_out_nxt[11]_i_490\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[8]__0\(0),
      I2 => \reg_VcountMin_reg[8]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_490_n_0\
    );
\rgb_out_nxt[11]_i_491\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[8]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[8]__0\(7),
      O => \rgb_out_nxt[11]_i_491_n_0\
    );
\rgb_out_nxt[11]_i_492\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[8]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[8]__0\(5),
      O => \rgb_out_nxt[11]_i_492_n_0\
    );
\rgb_out_nxt[11]_i_493\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[8]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[8]__0\(3),
      O => \rgb_out_nxt[11]_i_493_n_0\
    );
\rgb_out_nxt[11]_i_494\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[8]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[8]__0\(1),
      O => \rgb_out_nxt[11]_i_494_n_0\
    );
\rgb_out_nxt[11]_i_495\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[8]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[8]__0\(7),
      O => \rgb_out_nxt[11]_i_495_n_0\
    );
\rgb_out_nxt[11]_i_496\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[8]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[8]__0\(5),
      O => \rgb_out_nxt[11]_i_496_n_0\
    );
\rgb_out_nxt[11]_i_497\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[8]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[8]__0\(3),
      O => \rgb_out_nxt[11]_i_497_n_0\
    );
\rgb_out_nxt[11]_i_498\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[8]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[8]__0\(1),
      O => \rgb_out_nxt[11]_i_498_n_0\
    );
\rgb_out_nxt[11]_i_499\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[8]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[8]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_499_n_0\
    );
\rgb_out_nxt[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => rgb_out_nxt130_out,
      I1 => rgb_out_nxt223_in,
      I2 => rgb_out_nxt424_in,
      I3 => rgb_out_nxt421_in,
      I4 => rgb_out_nxt322_in,
      I5 => rgb_out_nxt135_out,
      O => \rgb_out_nxt[11]_i_5_n_0\
    );
\rgb_out_nxt[11]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt278_in,
      I1 => rgb_out_nxt479_in,
      I2 => rgb_out_nxt476_in,
      I3 => rgb_out_nxt377_in,
      O => \rgb_out_nxt[11]_i_50_n_0\
    );
\rgb_out_nxt[11]_i_500\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[8]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[8]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_500_n_0\
    );
\rgb_out_nxt[11]_i_501\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[8]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[8]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_501_n_0\
    );
\rgb_out_nxt[11]_i_502\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[8]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[8]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_502_n_0\
    );
\rgb_out_nxt[11]_i_504\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[6]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[6]__0\(9),
      O => \rgb_out_nxt[11]_i_504_n_0\
    );
\rgb_out_nxt[11]_i_506\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[6]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[6]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_506_n_0\
    );
\rgb_out_nxt[11]_i_508\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[6]__0\(8),
      I2 => \reg_HcountMin_reg[6]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_508_n_0\
    );
\rgb_out_nxt[11]_i_510\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[6]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[6]__0\(9),
      O => \rgb_out_nxt[11]_i_510_n_0\
    );
\rgb_out_nxt[11]_i_512\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[6]__0\(8),
      I2 => \reg_VcountMin_reg[6]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_512_n_0\
    );
\rgb_out_nxt[11]_i_514\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[6]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[6]__0\(9),
      O => \rgb_out_nxt[11]_i_514_n_0\
    );
\rgb_out_nxt[11]_i_516\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[6]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[6]__0\(9),
      O => \rgb_out_nxt[11]_i_516_n_0\
    );
\rgb_out_nxt[11]_i_518\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[6]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[6]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_518_n_0\
    );
\rgb_out_nxt[11]_i_520\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[10]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[10]__0\(9),
      O => \rgb_out_nxt[11]_i_520_n_0\
    );
\rgb_out_nxt[11]_i_522\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[10]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[10]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_522_n_0\
    );
\rgb_out_nxt[11]_i_524\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[10]__0\(8),
      I2 => \reg_HcountMin_reg[10]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_524_n_0\
    );
\rgb_out_nxt[11]_i_526\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[10]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[10]__0\(9),
      O => \rgb_out_nxt[11]_i_526_n_0\
    );
\rgb_out_nxt[11]_i_528\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[10]__0\(8),
      I2 => \reg_VcountMin_reg[10]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_528_n_0\
    );
\rgb_out_nxt[11]_i_530\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[10]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[10]__0\(9),
      O => \rgb_out_nxt[11]_i_530_n_0\
    );
\rgb_out_nxt[11]_i_532\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[10]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[10]__0\(9),
      O => \rgb_out_nxt[11]_i_532_n_0\
    );
\rgb_out_nxt[11]_i_534\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[10]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[10]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_534_n_0\
    );
\rgb_out_nxt[11]_i_535\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[11]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[11]__0\(7),
      O => \rgb_out_nxt[11]_i_535_n_0\
    );
\rgb_out_nxt[11]_i_536\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[11]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[11]__0\(5),
      O => \rgb_out_nxt[11]_i_536_n_0\
    );
\rgb_out_nxt[11]_i_537\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[11]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[11]__0\(3),
      O => \rgb_out_nxt[11]_i_537_n_0\
    );
\rgb_out_nxt[11]_i_538\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[11]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[11]__0\(1),
      O => \rgb_out_nxt[11]_i_538_n_0\
    );
\rgb_out_nxt[11]_i_539\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[11]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[11]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_539_n_0\
    );
\rgb_out_nxt[11]_i_540\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[11]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[11]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_540_n_0\
    );
\rgb_out_nxt[11]_i_541\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[11]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[11]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_541_n_0\
    );
\rgb_out_nxt[11]_i_542\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[11]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[11]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_542_n_0\
    );
\rgb_out_nxt[11]_i_543\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[11]__0\(6),
      I2 => \reg_HcountMin_reg[11]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_543_n_0\
    );
\rgb_out_nxt[11]_i_544\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[11]__0\(4),
      I2 => \reg_HcountMin_reg[11]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_544_n_0\
    );
\rgb_out_nxt[11]_i_545\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[11]__0\(2),
      I2 => \reg_HcountMin_reg[11]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_545_n_0\
    );
\rgb_out_nxt[11]_i_546\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[11]__0\(0),
      I2 => \reg_HcountMin_reg[11]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_546_n_0\
    );
\rgb_out_nxt[11]_i_547\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[11]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[11]__0\(7),
      O => \rgb_out_nxt[11]_i_547_n_0\
    );
\rgb_out_nxt[11]_i_548\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[11]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[11]__0\(5),
      O => \rgb_out_nxt[11]_i_548_n_0\
    );
\rgb_out_nxt[11]_i_549\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[11]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[11]__0\(3),
      O => \rgb_out_nxt[11]_i_549_n_0\
    );
\rgb_out_nxt[11]_i_550\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[11]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[11]__0\(1),
      O => \rgb_out_nxt[11]_i_550_n_0\
    );
\rgb_out_nxt[11]_i_551\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[11]__0\(6),
      I2 => \reg_VcountMin_reg[11]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_551_n_0\
    );
\rgb_out_nxt[11]_i_552\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[11]__0\(4),
      I2 => \reg_VcountMin_reg[11]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_552_n_0\
    );
\rgb_out_nxt[11]_i_553\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[11]__0\(2),
      I2 => \reg_VcountMin_reg[11]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_553_n_0\
    );
\rgb_out_nxt[11]_i_554\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[11]__0\(0),
      I2 => \reg_VcountMin_reg[11]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_554_n_0\
    );
\rgb_out_nxt[11]_i_555\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[11]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[11]__0\(7),
      O => \rgb_out_nxt[11]_i_555_n_0\
    );
\rgb_out_nxt[11]_i_556\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[11]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[11]__0\(5),
      O => \rgb_out_nxt[11]_i_556_n_0\
    );
\rgb_out_nxt[11]_i_557\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[11]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[11]__0\(3),
      O => \rgb_out_nxt[11]_i_557_n_0\
    );
\rgb_out_nxt[11]_i_558\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[11]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[11]__0\(1),
      O => \rgb_out_nxt[11]_i_558_n_0\
    );
\rgb_out_nxt[11]_i_559\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[11]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[11]__0\(7),
      O => \rgb_out_nxt[11]_i_559_n_0\
    );
\rgb_out_nxt[11]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[17]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[17]__0\(9),
      O => \rgb_out_nxt[11]_i_56_n_0\
    );
\rgb_out_nxt[11]_i_560\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[11]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[11]__0\(5),
      O => \rgb_out_nxt[11]_i_560_n_0\
    );
\rgb_out_nxt[11]_i_561\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[11]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[11]__0\(3),
      O => \rgb_out_nxt[11]_i_561_n_0\
    );
\rgb_out_nxt[11]_i_562\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[11]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[11]__0\(1),
      O => \rgb_out_nxt[11]_i_562_n_0\
    );
\rgb_out_nxt[11]_i_563\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[11]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[11]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_563_n_0\
    );
\rgb_out_nxt[11]_i_564\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[11]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[11]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_564_n_0\
    );
\rgb_out_nxt[11]_i_565\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[11]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[11]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_565_n_0\
    );
\rgb_out_nxt[11]_i_566\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[11]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[11]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_566_n_0\
    );
\rgb_out_nxt[11]_i_568\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[9]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[9]__0\(9),
      O => \rgb_out_nxt[11]_i_568_n_0\
    );
\rgb_out_nxt[11]_i_570\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[9]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[9]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_570_n_0\
    );
\rgb_out_nxt[11]_i_572\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[9]__0\(8),
      I2 => \reg_HcountMin_reg[9]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_572_n_0\
    );
\rgb_out_nxt[11]_i_574\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[9]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[9]__0\(9),
      O => \rgb_out_nxt[11]_i_574_n_0\
    );
\rgb_out_nxt[11]_i_576\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[9]__0\(8),
      I2 => \reg_VcountMin_reg[9]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_576_n_0\
    );
\rgb_out_nxt[11]_i_578\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[9]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[9]__0\(9),
      O => \rgb_out_nxt[11]_i_578_n_0\
    );
\rgb_out_nxt[11]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[17]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[17]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_58_n_0\
    );
\rgb_out_nxt[11]_i_580\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[9]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[9]__0\(9),
      O => \rgb_out_nxt[11]_i_580_n_0\
    );
\rgb_out_nxt[11]_i_582\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[9]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[9]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_582_n_0\
    );
\rgb_out_nxt[11]_i_584\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[4]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[4]__0\(9),
      O => \rgb_out_nxt[11]_i_584_n_0\
    );
\rgb_out_nxt[11]_i_586\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[4]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[4]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_586_n_0\
    );
\rgb_out_nxt[11]_i_588\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[4]__0\(8),
      I2 => \reg_HcountMin_reg[4]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_588_n_0\
    );
\rgb_out_nxt[11]_i_590\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[4]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[4]__0\(9),
      O => \rgb_out_nxt[11]_i_590_n_0\
    );
\rgb_out_nxt[11]_i_592\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[4]__0\(8),
      I2 => \reg_VcountMin_reg[4]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_592_n_0\
    );
\rgb_out_nxt[11]_i_594\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[4]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[4]__0\(9),
      O => \rgb_out_nxt[11]_i_594_n_0\
    );
\rgb_out_nxt[11]_i_596\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[4]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[4]__0\(9),
      O => \rgb_out_nxt[11]_i_596_n_0\
    );
\rgb_out_nxt[11]_i_598\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[4]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[4]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_598_n_0\
    );
\rgb_out_nxt[11]_i_599\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[5]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[5]__0\(7),
      O => \rgb_out_nxt[11]_i_599_n_0\
    );
\rgb_out_nxt[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_27_n_0\,
      I1 => rgb_out_nxt283_in,
      I2 => rgb_out_nxt484_in,
      I3 => rgb_out_nxt481_in,
      I4 => rgb_out_nxt382_in,
      I5 => \rgb_out_nxt[11]_i_32_n_0\,
      O => \rgb_out_nxt[11]_i_6_n_0\
    );
\rgb_out_nxt[11]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[17]__0\(8),
      I2 => \reg_HcountMin_reg[17]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_60_n_0\
    );
\rgb_out_nxt[11]_i_600\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[5]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[5]__0\(5),
      O => \rgb_out_nxt[11]_i_600_n_0\
    );
\rgb_out_nxt[11]_i_601\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[5]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[5]__0\(3),
      O => \rgb_out_nxt[11]_i_601_n_0\
    );
\rgb_out_nxt[11]_i_602\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[5]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[5]__0\(1),
      O => \rgb_out_nxt[11]_i_602_n_0\
    );
\rgb_out_nxt[11]_i_603\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[5]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[5]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_603_n_0\
    );
\rgb_out_nxt[11]_i_604\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[5]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[5]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_604_n_0\
    );
\rgb_out_nxt[11]_i_605\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[5]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[5]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_605_n_0\
    );
\rgb_out_nxt[11]_i_606\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[5]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[5]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_606_n_0\
    );
\rgb_out_nxt[11]_i_607\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[5]__0\(6),
      I2 => \reg_HcountMin_reg[5]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_607_n_0\
    );
\rgb_out_nxt[11]_i_608\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[5]__0\(4),
      I2 => \reg_HcountMin_reg[5]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_608_n_0\
    );
\rgb_out_nxt[11]_i_609\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[5]__0\(2),
      I2 => \reg_HcountMin_reg[5]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_609_n_0\
    );
\rgb_out_nxt[11]_i_610\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[5]__0\(0),
      I2 => \reg_HcountMin_reg[5]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_610_n_0\
    );
\rgb_out_nxt[11]_i_611\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[5]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[5]__0\(7),
      O => \rgb_out_nxt[11]_i_611_n_0\
    );
\rgb_out_nxt[11]_i_612\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[5]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[5]__0\(5),
      O => \rgb_out_nxt[11]_i_612_n_0\
    );
\rgb_out_nxt[11]_i_613\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[5]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[5]__0\(3),
      O => \rgb_out_nxt[11]_i_613_n_0\
    );
\rgb_out_nxt[11]_i_614\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[5]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[5]__0\(1),
      O => \rgb_out_nxt[11]_i_614_n_0\
    );
\rgb_out_nxt[11]_i_615\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[5]__0\(6),
      I2 => \reg_VcountMin_reg[5]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_615_n_0\
    );
\rgb_out_nxt[11]_i_616\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[5]__0\(4),
      I2 => \reg_VcountMin_reg[5]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_616_n_0\
    );
\rgb_out_nxt[11]_i_617\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[5]__0\(2),
      I2 => \reg_VcountMin_reg[5]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_617_n_0\
    );
\rgb_out_nxt[11]_i_618\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[5]__0\(0),
      I2 => \reg_VcountMin_reg[5]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_618_n_0\
    );
\rgb_out_nxt[11]_i_619\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[5]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[5]__0\(7),
      O => \rgb_out_nxt[11]_i_619_n_0\
    );
\rgb_out_nxt[11]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[17]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[17]__0\(9),
      O => \rgb_out_nxt[11]_i_62_n_0\
    );
\rgb_out_nxt[11]_i_620\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[5]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[5]__0\(5),
      O => \rgb_out_nxt[11]_i_620_n_0\
    );
\rgb_out_nxt[11]_i_621\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[5]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[5]__0\(3),
      O => \rgb_out_nxt[11]_i_621_n_0\
    );
\rgb_out_nxt[11]_i_622\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[5]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[5]__0\(1),
      O => \rgb_out_nxt[11]_i_622_n_0\
    );
\rgb_out_nxt[11]_i_623\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[5]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[5]__0\(7),
      O => \rgb_out_nxt[11]_i_623_n_0\
    );
\rgb_out_nxt[11]_i_624\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[5]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[5]__0\(5),
      O => \rgb_out_nxt[11]_i_624_n_0\
    );
\rgb_out_nxt[11]_i_625\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[5]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[5]__0\(3),
      O => \rgb_out_nxt[11]_i_625_n_0\
    );
\rgb_out_nxt[11]_i_626\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[5]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[5]__0\(1),
      O => \rgb_out_nxt[11]_i_626_n_0\
    );
\rgb_out_nxt[11]_i_627\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[5]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[5]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_627_n_0\
    );
\rgb_out_nxt[11]_i_628\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[5]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[5]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_628_n_0\
    );
\rgb_out_nxt[11]_i_629\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[5]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[5]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_629_n_0\
    );
\rgb_out_nxt[11]_i_630\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[5]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[5]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_630_n_0\
    );
\rgb_out_nxt[11]_i_632\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[3]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[3]__0\(9),
      O => \rgb_out_nxt[11]_i_632_n_0\
    );
\rgb_out_nxt[11]_i_634\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[3]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[3]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_634_n_0\
    );
\rgb_out_nxt[11]_i_636\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[3]__0\(8),
      I2 => \reg_HcountMin_reg[3]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_636_n_0\
    );
\rgb_out_nxt[11]_i_638\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[3]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[3]__0\(9),
      O => \rgb_out_nxt[11]_i_638_n_0\
    );
\rgb_out_nxt[11]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[17]__0\(8),
      I2 => \reg_VcountMin_reg[17]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_64_n_0\
    );
\rgb_out_nxt[11]_i_640\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[3]__0\(8),
      I2 => \reg_VcountMin_reg[3]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_640_n_0\
    );
\rgb_out_nxt[11]_i_642\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[3]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[3]__0\(9),
      O => \rgb_out_nxt[11]_i_642_n_0\
    );
\rgb_out_nxt[11]_i_644\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[3]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[3]__0\(9),
      O => \rgb_out_nxt[11]_i_644_n_0\
    );
\rgb_out_nxt[11]_i_646\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[3]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[3]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_646_n_0\
    );
\rgb_out_nxt[11]_i_647\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[16]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[16]__0\(7),
      O => \rgb_out_nxt[11]_i_647_n_0\
    );
\rgb_out_nxt[11]_i_648\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[16]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[16]__0\(5),
      O => \rgb_out_nxt[11]_i_648_n_0\
    );
\rgb_out_nxt[11]_i_649\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[16]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[16]__0\(3),
      O => \rgb_out_nxt[11]_i_649_n_0\
    );
\rgb_out_nxt[11]_i_650\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[16]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[16]__0\(1),
      O => \rgb_out_nxt[11]_i_650_n_0\
    );
\rgb_out_nxt[11]_i_651\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[16]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[16]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_651_n_0\
    );
\rgb_out_nxt[11]_i_652\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[16]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[16]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_652_n_0\
    );
\rgb_out_nxt[11]_i_653\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[16]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[16]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_653_n_0\
    );
\rgb_out_nxt[11]_i_654\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[16]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[16]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_654_n_0\
    );
\rgb_out_nxt[11]_i_655\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[16]__0\(6),
      I2 => \reg_HcountMin_reg[16]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_655_n_0\
    );
\rgb_out_nxt[11]_i_656\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[16]__0\(4),
      I2 => \reg_HcountMin_reg[16]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_656_n_0\
    );
\rgb_out_nxt[11]_i_657\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[16]__0\(2),
      I2 => \reg_HcountMin_reg[16]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_657_n_0\
    );
\rgb_out_nxt[11]_i_658\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[16]__0\(0),
      I2 => \reg_HcountMin_reg[16]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_658_n_0\
    );
\rgb_out_nxt[11]_i_659\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[16]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[16]__0\(7),
      O => \rgb_out_nxt[11]_i_659_n_0\
    );
\rgb_out_nxt[11]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[17]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[17]__0\(9),
      O => \rgb_out_nxt[11]_i_66_n_0\
    );
\rgb_out_nxt[11]_i_660\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[16]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[16]__0\(5),
      O => \rgb_out_nxt[11]_i_660_n_0\
    );
\rgb_out_nxt[11]_i_661\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[16]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[16]__0\(3),
      O => \rgb_out_nxt[11]_i_661_n_0\
    );
\rgb_out_nxt[11]_i_662\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[16]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[16]__0\(1),
      O => \rgb_out_nxt[11]_i_662_n_0\
    );
\rgb_out_nxt[11]_i_663\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[16]__0\(6),
      I2 => \reg_VcountMin_reg[16]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_663_n_0\
    );
\rgb_out_nxt[11]_i_664\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[16]__0\(4),
      I2 => \reg_VcountMin_reg[16]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_664_n_0\
    );
\rgb_out_nxt[11]_i_665\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[16]__0\(2),
      I2 => \reg_VcountMin_reg[16]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_665_n_0\
    );
\rgb_out_nxt[11]_i_666\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[16]__0\(0),
      I2 => \reg_VcountMin_reg[16]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_666_n_0\
    );
\rgb_out_nxt[11]_i_667\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[16]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[16]__0\(7),
      O => \rgb_out_nxt[11]_i_667_n_0\
    );
\rgb_out_nxt[11]_i_668\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[16]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[16]__0\(5),
      O => \rgb_out_nxt[11]_i_668_n_0\
    );
\rgb_out_nxt[11]_i_669\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[16]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[16]__0\(3),
      O => \rgb_out_nxt[11]_i_669_n_0\
    );
\rgb_out_nxt[11]_i_670\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[16]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[16]__0\(1),
      O => \rgb_out_nxt[11]_i_670_n_0\
    );
\rgb_out_nxt[11]_i_671\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[16]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[16]__0\(7),
      O => \rgb_out_nxt[11]_i_671_n_0\
    );
\rgb_out_nxt[11]_i_672\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[16]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[16]__0\(5),
      O => \rgb_out_nxt[11]_i_672_n_0\
    );
\rgb_out_nxt[11]_i_673\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[16]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[16]__0\(3),
      O => \rgb_out_nxt[11]_i_673_n_0\
    );
\rgb_out_nxt[11]_i_674\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[16]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[16]__0\(1),
      O => \rgb_out_nxt[11]_i_674_n_0\
    );
\rgb_out_nxt[11]_i_675\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[16]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[16]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_675_n_0\
    );
\rgb_out_nxt[11]_i_676\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[16]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[16]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_676_n_0\
    );
\rgb_out_nxt[11]_i_677\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[16]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[16]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_677_n_0\
    );
\rgb_out_nxt[11]_i_678\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[16]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[16]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_678_n_0\
    );
\rgb_out_nxt[11]_i_679\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[15]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[15]__0\(7),
      O => \rgb_out_nxt[11]_i_679_n_0\
    );
\rgb_out_nxt[11]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[17]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[17]__0\(9),
      O => \rgb_out_nxt[11]_i_68_n_0\
    );
\rgb_out_nxt[11]_i_680\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[15]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[15]__0\(5),
      O => \rgb_out_nxt[11]_i_680_n_0\
    );
\rgb_out_nxt[11]_i_681\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[15]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[15]__0\(3),
      O => \rgb_out_nxt[11]_i_681_n_0\
    );
\rgb_out_nxt[11]_i_682\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[15]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[15]__0\(1),
      O => \rgb_out_nxt[11]_i_682_n_0\
    );
\rgb_out_nxt[11]_i_683\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[15]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[15]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_683_n_0\
    );
\rgb_out_nxt[11]_i_684\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[15]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[15]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_684_n_0\
    );
\rgb_out_nxt[11]_i_685\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[15]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[15]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_685_n_0\
    );
\rgb_out_nxt[11]_i_686\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[15]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[15]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_686_n_0\
    );
\rgb_out_nxt[11]_i_687\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[15]__0\(6),
      I2 => \reg_HcountMin_reg[15]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_687_n_0\
    );
\rgb_out_nxt[11]_i_688\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[15]__0\(4),
      I2 => \reg_HcountMin_reg[15]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_688_n_0\
    );
\rgb_out_nxt[11]_i_689\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[15]__0\(2),
      I2 => \reg_HcountMin_reg[15]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_689_n_0\
    );
\rgb_out_nxt[11]_i_690\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[15]__0\(0),
      I2 => \reg_HcountMin_reg[15]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_690_n_0\
    );
\rgb_out_nxt[11]_i_691\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[15]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[15]__0\(7),
      O => \rgb_out_nxt[11]_i_691_n_0\
    );
\rgb_out_nxt[11]_i_692\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[15]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[15]__0\(5),
      O => \rgb_out_nxt[11]_i_692_n_0\
    );
\rgb_out_nxt[11]_i_693\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[15]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[15]__0\(3),
      O => \rgb_out_nxt[11]_i_693_n_0\
    );
\rgb_out_nxt[11]_i_694\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[15]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[15]__0\(1),
      O => \rgb_out_nxt[11]_i_694_n_0\
    );
\rgb_out_nxt[11]_i_695\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[15]__0\(6),
      I2 => \reg_VcountMin_reg[15]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_695_n_0\
    );
\rgb_out_nxt[11]_i_696\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[15]__0\(4),
      I2 => \reg_VcountMin_reg[15]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_696_n_0\
    );
\rgb_out_nxt[11]_i_697\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[15]__0\(2),
      I2 => \reg_VcountMin_reg[15]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_697_n_0\
    );
\rgb_out_nxt[11]_i_698\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[15]__0\(0),
      I2 => \reg_VcountMin_reg[15]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_698_n_0\
    );
\rgb_out_nxt[11]_i_699\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[15]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[15]__0\(7),
      O => \rgb_out_nxt[11]_i_699_n_0\
    );
\rgb_out_nxt[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_33_n_0\,
      I1 => rgb_out_nxt253_in,
      I2 => rgb_out_nxt454_in,
      I3 => rgb_out_nxt451_in,
      I4 => rgb_out_nxt352_in,
      I5 => \rgb_out_nxt[11]_i_38_n_0\,
      O => \rgb_out_nxt[11]_i_7_n_0\
    );
\rgb_out_nxt[11]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[17]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[17]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_70_n_0\
    );
\rgb_out_nxt[11]_i_700\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[15]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[15]__0\(5),
      O => \rgb_out_nxt[11]_i_700_n_0\
    );
\rgb_out_nxt[11]_i_701\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[15]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[15]__0\(3),
      O => \rgb_out_nxt[11]_i_701_n_0\
    );
\rgb_out_nxt[11]_i_702\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[15]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[15]__0\(1),
      O => \rgb_out_nxt[11]_i_702_n_0\
    );
\rgb_out_nxt[11]_i_703\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[15]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[15]__0\(7),
      O => \rgb_out_nxt[11]_i_703_n_0\
    );
\rgb_out_nxt[11]_i_704\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[15]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[15]__0\(5),
      O => \rgb_out_nxt[11]_i_704_n_0\
    );
\rgb_out_nxt[11]_i_705\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[15]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[15]__0\(3),
      O => \rgb_out_nxt[11]_i_705_n_0\
    );
\rgb_out_nxt[11]_i_706\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[15]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[15]__0\(1),
      O => \rgb_out_nxt[11]_i_706_n_0\
    );
\rgb_out_nxt[11]_i_707\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[15]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[15]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_707_n_0\
    );
\rgb_out_nxt[11]_i_708\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[15]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[15]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_708_n_0\
    );
\rgb_out_nxt[11]_i_709\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[15]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[15]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_709_n_0\
    );
\rgb_out_nxt[11]_i_710\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[15]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[15]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_710_n_0\
    );
\rgb_out_nxt[11]_i_711\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[18]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[18]__0\(7),
      O => \rgb_out_nxt[11]_i_711_n_0\
    );
\rgb_out_nxt[11]_i_712\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[18]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[18]__0\(5),
      O => \rgb_out_nxt[11]_i_712_n_0\
    );
\rgb_out_nxt[11]_i_713\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[18]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[18]__0\(3),
      O => \rgb_out_nxt[11]_i_713_n_0\
    );
\rgb_out_nxt[11]_i_714\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[18]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[18]__0\(1),
      O => \rgb_out_nxt[11]_i_714_n_0\
    );
\rgb_out_nxt[11]_i_715\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[18]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[18]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_715_n_0\
    );
\rgb_out_nxt[11]_i_716\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[18]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[18]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_716_n_0\
    );
\rgb_out_nxt[11]_i_717\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[18]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[18]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_717_n_0\
    );
\rgb_out_nxt[11]_i_718\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[18]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[18]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_718_n_0\
    );
\rgb_out_nxt[11]_i_719\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[18]__0\(6),
      I2 => \reg_HcountMin_reg[18]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_719_n_0\
    );
\rgb_out_nxt[11]_i_720\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[18]__0\(4),
      I2 => \reg_HcountMin_reg[18]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_720_n_0\
    );
\rgb_out_nxt[11]_i_721\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[18]__0\(2),
      I2 => \reg_HcountMin_reg[18]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_721_n_0\
    );
\rgb_out_nxt[11]_i_722\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[18]__0\(0),
      I2 => \reg_HcountMin_reg[18]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_722_n_0\
    );
\rgb_out_nxt[11]_i_723\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[18]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[18]__0\(7),
      O => \rgb_out_nxt[11]_i_723_n_0\
    );
\rgb_out_nxt[11]_i_724\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[18]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[18]__0\(5),
      O => \rgb_out_nxt[11]_i_724_n_0\
    );
\rgb_out_nxt[11]_i_725\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[18]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[18]__0\(3),
      O => \rgb_out_nxt[11]_i_725_n_0\
    );
\rgb_out_nxt[11]_i_726\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[18]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[18]__0\(1),
      O => \rgb_out_nxt[11]_i_726_n_0\
    );
\rgb_out_nxt[11]_i_727\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[18]__0\(6),
      I2 => \reg_VcountMin_reg[18]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_727_n_0\
    );
\rgb_out_nxt[11]_i_728\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[18]__0\(4),
      I2 => \reg_VcountMin_reg[18]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_728_n_0\
    );
\rgb_out_nxt[11]_i_729\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[18]__0\(2),
      I2 => \reg_VcountMin_reg[18]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_729_n_0\
    );
\rgb_out_nxt[11]_i_730\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[18]__0\(0),
      I2 => \reg_VcountMin_reg[18]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_730_n_0\
    );
\rgb_out_nxt[11]_i_731\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[18]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[18]__0\(7),
      O => \rgb_out_nxt[11]_i_731_n_0\
    );
\rgb_out_nxt[11]_i_732\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[18]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[18]__0\(5),
      O => \rgb_out_nxt[11]_i_732_n_0\
    );
\rgb_out_nxt[11]_i_733\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[18]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[18]__0\(3),
      O => \rgb_out_nxt[11]_i_733_n_0\
    );
\rgb_out_nxt[11]_i_734\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[18]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[18]__0\(1),
      O => \rgb_out_nxt[11]_i_734_n_0\
    );
\rgb_out_nxt[11]_i_735\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[18]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[18]__0\(7),
      O => \rgb_out_nxt[11]_i_735_n_0\
    );
\rgb_out_nxt[11]_i_736\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[18]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[18]__0\(5),
      O => \rgb_out_nxt[11]_i_736_n_0\
    );
\rgb_out_nxt[11]_i_737\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[18]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[18]__0\(3),
      O => \rgb_out_nxt[11]_i_737_n_0\
    );
\rgb_out_nxt[11]_i_738\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[18]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[18]__0\(1),
      O => \rgb_out_nxt[11]_i_738_n_0\
    );
\rgb_out_nxt[11]_i_739\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[18]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[18]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_739_n_0\
    );
\rgb_out_nxt[11]_i_740\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[18]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[18]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_740_n_0\
    );
\rgb_out_nxt[11]_i_741\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[18]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[18]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_741_n_0\
    );
\rgb_out_nxt[11]_i_742\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[18]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[18]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_742_n_0\
    );
\rgb_out_nxt[11]_i_743\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[13]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[13]__0\(7),
      O => \rgb_out_nxt[11]_i_743_n_0\
    );
\rgb_out_nxt[11]_i_744\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[13]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[13]__0\(5),
      O => \rgb_out_nxt[11]_i_744_n_0\
    );
\rgb_out_nxt[11]_i_745\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[13]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[13]__0\(3),
      O => \rgb_out_nxt[11]_i_745_n_0\
    );
\rgb_out_nxt[11]_i_746\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[13]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[13]__0\(1),
      O => \rgb_out_nxt[11]_i_746_n_0\
    );
\rgb_out_nxt[11]_i_747\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[13]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[13]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_747_n_0\
    );
\rgb_out_nxt[11]_i_748\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[13]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[13]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_748_n_0\
    );
\rgb_out_nxt[11]_i_749\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[13]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[13]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_749_n_0\
    );
\rgb_out_nxt[11]_i_750\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[13]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[13]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_750_n_0\
    );
\rgb_out_nxt[11]_i_751\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[13]__0\(6),
      I2 => \reg_HcountMin_reg[13]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_751_n_0\
    );
\rgb_out_nxt[11]_i_752\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[13]__0\(4),
      I2 => \reg_HcountMin_reg[13]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_752_n_0\
    );
\rgb_out_nxt[11]_i_753\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[13]__0\(2),
      I2 => \reg_HcountMin_reg[13]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_753_n_0\
    );
\rgb_out_nxt[11]_i_754\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[13]__0\(0),
      I2 => \reg_HcountMin_reg[13]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_754_n_0\
    );
\rgb_out_nxt[11]_i_755\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[13]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[13]__0\(7),
      O => \rgb_out_nxt[11]_i_755_n_0\
    );
\rgb_out_nxt[11]_i_756\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[13]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[13]__0\(5),
      O => \rgb_out_nxt[11]_i_756_n_0\
    );
\rgb_out_nxt[11]_i_757\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[13]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[13]__0\(3),
      O => \rgb_out_nxt[11]_i_757_n_0\
    );
\rgb_out_nxt[11]_i_758\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[13]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[13]__0\(1),
      O => \rgb_out_nxt[11]_i_758_n_0\
    );
\rgb_out_nxt[11]_i_759\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[13]__0\(6),
      I2 => \reg_VcountMin_reg[13]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_759_n_0\
    );
\rgb_out_nxt[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[19]__0\(8),
      I1 => vcount_in(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMax_reg[19]__0\(9),
      O => \rgb_out_nxt[11]_i_76_n_0\
    );
\rgb_out_nxt[11]_i_760\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[13]__0\(4),
      I2 => \reg_VcountMin_reg[13]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_760_n_0\
    );
\rgb_out_nxt[11]_i_761\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[13]__0\(2),
      I2 => \reg_VcountMin_reg[13]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_761_n_0\
    );
\rgb_out_nxt[11]_i_762\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[13]__0\(0),
      I2 => \reg_VcountMin_reg[13]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_762_n_0\
    );
\rgb_out_nxt[11]_i_763\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[13]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[13]__0\(7),
      O => \rgb_out_nxt[11]_i_763_n_0\
    );
\rgb_out_nxt[11]_i_764\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[13]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[13]__0\(5),
      O => \rgb_out_nxt[11]_i_764_n_0\
    );
\rgb_out_nxt[11]_i_765\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[13]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[13]__0\(3),
      O => \rgb_out_nxt[11]_i_765_n_0\
    );
\rgb_out_nxt[11]_i_766\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[13]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[13]__0\(1),
      O => \rgb_out_nxt[11]_i_766_n_0\
    );
\rgb_out_nxt[11]_i_767\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[13]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[13]__0\(7),
      O => \rgb_out_nxt[11]_i_767_n_0\
    );
\rgb_out_nxt[11]_i_768\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[13]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[13]__0\(5),
      O => \rgb_out_nxt[11]_i_768_n_0\
    );
\rgb_out_nxt[11]_i_769\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[13]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[13]__0\(3),
      O => \rgb_out_nxt[11]_i_769_n_0\
    );
\rgb_out_nxt[11]_i_770\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[13]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[13]__0\(1),
      O => \rgb_out_nxt[11]_i_770_n_0\
    );
\rgb_out_nxt[11]_i_771\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[13]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[13]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_771_n_0\
    );
\rgb_out_nxt[11]_i_772\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[13]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[13]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_772_n_0\
    );
\rgb_out_nxt[11]_i_773\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[13]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[13]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_773_n_0\
    );
\rgb_out_nxt[11]_i_774\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[13]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[13]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_774_n_0\
    );
\rgb_out_nxt[11]_i_775\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[12]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[12]__0\(7),
      O => \rgb_out_nxt[11]_i_775_n_0\
    );
\rgb_out_nxt[11]_i_776\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[12]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[12]__0\(5),
      O => \rgb_out_nxt[11]_i_776_n_0\
    );
\rgb_out_nxt[11]_i_777\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[12]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[12]__0\(3),
      O => \rgb_out_nxt[11]_i_777_n_0\
    );
\rgb_out_nxt[11]_i_778\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[12]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[12]__0\(1),
      O => \rgb_out_nxt[11]_i_778_n_0\
    );
\rgb_out_nxt[11]_i_779\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[12]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[12]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_779_n_0\
    );
\rgb_out_nxt[11]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[19]__0\(8),
      I1 => vcount_in(8),
      I2 => \reg_VcountMax_reg[19]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_78_n_0\
    );
\rgb_out_nxt[11]_i_780\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[12]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[12]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_780_n_0\
    );
\rgb_out_nxt[11]_i_781\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[12]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[12]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_781_n_0\
    );
\rgb_out_nxt[11]_i_782\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[12]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[12]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_782_n_0\
    );
\rgb_out_nxt[11]_i_783\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[12]__0\(6),
      I2 => \reg_HcountMin_reg[12]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_783_n_0\
    );
\rgb_out_nxt[11]_i_784\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[12]__0\(4),
      I2 => \reg_HcountMin_reg[12]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_784_n_0\
    );
\rgb_out_nxt[11]_i_785\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[12]__0\(2),
      I2 => \reg_HcountMin_reg[12]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_785_n_0\
    );
\rgb_out_nxt[11]_i_786\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[12]__0\(0),
      I2 => \reg_HcountMin_reg[12]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_786_n_0\
    );
\rgb_out_nxt[11]_i_787\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[12]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[12]__0\(7),
      O => \rgb_out_nxt[11]_i_787_n_0\
    );
\rgb_out_nxt[11]_i_788\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[12]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[12]__0\(5),
      O => \rgb_out_nxt[11]_i_788_n_0\
    );
\rgb_out_nxt[11]_i_789\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[12]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[12]__0\(3),
      O => \rgb_out_nxt[11]_i_789_n_0\
    );
\rgb_out_nxt[11]_i_790\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[12]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[12]__0\(1),
      O => \rgb_out_nxt[11]_i_790_n_0\
    );
\rgb_out_nxt[11]_i_791\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[12]__0\(6),
      I2 => \reg_VcountMin_reg[12]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_791_n_0\
    );
\rgb_out_nxt[11]_i_792\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[12]__0\(4),
      I2 => \reg_VcountMin_reg[12]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_792_n_0\
    );
\rgb_out_nxt[11]_i_793\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[12]__0\(2),
      I2 => \reg_VcountMin_reg[12]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_793_n_0\
    );
\rgb_out_nxt[11]_i_794\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[12]__0\(0),
      I2 => \reg_VcountMin_reg[12]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_794_n_0\
    );
\rgb_out_nxt[11]_i_795\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[12]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[12]__0\(7),
      O => \rgb_out_nxt[11]_i_795_n_0\
    );
\rgb_out_nxt[11]_i_796\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[12]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[12]__0\(5),
      O => \rgb_out_nxt[11]_i_796_n_0\
    );
\rgb_out_nxt[11]_i_797\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[12]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[12]__0\(3),
      O => \rgb_out_nxt[11]_i_797_n_0\
    );
\rgb_out_nxt[11]_i_798\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[12]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[12]__0\(1),
      O => \rgb_out_nxt[11]_i_798_n_0\
    );
\rgb_out_nxt[11]_i_799\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[12]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[12]__0\(7),
      O => \rgb_out_nxt[11]_i_799_n_0\
    );
\rgb_out_nxt[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => rgb_out_nxt145_out,
      I1 => rgb_out_nxt238_in,
      I2 => rgb_out_nxt439_in,
      I3 => rgb_out_nxt436_in,
      I4 => rgb_out_nxt337_in,
      I5 => \rgb_out_nxt[11]_i_44_n_0\,
      O => \rgb_out_nxt[11]_i_8_n_0\
    );
\rgb_out_nxt[11]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[19]__0\(8),
      I2 => \reg_HcountMin_reg[19]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_80_n_0\
    );
\rgb_out_nxt[11]_i_800\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[12]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[12]__0\(5),
      O => \rgb_out_nxt[11]_i_800_n_0\
    );
\rgb_out_nxt[11]_i_801\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[12]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[12]__0\(3),
      O => \rgb_out_nxt[11]_i_801_n_0\
    );
\rgb_out_nxt[11]_i_802\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[12]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[12]__0\(1),
      O => \rgb_out_nxt[11]_i_802_n_0\
    );
\rgb_out_nxt[11]_i_803\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[12]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[12]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_803_n_0\
    );
\rgb_out_nxt[11]_i_804\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[12]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[12]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_804_n_0\
    );
\rgb_out_nxt[11]_i_805\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[12]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[12]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_805_n_0\
    );
\rgb_out_nxt[11]_i_806\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[12]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[12]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_806_n_0\
    );
\rgb_out_nxt[11]_i_807\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[1]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[1]__0\(7),
      O => \rgb_out_nxt[11]_i_807_n_0\
    );
\rgb_out_nxt[11]_i_808\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[1]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[1]__0\(5),
      O => \rgb_out_nxt[11]_i_808_n_0\
    );
\rgb_out_nxt[11]_i_809\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[1]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[1]__0\(3),
      O => \rgb_out_nxt[11]_i_809_n_0\
    );
\rgb_out_nxt[11]_i_810\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[1]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[1]__0\(1),
      O => \rgb_out_nxt[11]_i_810_n_0\
    );
\rgb_out_nxt[11]_i_811\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[1]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[1]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_811_n_0\
    );
\rgb_out_nxt[11]_i_812\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[1]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[1]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_812_n_0\
    );
\rgb_out_nxt[11]_i_813\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[1]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[1]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_813_n_0\
    );
\rgb_out_nxt[11]_i_814\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[1]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[1]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_814_n_0\
    );
\rgb_out_nxt[11]_i_815\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[1]__0\(6),
      I2 => \reg_HcountMin_reg[1]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_815_n_0\
    );
\rgb_out_nxt[11]_i_816\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[1]__0\(4),
      I2 => \reg_HcountMin_reg[1]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_816_n_0\
    );
\rgb_out_nxt[11]_i_817\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[1]__0\(2),
      I2 => \reg_HcountMin_reg[1]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_817_n_0\
    );
\rgb_out_nxt[11]_i_818\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[1]__0\(0),
      I2 => \reg_HcountMin_reg[1]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_818_n_0\
    );
\rgb_out_nxt[11]_i_819\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[1]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[1]__0\(7),
      O => \rgb_out_nxt[11]_i_819_n_0\
    );
\rgb_out_nxt[11]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(8),
      I1 => \reg_HcountMin_reg[19]__0\(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMin_reg[19]__0\(9),
      O => \rgb_out_nxt[11]_i_82_n_0\
    );
\rgb_out_nxt[11]_i_820\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[1]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[1]__0\(5),
      O => \rgb_out_nxt[11]_i_820_n_0\
    );
\rgb_out_nxt[11]_i_821\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[1]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[1]__0\(3),
      O => \rgb_out_nxt[11]_i_821_n_0\
    );
\rgb_out_nxt[11]_i_822\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[1]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[1]__0\(1),
      O => \rgb_out_nxt[11]_i_822_n_0\
    );
\rgb_out_nxt[11]_i_823\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[1]__0\(6),
      I2 => \reg_VcountMin_reg[1]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_823_n_0\
    );
\rgb_out_nxt[11]_i_824\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[1]__0\(4),
      I2 => \reg_VcountMin_reg[1]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_824_n_0\
    );
\rgb_out_nxt[11]_i_825\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[1]__0\(2),
      I2 => \reg_VcountMin_reg[1]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_825_n_0\
    );
\rgb_out_nxt[11]_i_826\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[1]__0\(0),
      I2 => \reg_VcountMin_reg[1]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_826_n_0\
    );
\rgb_out_nxt[11]_i_827\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[1]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[1]__0\(7),
      O => \rgb_out_nxt[11]_i_827_n_0\
    );
\rgb_out_nxt[11]_i_828\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[1]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[1]__0\(5),
      O => \rgb_out_nxt[11]_i_828_n_0\
    );
\rgb_out_nxt[11]_i_829\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[1]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[1]__0\(3),
      O => \rgb_out_nxt[11]_i_829_n_0\
    );
\rgb_out_nxt[11]_i_830\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[1]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[1]__0\(1),
      O => \rgb_out_nxt[11]_i_830_n_0\
    );
\rgb_out_nxt[11]_i_831\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[1]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[1]__0\(7),
      O => \rgb_out_nxt[11]_i_831_n_0\
    );
\rgb_out_nxt[11]_i_832\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[1]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[1]__0\(5),
      O => \rgb_out_nxt[11]_i_832_n_0\
    );
\rgb_out_nxt[11]_i_833\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[1]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[1]__0\(3),
      O => \rgb_out_nxt[11]_i_833_n_0\
    );
\rgb_out_nxt[11]_i_834\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[1]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[1]__0\(1),
      O => \rgb_out_nxt[11]_i_834_n_0\
    );
\rgb_out_nxt[11]_i_835\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[1]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[1]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_835_n_0\
    );
\rgb_out_nxt[11]_i_836\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[1]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[1]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_836_n_0\
    );
\rgb_out_nxt[11]_i_837\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[1]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[1]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_837_n_0\
    );
\rgb_out_nxt[11]_i_838\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[1]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[1]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_838_n_0\
    );
\rgb_out_nxt[11]_i_839\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[0]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[0]__0\(7),
      O => \rgb_out_nxt[11]_i_839_n_0\
    );
\rgb_out_nxt[11]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[19]__0\(8),
      I2 => \reg_VcountMin_reg[19]__0\(9),
      I3 => vcount_in(9),
      O => \rgb_out_nxt[11]_i_84_n_0\
    );
\rgb_out_nxt[11]_i_840\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[0]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[0]__0\(5),
      O => \rgb_out_nxt[11]_i_840_n_0\
    );
\rgb_out_nxt[11]_i_841\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[0]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[0]__0\(3),
      O => \rgb_out_nxt[11]_i_841_n_0\
    );
\rgb_out_nxt[11]_i_842\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[0]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[0]__0\(1),
      O => \rgb_out_nxt[11]_i_842_n_0\
    );
\rgb_out_nxt[11]_i_843\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[0]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[0]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_843_n_0\
    );
\rgb_out_nxt[11]_i_844\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[0]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[0]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_844_n_0\
    );
\rgb_out_nxt[11]_i_845\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[0]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[0]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_845_n_0\
    );
\rgb_out_nxt[11]_i_846\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[0]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[0]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_846_n_0\
    );
\rgb_out_nxt[11]_i_847\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[0]__0\(6),
      I2 => \reg_HcountMin_reg[0]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_847_n_0\
    );
\rgb_out_nxt[11]_i_848\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[0]__0\(4),
      I2 => \reg_HcountMin_reg[0]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_848_n_0\
    );
\rgb_out_nxt[11]_i_849\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[0]__0\(2),
      I2 => \reg_HcountMin_reg[0]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_849_n_0\
    );
\rgb_out_nxt[11]_i_850\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[0]__0\(0),
      I2 => \reg_HcountMin_reg[0]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_850_n_0\
    );
\rgb_out_nxt[11]_i_851\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[0]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[0]__0\(7),
      O => \rgb_out_nxt[11]_i_851_n_0\
    );
\rgb_out_nxt[11]_i_852\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[0]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[0]__0\(5),
      O => \rgb_out_nxt[11]_i_852_n_0\
    );
\rgb_out_nxt[11]_i_853\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[0]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[0]__0\(3),
      O => \rgb_out_nxt[11]_i_853_n_0\
    );
\rgb_out_nxt[11]_i_854\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[0]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[0]__0\(1),
      O => \rgb_out_nxt[11]_i_854_n_0\
    );
\rgb_out_nxt[11]_i_855\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[0]__0\(6),
      I2 => \reg_VcountMin_reg[0]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_855_n_0\
    );
\rgb_out_nxt[11]_i_856\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[0]__0\(4),
      I2 => \reg_VcountMin_reg[0]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_856_n_0\
    );
\rgb_out_nxt[11]_i_857\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[0]__0\(2),
      I2 => \reg_VcountMin_reg[0]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_857_n_0\
    );
\rgb_out_nxt[11]_i_858\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[0]__0\(0),
      I2 => \reg_VcountMin_reg[0]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_858_n_0\
    );
\rgb_out_nxt[11]_i_859\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[0]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[0]__0\(7),
      O => \rgb_out_nxt[11]_i_859_n_0\
    );
\rgb_out_nxt[11]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(8),
      I1 => \reg_VcountMin_reg[19]__0\(8),
      I2 => vcount_in(9),
      I3 => \reg_VcountMin_reg[19]__0\(9),
      O => \rgb_out_nxt[11]_i_86_n_0\
    );
\rgb_out_nxt[11]_i_860\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[0]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[0]__0\(5),
      O => \rgb_out_nxt[11]_i_860_n_0\
    );
\rgb_out_nxt[11]_i_861\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[0]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[0]__0\(3),
      O => \rgb_out_nxt[11]_i_861_n_0\
    );
\rgb_out_nxt[11]_i_862\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[0]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[0]__0\(1),
      O => \rgb_out_nxt[11]_i_862_n_0\
    );
\rgb_out_nxt[11]_i_863\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[0]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[0]__0\(7),
      O => \rgb_out_nxt[11]_i_863_n_0\
    );
\rgb_out_nxt[11]_i_864\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[0]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[0]__0\(5),
      O => \rgb_out_nxt[11]_i_864_n_0\
    );
\rgb_out_nxt[11]_i_865\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[0]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[0]__0\(3),
      O => \rgb_out_nxt[11]_i_865_n_0\
    );
\rgb_out_nxt[11]_i_866\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[0]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[0]__0\(1),
      O => \rgb_out_nxt[11]_i_866_n_0\
    );
\rgb_out_nxt[11]_i_867\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[0]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[0]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_867_n_0\
    );
\rgb_out_nxt[11]_i_868\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[0]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[0]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_868_n_0\
    );
\rgb_out_nxt[11]_i_869\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[0]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[0]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_869_n_0\
    );
\rgb_out_nxt[11]_i_870\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[0]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[0]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_870_n_0\
    );
\rgb_out_nxt[11]_i_871\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[7]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[7]__0\(7),
      O => \rgb_out_nxt[11]_i_871_n_0\
    );
\rgb_out_nxt[11]_i_872\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[7]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[7]__0\(5),
      O => \rgb_out_nxt[11]_i_872_n_0\
    );
\rgb_out_nxt[11]_i_873\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[7]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[7]__0\(3),
      O => \rgb_out_nxt[11]_i_873_n_0\
    );
\rgb_out_nxt[11]_i_874\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[7]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[7]__0\(1),
      O => \rgb_out_nxt[11]_i_874_n_0\
    );
\rgb_out_nxt[11]_i_875\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[7]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[7]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_875_n_0\
    );
\rgb_out_nxt[11]_i_876\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[7]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[7]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_876_n_0\
    );
\rgb_out_nxt[11]_i_877\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[7]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[7]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_877_n_0\
    );
\rgb_out_nxt[11]_i_878\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[7]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[7]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_878_n_0\
    );
\rgb_out_nxt[11]_i_879\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[7]__0\(6),
      I2 => \reg_HcountMin_reg[7]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_879_n_0\
    );
\rgb_out_nxt[11]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[19]__0\(8),
      I1 => hcount_in(8),
      I2 => hcount_in(9),
      I3 => \reg_HcountMax_reg[19]__0\(9),
      O => \rgb_out_nxt[11]_i_88_n_0\
    );
\rgb_out_nxt[11]_i_880\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[7]__0\(4),
      I2 => \reg_HcountMin_reg[7]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_880_n_0\
    );
\rgb_out_nxt[11]_i_881\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[7]__0\(2),
      I2 => \reg_HcountMin_reg[7]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_881_n_0\
    );
\rgb_out_nxt[11]_i_882\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[7]__0\(0),
      I2 => \reg_HcountMin_reg[7]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_882_n_0\
    );
\rgb_out_nxt[11]_i_883\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[7]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[7]__0\(7),
      O => \rgb_out_nxt[11]_i_883_n_0\
    );
\rgb_out_nxt[11]_i_884\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[7]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[7]__0\(5),
      O => \rgb_out_nxt[11]_i_884_n_0\
    );
\rgb_out_nxt[11]_i_885\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[7]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[7]__0\(3),
      O => \rgb_out_nxt[11]_i_885_n_0\
    );
\rgb_out_nxt[11]_i_886\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[7]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[7]__0\(1),
      O => \rgb_out_nxt[11]_i_886_n_0\
    );
\rgb_out_nxt[11]_i_887\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[7]__0\(6),
      I2 => \reg_VcountMin_reg[7]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_887_n_0\
    );
\rgb_out_nxt[11]_i_888\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[7]__0\(4),
      I2 => \reg_VcountMin_reg[7]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_888_n_0\
    );
\rgb_out_nxt[11]_i_889\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[7]__0\(2),
      I2 => \reg_VcountMin_reg[7]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_889_n_0\
    );
\rgb_out_nxt[11]_i_890\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[7]__0\(0),
      I2 => \reg_VcountMin_reg[7]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_890_n_0\
    );
\rgb_out_nxt[11]_i_891\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[7]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[7]__0\(7),
      O => \rgb_out_nxt[11]_i_891_n_0\
    );
\rgb_out_nxt[11]_i_892\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[7]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[7]__0\(5),
      O => \rgb_out_nxt[11]_i_892_n_0\
    );
\rgb_out_nxt[11]_i_893\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[7]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[7]__0\(3),
      O => \rgb_out_nxt[11]_i_893_n_0\
    );
\rgb_out_nxt[11]_i_894\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[7]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[7]__0\(1),
      O => \rgb_out_nxt[11]_i_894_n_0\
    );
\rgb_out_nxt[11]_i_895\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[7]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[7]__0\(7),
      O => \rgb_out_nxt[11]_i_895_n_0\
    );
\rgb_out_nxt[11]_i_896\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[7]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[7]__0\(5),
      O => \rgb_out_nxt[11]_i_896_n_0\
    );
\rgb_out_nxt[11]_i_897\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[7]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[7]__0\(3),
      O => \rgb_out_nxt[11]_i_897_n_0\
    );
\rgb_out_nxt[11]_i_898\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[7]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[7]__0\(1),
      O => \rgb_out_nxt[11]_i_898_n_0\
    );
\rgb_out_nxt[11]_i_899\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[7]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[7]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_899_n_0\
    );
\rgb_out_nxt[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_45_n_0\,
      I1 => rgb_out_nxt268_in,
      I2 => rgb_out_nxt469_in,
      I3 => rgb_out_nxt466_in,
      I4 => rgb_out_nxt367_in,
      I5 => \rgb_out_nxt[11]_i_50_n_0\,
      O => \rgb_out_nxt[11]_i_9_n_0\
    );
\rgb_out_nxt[11]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[19]__0\(8),
      I1 => hcount_in(8),
      I2 => \reg_HcountMax_reg[19]__0\(9),
      I3 => hcount_in(9),
      O => \rgb_out_nxt[11]_i_90_n_0\
    );
\rgb_out_nxt[11]_i_900\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[7]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[7]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_900_n_0\
    );
\rgb_out_nxt[11]_i_901\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[7]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[7]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_901_n_0\
    );
\rgb_out_nxt[11]_i_902\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[7]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[7]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_902_n_0\
    );
\rgb_out_nxt[11]_i_903\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[6]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[6]__0\(7),
      O => \rgb_out_nxt[11]_i_903_n_0\
    );
\rgb_out_nxt[11]_i_904\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[6]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[6]__0\(5),
      O => \rgb_out_nxt[11]_i_904_n_0\
    );
\rgb_out_nxt[11]_i_905\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[6]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[6]__0\(3),
      O => \rgb_out_nxt[11]_i_905_n_0\
    );
\rgb_out_nxt[11]_i_906\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[6]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[6]__0\(1),
      O => \rgb_out_nxt[11]_i_906_n_0\
    );
\rgb_out_nxt[11]_i_907\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[6]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[6]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_907_n_0\
    );
\rgb_out_nxt[11]_i_908\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[6]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[6]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_908_n_0\
    );
\rgb_out_nxt[11]_i_909\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[6]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[6]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_909_n_0\
    );
\rgb_out_nxt[11]_i_910\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[6]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[6]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_910_n_0\
    );
\rgb_out_nxt[11]_i_911\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[6]__0\(6),
      I2 => \reg_HcountMin_reg[6]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_911_n_0\
    );
\rgb_out_nxt[11]_i_912\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[6]__0\(4),
      I2 => \reg_HcountMin_reg[6]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_912_n_0\
    );
\rgb_out_nxt[11]_i_913\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[6]__0\(2),
      I2 => \reg_HcountMin_reg[6]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_913_n_0\
    );
\rgb_out_nxt[11]_i_914\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[6]__0\(0),
      I2 => \reg_HcountMin_reg[6]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_914_n_0\
    );
\rgb_out_nxt[11]_i_915\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[6]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[6]__0\(7),
      O => \rgb_out_nxt[11]_i_915_n_0\
    );
\rgb_out_nxt[11]_i_916\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[6]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[6]__0\(5),
      O => \rgb_out_nxt[11]_i_916_n_0\
    );
\rgb_out_nxt[11]_i_917\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[6]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[6]__0\(3),
      O => \rgb_out_nxt[11]_i_917_n_0\
    );
\rgb_out_nxt[11]_i_918\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[6]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[6]__0\(1),
      O => \rgb_out_nxt[11]_i_918_n_0\
    );
\rgb_out_nxt[11]_i_919\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[6]__0\(6),
      I2 => \reg_VcountMin_reg[6]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_919_n_0\
    );
\rgb_out_nxt[11]_i_920\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[6]__0\(4),
      I2 => \reg_VcountMin_reg[6]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_920_n_0\
    );
\rgb_out_nxt[11]_i_921\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[6]__0\(2),
      I2 => \reg_VcountMin_reg[6]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_921_n_0\
    );
\rgb_out_nxt[11]_i_922\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[6]__0\(0),
      I2 => \reg_VcountMin_reg[6]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_922_n_0\
    );
\rgb_out_nxt[11]_i_923\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[6]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[6]__0\(7),
      O => \rgb_out_nxt[11]_i_923_n_0\
    );
\rgb_out_nxt[11]_i_924\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[6]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[6]__0\(5),
      O => \rgb_out_nxt[11]_i_924_n_0\
    );
\rgb_out_nxt[11]_i_925\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[6]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[6]__0\(3),
      O => \rgb_out_nxt[11]_i_925_n_0\
    );
\rgb_out_nxt[11]_i_926\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[6]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[6]__0\(1),
      O => \rgb_out_nxt[11]_i_926_n_0\
    );
\rgb_out_nxt[11]_i_927\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[6]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[6]__0\(7),
      O => \rgb_out_nxt[11]_i_927_n_0\
    );
\rgb_out_nxt[11]_i_928\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[6]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[6]__0\(5),
      O => \rgb_out_nxt[11]_i_928_n_0\
    );
\rgb_out_nxt[11]_i_929\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[6]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[6]__0\(3),
      O => \rgb_out_nxt[11]_i_929_n_0\
    );
\rgb_out_nxt[11]_i_930\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[6]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[6]__0\(1),
      O => \rgb_out_nxt[11]_i_930_n_0\
    );
\rgb_out_nxt[11]_i_931\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[6]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[6]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_931_n_0\
    );
\rgb_out_nxt[11]_i_932\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[6]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[6]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_932_n_0\
    );
\rgb_out_nxt[11]_i_933\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[6]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[6]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_933_n_0\
    );
\rgb_out_nxt[11]_i_934\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[6]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[6]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_934_n_0\
    );
\rgb_out_nxt[11]_i_935\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[10]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[10]__0\(7),
      O => \rgb_out_nxt[11]_i_935_n_0\
    );
\rgb_out_nxt[11]_i_936\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[10]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[10]__0\(5),
      O => \rgb_out_nxt[11]_i_936_n_0\
    );
\rgb_out_nxt[11]_i_937\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[10]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[10]__0\(3),
      O => \rgb_out_nxt[11]_i_937_n_0\
    );
\rgb_out_nxt[11]_i_938\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[10]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[10]__0\(1),
      O => \rgb_out_nxt[11]_i_938_n_0\
    );
\rgb_out_nxt[11]_i_939\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[10]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[10]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_939_n_0\
    );
\rgb_out_nxt[11]_i_940\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[10]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[10]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_940_n_0\
    );
\rgb_out_nxt[11]_i_941\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[10]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[10]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_941_n_0\
    );
\rgb_out_nxt[11]_i_942\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[10]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[10]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_942_n_0\
    );
\rgb_out_nxt[11]_i_943\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[10]__0\(6),
      I2 => \reg_HcountMin_reg[10]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_943_n_0\
    );
\rgb_out_nxt[11]_i_944\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[10]__0\(4),
      I2 => \reg_HcountMin_reg[10]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_944_n_0\
    );
\rgb_out_nxt[11]_i_945\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[10]__0\(2),
      I2 => \reg_HcountMin_reg[10]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_945_n_0\
    );
\rgb_out_nxt[11]_i_946\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[10]__0\(0),
      I2 => \reg_HcountMin_reg[10]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_946_n_0\
    );
\rgb_out_nxt[11]_i_947\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[10]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[10]__0\(7),
      O => \rgb_out_nxt[11]_i_947_n_0\
    );
\rgb_out_nxt[11]_i_948\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[10]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[10]__0\(5),
      O => \rgb_out_nxt[11]_i_948_n_0\
    );
\rgb_out_nxt[11]_i_949\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[10]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[10]__0\(3),
      O => \rgb_out_nxt[11]_i_949_n_0\
    );
\rgb_out_nxt[11]_i_950\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[10]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[10]__0\(1),
      O => \rgb_out_nxt[11]_i_950_n_0\
    );
\rgb_out_nxt[11]_i_951\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[10]__0\(6),
      I2 => \reg_VcountMin_reg[10]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_951_n_0\
    );
\rgb_out_nxt[11]_i_952\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[10]__0\(4),
      I2 => \reg_VcountMin_reg[10]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_952_n_0\
    );
\rgb_out_nxt[11]_i_953\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[10]__0\(2),
      I2 => \reg_VcountMin_reg[10]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_953_n_0\
    );
\rgb_out_nxt[11]_i_954\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[10]__0\(0),
      I2 => \reg_VcountMin_reg[10]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_954_n_0\
    );
\rgb_out_nxt[11]_i_955\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[10]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[10]__0\(7),
      O => \rgb_out_nxt[11]_i_955_n_0\
    );
\rgb_out_nxt[11]_i_956\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[10]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[10]__0\(5),
      O => \rgb_out_nxt[11]_i_956_n_0\
    );
\rgb_out_nxt[11]_i_957\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[10]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[10]__0\(3),
      O => \rgb_out_nxt[11]_i_957_n_0\
    );
\rgb_out_nxt[11]_i_958\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[10]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[10]__0\(1),
      O => \rgb_out_nxt[11]_i_958_n_0\
    );
\rgb_out_nxt[11]_i_959\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[10]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[10]__0\(7),
      O => \rgb_out_nxt[11]_i_959_n_0\
    );
\rgb_out_nxt[11]_i_960\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[10]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[10]__0\(5),
      O => \rgb_out_nxt[11]_i_960_n_0\
    );
\rgb_out_nxt[11]_i_961\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[10]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[10]__0\(3),
      O => \rgb_out_nxt[11]_i_961_n_0\
    );
\rgb_out_nxt[11]_i_962\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[10]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[10]__0\(1),
      O => \rgb_out_nxt[11]_i_962_n_0\
    );
\rgb_out_nxt[11]_i_963\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[10]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[10]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_963_n_0\
    );
\rgb_out_nxt[11]_i_964\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[10]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[10]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_964_n_0\
    );
\rgb_out_nxt[11]_i_965\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[10]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[10]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_965_n_0\
    );
\rgb_out_nxt[11]_i_966\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[10]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[10]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_966_n_0\
    );
\rgb_out_nxt[11]_i_967\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[9]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[9]__0\(7),
      O => \rgb_out_nxt[11]_i_967_n_0\
    );
\rgb_out_nxt[11]_i_968\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[9]__0\(4),
      I1 => vcount_in(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMax_reg[9]__0\(5),
      O => \rgb_out_nxt[11]_i_968_n_0\
    );
\rgb_out_nxt[11]_i_969\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[9]__0\(2),
      I1 => vcount_in(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMax_reg[9]__0\(3),
      O => \rgb_out_nxt[11]_i_969_n_0\
    );
\rgb_out_nxt[11]_i_970\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[9]__0\(0),
      I1 => vcount_in(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMax_reg[9]__0\(1),
      O => \rgb_out_nxt[11]_i_970_n_0\
    );
\rgb_out_nxt[11]_i_971\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[9]__0\(6),
      I1 => vcount_in(6),
      I2 => \reg_VcountMax_reg[9]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_971_n_0\
    );
\rgb_out_nxt[11]_i_972\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[9]__0\(4),
      I1 => vcount_in(4),
      I2 => \reg_VcountMax_reg[9]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_972_n_0\
    );
\rgb_out_nxt[11]_i_973\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[9]__0\(2),
      I1 => vcount_in(2),
      I2 => \reg_VcountMax_reg[9]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_973_n_0\
    );
\rgb_out_nxt[11]_i_974\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_VcountMax_reg[9]__0\(0),
      I1 => vcount_in(0),
      I2 => \reg_VcountMax_reg[9]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_974_n_0\
    );
\rgb_out_nxt[11]_i_975\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[9]__0\(6),
      I2 => \reg_HcountMin_reg[9]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_975_n_0\
    );
\rgb_out_nxt[11]_i_976\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[9]__0\(4),
      I2 => \reg_HcountMin_reg[9]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_976_n_0\
    );
\rgb_out_nxt[11]_i_977\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[9]__0\(2),
      I2 => \reg_HcountMin_reg[9]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_977_n_0\
    );
\rgb_out_nxt[11]_i_978\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[9]__0\(0),
      I2 => \reg_HcountMin_reg[9]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_978_n_0\
    );
\rgb_out_nxt[11]_i_979\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(6),
      I1 => \reg_HcountMin_reg[9]__0\(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMin_reg[9]__0\(7),
      O => \rgb_out_nxt[11]_i_979_n_0\
    );
\rgb_out_nxt[11]_i_980\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(4),
      I1 => \reg_HcountMin_reg[9]__0\(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMin_reg[9]__0\(5),
      O => \rgb_out_nxt[11]_i_980_n_0\
    );
\rgb_out_nxt[11]_i_981\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(2),
      I1 => \reg_HcountMin_reg[9]__0\(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMin_reg[9]__0\(3),
      O => \rgb_out_nxt[11]_i_981_n_0\
    );
\rgb_out_nxt[11]_i_982\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcount_in(0),
      I1 => \reg_HcountMin_reg[9]__0\(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMin_reg[9]__0\(1),
      O => \rgb_out_nxt[11]_i_982_n_0\
    );
\rgb_out_nxt[11]_i_983\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[9]__0\(6),
      I2 => \reg_VcountMin_reg[9]__0\(7),
      I3 => vcount_in(7),
      O => \rgb_out_nxt[11]_i_983_n_0\
    );
\rgb_out_nxt[11]_i_984\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[9]__0\(4),
      I2 => \reg_VcountMin_reg[9]__0\(5),
      I3 => vcount_in(5),
      O => \rgb_out_nxt[11]_i_984_n_0\
    );
\rgb_out_nxt[11]_i_985\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[9]__0\(2),
      I2 => \reg_VcountMin_reg[9]__0\(3),
      I3 => vcount_in(3),
      O => \rgb_out_nxt[11]_i_985_n_0\
    );
\rgb_out_nxt[11]_i_986\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[9]__0\(0),
      I2 => \reg_VcountMin_reg[9]__0\(1),
      I3 => vcount_in(1),
      O => \rgb_out_nxt[11]_i_986_n_0\
    );
\rgb_out_nxt[11]_i_987\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(6),
      I1 => \reg_VcountMin_reg[9]__0\(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMin_reg[9]__0\(7),
      O => \rgb_out_nxt[11]_i_987_n_0\
    );
\rgb_out_nxt[11]_i_988\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(4),
      I1 => \reg_VcountMin_reg[9]__0\(4),
      I2 => vcount_in(5),
      I3 => \reg_VcountMin_reg[9]__0\(5),
      O => \rgb_out_nxt[11]_i_988_n_0\
    );
\rgb_out_nxt[11]_i_989\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(2),
      I1 => \reg_VcountMin_reg[9]__0\(2),
      I2 => vcount_in(3),
      I3 => \reg_VcountMin_reg[9]__0\(3),
      O => \rgb_out_nxt[11]_i_989_n_0\
    );
\rgb_out_nxt[11]_i_990\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcount_in(0),
      I1 => \reg_VcountMin_reg[9]__0\(0),
      I2 => vcount_in(1),
      I3 => \reg_VcountMin_reg[9]__0\(1),
      O => \rgb_out_nxt[11]_i_990_n_0\
    );
\rgb_out_nxt[11]_i_991\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[9]__0\(6),
      I1 => hcount_in(6),
      I2 => hcount_in(7),
      I3 => \reg_HcountMax_reg[9]__0\(7),
      O => \rgb_out_nxt[11]_i_991_n_0\
    );
\rgb_out_nxt[11]_i_992\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[9]__0\(4),
      I1 => hcount_in(4),
      I2 => hcount_in(5),
      I3 => \reg_HcountMax_reg[9]__0\(5),
      O => \rgb_out_nxt[11]_i_992_n_0\
    );
\rgb_out_nxt[11]_i_993\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[9]__0\(2),
      I1 => hcount_in(2),
      I2 => hcount_in(3),
      I3 => \reg_HcountMax_reg[9]__0\(3),
      O => \rgb_out_nxt[11]_i_993_n_0\
    );
\rgb_out_nxt[11]_i_994\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_HcountMax_reg[9]__0\(0),
      I1 => hcount_in(0),
      I2 => hcount_in(1),
      I3 => \reg_HcountMax_reg[9]__0\(1),
      O => \rgb_out_nxt[11]_i_994_n_0\
    );
\rgb_out_nxt[11]_i_995\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[9]__0\(6),
      I1 => hcount_in(6),
      I2 => \reg_HcountMax_reg[9]__0\(7),
      I3 => hcount_in(7),
      O => \rgb_out_nxt[11]_i_995_n_0\
    );
\rgb_out_nxt[11]_i_996\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[9]__0\(4),
      I1 => hcount_in(4),
      I2 => \reg_HcountMax_reg[9]__0\(5),
      I3 => hcount_in(5),
      O => \rgb_out_nxt[11]_i_996_n_0\
    );
\rgb_out_nxt[11]_i_997\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[9]__0\(2),
      I1 => hcount_in(2),
      I2 => \reg_HcountMax_reg[9]__0\(3),
      I3 => hcount_in(3),
      O => \rgb_out_nxt[11]_i_997_n_0\
    );
\rgb_out_nxt[11]_i_998\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_HcountMax_reg[9]__0\(0),
      I1 => hcount_in(0),
      I2 => \reg_HcountMax_reg[9]__0\(1),
      I3 => hcount_in(1),
      O => \rgb_out_nxt[11]_i_998_n_0\
    );
\rgb_out_nxt[11]_i_999\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_VcountMax_reg[4]__0\(6),
      I1 => vcount_in(6),
      I2 => vcount_in(7),
      I3 => \reg_VcountMax_reg[4]__0\(7),
      O => \rgb_out_nxt[11]_i_999_n_0\
    );
\rgb_out_nxt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[1]_i_2_n_0\,
      I2 => \rgb_out_nxt[11]_i_6_n_0\,
      I3 => \rgb_out_nxt[1]_i_3_n_0\,
      I4 => \rgb_out_nxt[1]_i_4_n_0\,
      O => \rgb_out_nxt[1]_i_1_n_0\
    );
\rgb_out_nxt[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[12][1]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[14][1]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[13][1]\,
      I3 => rgb_out_nxt135_out,
      I4 => rgb_out_nxt125_out,
      I5 => rgb_out_nxt130_out,
      O => \rgb_out_nxt[1]_i_10_n_0\
    );
\rgb_out_nxt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[1]_i_5_n_0\,
      I1 => \rgb_out_nxt[11]_i_9_n_0\,
      I2 => \rgb_out_nxt[11]_i_7_n_0\,
      I3 => \rgb_out_nxt[1]_i_6_n_0\,
      I4 => \rgb_out_nxt[1]_i_7_n_0\,
      O => \rgb_out_nxt[1]_i_2_n_0\
    );
\rgb_out_nxt[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[1]_i_8_n_0\,
      I1 => \rgb_out_nxt[11]_i_5_n_0\,
      I2 => \rgb_out_nxt[11]_i_3_n_0\,
      I3 => \rgb_out_nxt[1]_i_9_n_0\,
      I4 => \rgb_out_nxt[1]_i_10_n_0\,
      O => \rgb_out_nxt[1]_i_3_n_0\
    );
\rgb_out_nxt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[1][1]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[2][1]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[0][1]\,
      I3 => \rgb_out_nxt[11]_i_32_n_0\,
      I4 => \rgb_out_nxt[9]_i_11_n_0\,
      I5 => \rgb_out_nxt[11]_i_27_n_0\,
      O => \rgb_out_nxt[1]_i_4_n_0\
    );
\rgb_out_nxt[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[6][1]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[8][1]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[7][1]\,
      I3 => \rgb_out_nxt[11]_i_38_n_0\,
      I4 => \rgb_out_nxt[9]_i_12_n_0\,
      I5 => \rgb_out_nxt[11]_i_33_n_0\,
      O => \rgb_out_nxt[1]_i_5_n_0\
    );
\rgb_out_nxt[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[9][1]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[11][1]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[10][1]\,
      I3 => \rgb_out_nxt[11]_i_44_n_0\,
      I4 => rgb_out_nxt140_out,
      I5 => rgb_out_nxt145_out,
      O => \rgb_out_nxt[1]_i_6_n_0\
    );
\rgb_out_nxt[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[3][1]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[5][1]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[4][1]\,
      I3 => \rgb_out_nxt[11]_i_50_n_0\,
      I4 => \rgb_out_nxt[9]_i_14_n_0\,
      I5 => \rgb_out_nxt[11]_i_45_n_0\,
      O => \rgb_out_nxt[1]_i_7_n_0\
    );
\rgb_out_nxt[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[15][1]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[17][1]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[16][1]\,
      I3 => rgb_out_nxt120_out,
      I4 => rgb_out_nxt110_out,
      I5 => rgb_out_nxt115_out,
      O => \rgb_out_nxt[1]_i_8_n_0\
    );
\rgb_out_nxt[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => rgb_out_nxt1,
      I1 => \reg_Rgb_Pixel_reg_n_0_[19][1]\,
      I2 => rgb_in(1),
      I3 => rgb_out_nxt15_out,
      I4 => \reg_Rgb_Pixel_reg_n_0_[18][1]\,
      O => \rgb_out_nxt[1]_i_9_n_0\
    );
\rgb_out_nxt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[2]_i_2_n_0\,
      I2 => \rgb_out_nxt[11]_i_6_n_0\,
      I3 => \rgb_out_nxt[2]_i_3_n_0\,
      I4 => \rgb_out_nxt[2]_i_4_n_0\,
      O => \rgb_out_nxt[2]_i_1_n_0\
    );
\rgb_out_nxt[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[12][2]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[14][2]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[13][2]\,
      I3 => rgb_out_nxt135_out,
      I4 => rgb_out_nxt125_out,
      I5 => rgb_out_nxt130_out,
      O => \rgb_out_nxt[2]_i_10_n_0\
    );
\rgb_out_nxt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[2]_i_5_n_0\,
      I1 => \rgb_out_nxt[11]_i_9_n_0\,
      I2 => \rgb_out_nxt[11]_i_7_n_0\,
      I3 => \rgb_out_nxt[2]_i_6_n_0\,
      I4 => \rgb_out_nxt[2]_i_7_n_0\,
      O => \rgb_out_nxt[2]_i_2_n_0\
    );
\rgb_out_nxt[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[2]_i_8_n_0\,
      I1 => \rgb_out_nxt[11]_i_5_n_0\,
      I2 => \rgb_out_nxt[11]_i_3_n_0\,
      I3 => \rgb_out_nxt[2]_i_9_n_0\,
      I4 => \rgb_out_nxt[2]_i_10_n_0\,
      O => \rgb_out_nxt[2]_i_3_n_0\
    );
\rgb_out_nxt[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[1][2]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[2][2]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[0][2]\,
      I3 => \rgb_out_nxt[11]_i_32_n_0\,
      I4 => \rgb_out_nxt[9]_i_11_n_0\,
      I5 => \rgb_out_nxt[11]_i_27_n_0\,
      O => \rgb_out_nxt[2]_i_4_n_0\
    );
\rgb_out_nxt[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[6][2]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[8][2]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[7][2]\,
      I3 => \rgb_out_nxt[11]_i_38_n_0\,
      I4 => \rgb_out_nxt[9]_i_12_n_0\,
      I5 => \rgb_out_nxt[11]_i_33_n_0\,
      O => \rgb_out_nxt[2]_i_5_n_0\
    );
\rgb_out_nxt[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[9][2]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[11][2]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[10][2]\,
      I3 => \rgb_out_nxt[11]_i_44_n_0\,
      I4 => rgb_out_nxt140_out,
      I5 => rgb_out_nxt145_out,
      O => \rgb_out_nxt[2]_i_6_n_0\
    );
\rgb_out_nxt[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[3][2]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[5][2]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[4][2]\,
      I3 => \rgb_out_nxt[11]_i_50_n_0\,
      I4 => \rgb_out_nxt[9]_i_14_n_0\,
      I5 => \rgb_out_nxt[11]_i_45_n_0\,
      O => \rgb_out_nxt[2]_i_7_n_0\
    );
\rgb_out_nxt[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[15][2]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[17][2]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[16][2]\,
      I3 => rgb_out_nxt120_out,
      I4 => rgb_out_nxt110_out,
      I5 => rgb_out_nxt115_out,
      O => \rgb_out_nxt[2]_i_8_n_0\
    );
\rgb_out_nxt[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => rgb_out_nxt1,
      I1 => \reg_Rgb_Pixel_reg_n_0_[19][2]\,
      I2 => rgb_in(2),
      I3 => rgb_out_nxt15_out,
      I4 => \reg_Rgb_Pixel_reg_n_0_[18][2]\,
      O => \rgb_out_nxt[2]_i_9_n_0\
    );
\rgb_out_nxt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[3]_i_2_n_0\,
      I2 => \rgb_out_nxt[11]_i_6_n_0\,
      I3 => \rgb_out_nxt[3]_i_3_n_0\,
      I4 => \rgb_out_nxt[3]_i_4_n_0\,
      O => \rgb_out_nxt[3]_i_1_n_0\
    );
\rgb_out_nxt[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[12][3]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[14][3]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[13][3]\,
      I3 => rgb_out_nxt135_out,
      I4 => rgb_out_nxt125_out,
      I5 => rgb_out_nxt130_out,
      O => \rgb_out_nxt[3]_i_10_n_0\
    );
\rgb_out_nxt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[3]_i_5_n_0\,
      I1 => \rgb_out_nxt[11]_i_9_n_0\,
      I2 => \rgb_out_nxt[11]_i_7_n_0\,
      I3 => \rgb_out_nxt[3]_i_6_n_0\,
      I4 => \rgb_out_nxt[3]_i_7_n_0\,
      O => \rgb_out_nxt[3]_i_2_n_0\
    );
\rgb_out_nxt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[3]_i_8_n_0\,
      I1 => \rgb_out_nxt[11]_i_5_n_0\,
      I2 => \rgb_out_nxt[11]_i_3_n_0\,
      I3 => \rgb_out_nxt[3]_i_9_n_0\,
      I4 => \rgb_out_nxt[3]_i_10_n_0\,
      O => \rgb_out_nxt[3]_i_3_n_0\
    );
\rgb_out_nxt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[1][3]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[2][3]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[0][3]\,
      I3 => \rgb_out_nxt[11]_i_32_n_0\,
      I4 => \rgb_out_nxt[9]_i_11_n_0\,
      I5 => \rgb_out_nxt[11]_i_27_n_0\,
      O => \rgb_out_nxt[3]_i_4_n_0\
    );
\rgb_out_nxt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[6][3]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[8][3]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[7][3]\,
      I3 => \rgb_out_nxt[11]_i_38_n_0\,
      I4 => \rgb_out_nxt[9]_i_12_n_0\,
      I5 => \rgb_out_nxt[11]_i_33_n_0\,
      O => \rgb_out_nxt[3]_i_5_n_0\
    );
\rgb_out_nxt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[9][3]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[11][3]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[10][3]\,
      I3 => \rgb_out_nxt[11]_i_44_n_0\,
      I4 => rgb_out_nxt140_out,
      I5 => rgb_out_nxt145_out,
      O => \rgb_out_nxt[3]_i_6_n_0\
    );
\rgb_out_nxt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[3][3]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[5][3]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[4][3]\,
      I3 => \rgb_out_nxt[11]_i_50_n_0\,
      I4 => \rgb_out_nxt[9]_i_14_n_0\,
      I5 => \rgb_out_nxt[11]_i_45_n_0\,
      O => \rgb_out_nxt[3]_i_7_n_0\
    );
\rgb_out_nxt[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[15][3]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[17][3]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[16][3]\,
      I3 => rgb_out_nxt120_out,
      I4 => rgb_out_nxt110_out,
      I5 => rgb_out_nxt115_out,
      O => \rgb_out_nxt[3]_i_8_n_0\
    );
\rgb_out_nxt[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => rgb_out_nxt1,
      I1 => \reg_Rgb_Pixel_reg_n_0_[19][3]\,
      I2 => rgb_in(3),
      I3 => rgb_out_nxt15_out,
      I4 => \reg_Rgb_Pixel_reg_n_0_[18][3]\,
      O => \rgb_out_nxt[3]_i_9_n_0\
    );
\rgb_out_nxt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[4]_i_2_n_0\,
      I2 => \rgb_out_nxt[11]_i_6_n_0\,
      I3 => \rgb_out_nxt[4]_i_3_n_0\,
      I4 => \rgb_out_nxt[4]_i_4_n_0\,
      O => \rgb_out_nxt[4]_i_1_n_0\
    );
\rgb_out_nxt[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[12][4]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[14][4]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[13][4]\,
      I3 => rgb_out_nxt135_out,
      I4 => rgb_out_nxt125_out,
      I5 => rgb_out_nxt130_out,
      O => \rgb_out_nxt[4]_i_10_n_0\
    );
\rgb_out_nxt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[4]_i_5_n_0\,
      I1 => \rgb_out_nxt[11]_i_9_n_0\,
      I2 => \rgb_out_nxt[11]_i_7_n_0\,
      I3 => \rgb_out_nxt[4]_i_6_n_0\,
      I4 => \rgb_out_nxt[4]_i_7_n_0\,
      O => \rgb_out_nxt[4]_i_2_n_0\
    );
\rgb_out_nxt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[4]_i_8_n_0\,
      I1 => \rgb_out_nxt[11]_i_5_n_0\,
      I2 => \rgb_out_nxt[11]_i_3_n_0\,
      I3 => \rgb_out_nxt[4]_i_9_n_0\,
      I4 => \rgb_out_nxt[4]_i_10_n_0\,
      O => \rgb_out_nxt[4]_i_3_n_0\
    );
\rgb_out_nxt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[1][4]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[2][4]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[0][4]\,
      I3 => \rgb_out_nxt[11]_i_32_n_0\,
      I4 => \rgb_out_nxt[9]_i_11_n_0\,
      I5 => \rgb_out_nxt[11]_i_27_n_0\,
      O => \rgb_out_nxt[4]_i_4_n_0\
    );
\rgb_out_nxt[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[6][4]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[8][4]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[7][4]\,
      I3 => \rgb_out_nxt[11]_i_38_n_0\,
      I4 => \rgb_out_nxt[9]_i_12_n_0\,
      I5 => \rgb_out_nxt[11]_i_33_n_0\,
      O => \rgb_out_nxt[4]_i_5_n_0\
    );
\rgb_out_nxt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[9][4]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[11][4]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[10][4]\,
      I3 => \rgb_out_nxt[11]_i_44_n_0\,
      I4 => rgb_out_nxt140_out,
      I5 => rgb_out_nxt145_out,
      O => \rgb_out_nxt[4]_i_6_n_0\
    );
\rgb_out_nxt[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[3][4]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[5][4]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[4][4]\,
      I3 => \rgb_out_nxt[11]_i_50_n_0\,
      I4 => \rgb_out_nxt[9]_i_14_n_0\,
      I5 => \rgb_out_nxt[11]_i_45_n_0\,
      O => \rgb_out_nxt[4]_i_7_n_0\
    );
\rgb_out_nxt[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[15][4]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[17][4]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[16][4]\,
      I3 => rgb_out_nxt120_out,
      I4 => rgb_out_nxt110_out,
      I5 => rgb_out_nxt115_out,
      O => \rgb_out_nxt[4]_i_8_n_0\
    );
\rgb_out_nxt[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => rgb_out_nxt1,
      I1 => \reg_Rgb_Pixel_reg_n_0_[19][4]\,
      I2 => rgb_in(4),
      I3 => rgb_out_nxt15_out,
      I4 => \reg_Rgb_Pixel_reg_n_0_[18][4]\,
      O => \rgb_out_nxt[4]_i_9_n_0\
    );
\rgb_out_nxt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[5]_i_2_n_0\,
      I2 => \rgb_out_nxt[11]_i_6_n_0\,
      I3 => \rgb_out_nxt[5]_i_3_n_0\,
      I4 => \rgb_out_nxt[5]_i_4_n_0\,
      O => \rgb_out_nxt[5]_i_1_n_0\
    );
\rgb_out_nxt[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[12][5]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[14][5]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[13][5]\,
      I3 => rgb_out_nxt135_out,
      I4 => rgb_out_nxt125_out,
      I5 => rgb_out_nxt130_out,
      O => \rgb_out_nxt[5]_i_10_n_0\
    );
\rgb_out_nxt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[5]_i_5_n_0\,
      I1 => \rgb_out_nxt[11]_i_9_n_0\,
      I2 => \rgb_out_nxt[11]_i_7_n_0\,
      I3 => \rgb_out_nxt[5]_i_6_n_0\,
      I4 => \rgb_out_nxt[5]_i_7_n_0\,
      O => \rgb_out_nxt[5]_i_2_n_0\
    );
\rgb_out_nxt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[5]_i_8_n_0\,
      I1 => \rgb_out_nxt[11]_i_5_n_0\,
      I2 => \rgb_out_nxt[11]_i_3_n_0\,
      I3 => \rgb_out_nxt[5]_i_9_n_0\,
      I4 => \rgb_out_nxt[5]_i_10_n_0\,
      O => \rgb_out_nxt[5]_i_3_n_0\
    );
\rgb_out_nxt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[1][5]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[2][5]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[0][5]\,
      I3 => \rgb_out_nxt[11]_i_32_n_0\,
      I4 => \rgb_out_nxt[9]_i_11_n_0\,
      I5 => \rgb_out_nxt[11]_i_27_n_0\,
      O => \rgb_out_nxt[5]_i_4_n_0\
    );
\rgb_out_nxt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[6][5]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[8][5]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[7][5]\,
      I3 => \rgb_out_nxt[11]_i_38_n_0\,
      I4 => \rgb_out_nxt[9]_i_12_n_0\,
      I5 => \rgb_out_nxt[11]_i_33_n_0\,
      O => \rgb_out_nxt[5]_i_5_n_0\
    );
\rgb_out_nxt[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[9][5]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[11][5]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[10][5]\,
      I3 => \rgb_out_nxt[11]_i_44_n_0\,
      I4 => rgb_out_nxt140_out,
      I5 => rgb_out_nxt145_out,
      O => \rgb_out_nxt[5]_i_6_n_0\
    );
\rgb_out_nxt[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[3][5]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[5][5]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[4][5]\,
      I3 => \rgb_out_nxt[11]_i_50_n_0\,
      I4 => \rgb_out_nxt[9]_i_14_n_0\,
      I5 => \rgb_out_nxt[11]_i_45_n_0\,
      O => \rgb_out_nxt[5]_i_7_n_0\
    );
\rgb_out_nxt[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[15][5]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[17][5]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[16][5]\,
      I3 => rgb_out_nxt120_out,
      I4 => rgb_out_nxt110_out,
      I5 => rgb_out_nxt115_out,
      O => \rgb_out_nxt[5]_i_8_n_0\
    );
\rgb_out_nxt[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => rgb_out_nxt1,
      I1 => \reg_Rgb_Pixel_reg_n_0_[19][5]\,
      I2 => rgb_in(5),
      I3 => rgb_out_nxt15_out,
      I4 => \reg_Rgb_Pixel_reg_n_0_[18][5]\,
      O => \rgb_out_nxt[5]_i_9_n_0\
    );
\rgb_out_nxt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[6]_i_2_n_0\,
      I2 => \rgb_out_nxt[11]_i_6_n_0\,
      I3 => \rgb_out_nxt[6]_i_3_n_0\,
      I4 => \rgb_out_nxt[6]_i_4_n_0\,
      O => \rgb_out_nxt[6]_i_1_n_0\
    );
\rgb_out_nxt[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[12][6]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[14][6]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[13][6]\,
      I3 => rgb_out_nxt135_out,
      I4 => rgb_out_nxt125_out,
      I5 => rgb_out_nxt130_out,
      O => \rgb_out_nxt[6]_i_10_n_0\
    );
\rgb_out_nxt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[6]_i_5_n_0\,
      I1 => \rgb_out_nxt[11]_i_9_n_0\,
      I2 => \rgb_out_nxt[11]_i_7_n_0\,
      I3 => \rgb_out_nxt[6]_i_6_n_0\,
      I4 => \rgb_out_nxt[6]_i_7_n_0\,
      O => \rgb_out_nxt[6]_i_2_n_0\
    );
\rgb_out_nxt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[6]_i_8_n_0\,
      I1 => \rgb_out_nxt[11]_i_5_n_0\,
      I2 => \rgb_out_nxt[11]_i_3_n_0\,
      I3 => \rgb_out_nxt[6]_i_9_n_0\,
      I4 => \rgb_out_nxt[6]_i_10_n_0\,
      O => \rgb_out_nxt[6]_i_3_n_0\
    );
\rgb_out_nxt[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[1][6]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[2][6]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[0][6]\,
      I3 => \rgb_out_nxt[11]_i_32_n_0\,
      I4 => \rgb_out_nxt[9]_i_11_n_0\,
      I5 => \rgb_out_nxt[11]_i_27_n_0\,
      O => \rgb_out_nxt[6]_i_4_n_0\
    );
\rgb_out_nxt[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[6][6]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[8][6]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[7][6]\,
      I3 => \rgb_out_nxt[11]_i_38_n_0\,
      I4 => \rgb_out_nxt[9]_i_12_n_0\,
      I5 => \rgb_out_nxt[11]_i_33_n_0\,
      O => \rgb_out_nxt[6]_i_5_n_0\
    );
\rgb_out_nxt[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[9][6]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[11][6]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[10][6]\,
      I3 => \rgb_out_nxt[11]_i_44_n_0\,
      I4 => rgb_out_nxt140_out,
      I5 => rgb_out_nxt145_out,
      O => \rgb_out_nxt[6]_i_6_n_0\
    );
\rgb_out_nxt[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[3][6]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[5][6]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[4][6]\,
      I3 => \rgb_out_nxt[11]_i_50_n_0\,
      I4 => \rgb_out_nxt[9]_i_14_n_0\,
      I5 => \rgb_out_nxt[11]_i_45_n_0\,
      O => \rgb_out_nxt[6]_i_7_n_0\
    );
\rgb_out_nxt[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[15][6]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[17][6]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[16][6]\,
      I3 => rgb_out_nxt120_out,
      I4 => rgb_out_nxt110_out,
      I5 => rgb_out_nxt115_out,
      O => \rgb_out_nxt[6]_i_8_n_0\
    );
\rgb_out_nxt[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => rgb_out_nxt1,
      I1 => \reg_Rgb_Pixel_reg_n_0_[19][6]\,
      I2 => rgb_in(6),
      I3 => rgb_out_nxt15_out,
      I4 => \reg_Rgb_Pixel_reg_n_0_[18][6]\,
      O => \rgb_out_nxt[6]_i_9_n_0\
    );
\rgb_out_nxt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[7]_i_2_n_0\,
      I2 => \rgb_out_nxt[11]_i_6_n_0\,
      I3 => \rgb_out_nxt[7]_i_3_n_0\,
      I4 => \rgb_out_nxt[7]_i_4_n_0\,
      O => \rgb_out_nxt[7]_i_1_n_0\
    );
\rgb_out_nxt[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[12][7]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[14][7]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[13][7]\,
      I3 => rgb_out_nxt135_out,
      I4 => rgb_out_nxt125_out,
      I5 => rgb_out_nxt130_out,
      O => \rgb_out_nxt[7]_i_10_n_0\
    );
\rgb_out_nxt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[7]_i_5_n_0\,
      I1 => \rgb_out_nxt[11]_i_9_n_0\,
      I2 => \rgb_out_nxt[11]_i_7_n_0\,
      I3 => \rgb_out_nxt[7]_i_6_n_0\,
      I4 => \rgb_out_nxt[7]_i_7_n_0\,
      O => \rgb_out_nxt[7]_i_2_n_0\
    );
\rgb_out_nxt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[7]_i_8_n_0\,
      I1 => \rgb_out_nxt[11]_i_5_n_0\,
      I2 => \rgb_out_nxt[11]_i_3_n_0\,
      I3 => \rgb_out_nxt[7]_i_9_n_0\,
      I4 => \rgb_out_nxt[7]_i_10_n_0\,
      O => \rgb_out_nxt[7]_i_3_n_0\
    );
\rgb_out_nxt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[1][7]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[2][7]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[0][7]\,
      I3 => \rgb_out_nxt[11]_i_32_n_0\,
      I4 => \rgb_out_nxt[9]_i_11_n_0\,
      I5 => \rgb_out_nxt[11]_i_27_n_0\,
      O => \rgb_out_nxt[7]_i_4_n_0\
    );
\rgb_out_nxt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[6][7]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[8][7]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[7][7]\,
      I3 => \rgb_out_nxt[11]_i_38_n_0\,
      I4 => \rgb_out_nxt[9]_i_12_n_0\,
      I5 => \rgb_out_nxt[11]_i_33_n_0\,
      O => \rgb_out_nxt[7]_i_5_n_0\
    );
\rgb_out_nxt[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[9][7]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[11][7]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[10][7]\,
      I3 => \rgb_out_nxt[11]_i_44_n_0\,
      I4 => rgb_out_nxt140_out,
      I5 => rgb_out_nxt145_out,
      O => \rgb_out_nxt[7]_i_6_n_0\
    );
\rgb_out_nxt[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[3][7]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[5][7]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[4][7]\,
      I3 => \rgb_out_nxt[11]_i_50_n_0\,
      I4 => \rgb_out_nxt[9]_i_14_n_0\,
      I5 => \rgb_out_nxt[11]_i_45_n_0\,
      O => \rgb_out_nxt[7]_i_7_n_0\
    );
\rgb_out_nxt[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[15][7]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[17][7]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[16][7]\,
      I3 => rgb_out_nxt120_out,
      I4 => rgb_out_nxt110_out,
      I5 => rgb_out_nxt115_out,
      O => \rgb_out_nxt[7]_i_8_n_0\
    );
\rgb_out_nxt[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => rgb_out_nxt1,
      I1 => \reg_Rgb_Pixel_reg_n_0_[19][7]\,
      I2 => rgb_in(7),
      I3 => rgb_out_nxt15_out,
      I4 => \reg_Rgb_Pixel_reg_n_0_[18][7]\,
      O => \rgb_out_nxt[7]_i_9_n_0\
    );
\rgb_out_nxt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[8]_i_2_n_0\,
      I2 => \rgb_out_nxt[11]_i_6_n_0\,
      I3 => \rgb_out_nxt[8]_i_3_n_0\,
      I4 => \rgb_out_nxt[8]_i_4_n_0\,
      O => \rgb_out_nxt[8]_i_1_n_0\
    );
\rgb_out_nxt[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[12][8]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[14][8]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[13][8]\,
      I3 => rgb_out_nxt135_out,
      I4 => rgb_out_nxt125_out,
      I5 => rgb_out_nxt130_out,
      O => \rgb_out_nxt[8]_i_10_n_0\
    );
\rgb_out_nxt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[8]_i_5_n_0\,
      I1 => \rgb_out_nxt[11]_i_9_n_0\,
      I2 => \rgb_out_nxt[11]_i_7_n_0\,
      I3 => \rgb_out_nxt[8]_i_6_n_0\,
      I4 => \rgb_out_nxt[8]_i_7_n_0\,
      O => \rgb_out_nxt[8]_i_2_n_0\
    );
\rgb_out_nxt[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[8]_i_8_n_0\,
      I1 => \rgb_out_nxt[11]_i_5_n_0\,
      I2 => \rgb_out_nxt[11]_i_3_n_0\,
      I3 => \rgb_out_nxt[8]_i_9_n_0\,
      I4 => \rgb_out_nxt[8]_i_10_n_0\,
      O => \rgb_out_nxt[8]_i_3_n_0\
    );
\rgb_out_nxt[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[1][8]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[2][8]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[0][8]\,
      I3 => \rgb_out_nxt[11]_i_32_n_0\,
      I4 => \rgb_out_nxt[9]_i_11_n_0\,
      I5 => \rgb_out_nxt[11]_i_27_n_0\,
      O => \rgb_out_nxt[8]_i_4_n_0\
    );
\rgb_out_nxt[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[6][8]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[8][8]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[7][8]\,
      I3 => \rgb_out_nxt[11]_i_38_n_0\,
      I4 => \rgb_out_nxt[9]_i_12_n_0\,
      I5 => \rgb_out_nxt[11]_i_33_n_0\,
      O => \rgb_out_nxt[8]_i_5_n_0\
    );
\rgb_out_nxt[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[9][8]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[11][8]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[10][8]\,
      I3 => \rgb_out_nxt[11]_i_44_n_0\,
      I4 => rgb_out_nxt140_out,
      I5 => rgb_out_nxt145_out,
      O => \rgb_out_nxt[8]_i_6_n_0\
    );
\rgb_out_nxt[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[3][8]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[5][8]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[4][8]\,
      I3 => \rgb_out_nxt[11]_i_50_n_0\,
      I4 => \rgb_out_nxt[9]_i_14_n_0\,
      I5 => \rgb_out_nxt[11]_i_45_n_0\,
      O => \rgb_out_nxt[8]_i_7_n_0\
    );
\rgb_out_nxt[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[15][8]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[17][8]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[16][8]\,
      I3 => rgb_out_nxt120_out,
      I4 => rgb_out_nxt110_out,
      I5 => rgb_out_nxt115_out,
      O => \rgb_out_nxt[8]_i_8_n_0\
    );
\rgb_out_nxt[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => rgb_out_nxt1,
      I1 => \reg_Rgb_Pixel_reg_n_0_[19][8]\,
      I2 => rgb_in(8),
      I3 => rgb_out_nxt15_out,
      I4 => \reg_Rgb_Pixel_reg_n_0_[18][8]\,
      O => \rgb_out_nxt[8]_i_9_n_0\
    );
\rgb_out_nxt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \rgb_out_nxt[11]_i_2_n_0\,
      I1 => \rgb_out_nxt[9]_i_2_n_0\,
      I2 => \rgb_out_nxt[11]_i_6_n_0\,
      I3 => \rgb_out_nxt[9]_i_3_n_0\,
      I4 => \rgb_out_nxt[9]_i_4_n_0\,
      O => \rgb_out_nxt[9]_i_1_n_0\
    );
\rgb_out_nxt[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[12][9]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[14][9]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[13][9]\,
      I3 => rgb_out_nxt135_out,
      I4 => rgb_out_nxt125_out,
      I5 => rgb_out_nxt130_out,
      O => \rgb_out_nxt[9]_i_10_n_0\
    );
\rgb_out_nxt[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt283_in,
      I1 => rgb_out_nxt484_in,
      I2 => rgb_out_nxt481_in,
      I3 => rgb_out_nxt382_in,
      O => \rgb_out_nxt[9]_i_11_n_0\
    );
\rgb_out_nxt[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt253_in,
      I1 => rgb_out_nxt454_in,
      I2 => rgb_out_nxt451_in,
      I3 => rgb_out_nxt352_in,
      O => \rgb_out_nxt[9]_i_12_n_0\
    );
\rgb_out_nxt[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt238_in,
      I1 => rgb_out_nxt439_in,
      I2 => rgb_out_nxt436_in,
      I3 => rgb_out_nxt337_in,
      O => rgb_out_nxt140_out
    );
\rgb_out_nxt[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt268_in,
      I1 => rgb_out_nxt469_in,
      I2 => rgb_out_nxt466_in,
      I3 => rgb_out_nxt367_in,
      O => \rgb_out_nxt[9]_i_14_n_0\
    );
\rgb_out_nxt[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt28_in,
      I1 => rgb_out_nxt49_in,
      I2 => rgb_out_nxt46_in,
      I3 => rgb_out_nxt37_in,
      O => rgb_out_nxt110_out
    );
\rgb_out_nxt[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt2,
      I1 => rgb_out_nxt40_in,
      I2 => rgb_out_nxt4,
      I3 => rgb_out_nxt3,
      O => rgb_out_nxt1
    );
\rgb_out_nxt[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rgb_out_nxt223_in,
      I1 => rgb_out_nxt424_in,
      I2 => rgb_out_nxt421_in,
      I3 => rgb_out_nxt322_in,
      O => rgb_out_nxt125_out
    );
\rgb_out_nxt[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[9]_i_5_n_0\,
      I1 => \rgb_out_nxt[11]_i_9_n_0\,
      I2 => \rgb_out_nxt[11]_i_7_n_0\,
      I3 => \rgb_out_nxt[9]_i_6_n_0\,
      I4 => \rgb_out_nxt[9]_i_7_n_0\,
      O => \rgb_out_nxt[9]_i_2_n_0\
    );
\rgb_out_nxt[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \rgb_out_nxt[9]_i_8_n_0\,
      I1 => \rgb_out_nxt[11]_i_5_n_0\,
      I2 => \rgb_out_nxt[11]_i_3_n_0\,
      I3 => \rgb_out_nxt[9]_i_9_n_0\,
      I4 => \rgb_out_nxt[9]_i_10_n_0\,
      O => \rgb_out_nxt[9]_i_3_n_0\
    );
\rgb_out_nxt[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[1][9]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[2][9]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[0][9]\,
      I3 => \rgb_out_nxt[11]_i_32_n_0\,
      I4 => \rgb_out_nxt[9]_i_11_n_0\,
      I5 => \rgb_out_nxt[11]_i_27_n_0\,
      O => \rgb_out_nxt[9]_i_4_n_0\
    );
\rgb_out_nxt[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[6][9]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[8][9]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[7][9]\,
      I3 => \rgb_out_nxt[11]_i_38_n_0\,
      I4 => \rgb_out_nxt[9]_i_12_n_0\,
      I5 => \rgb_out_nxt[11]_i_33_n_0\,
      O => \rgb_out_nxt[9]_i_5_n_0\
    );
\rgb_out_nxt[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[9][9]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[11][9]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[10][9]\,
      I3 => \rgb_out_nxt[11]_i_44_n_0\,
      I4 => rgb_out_nxt140_out,
      I5 => rgb_out_nxt145_out,
      O => \rgb_out_nxt[9]_i_6_n_0\
    );
\rgb_out_nxt[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[3][9]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[5][9]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[4][9]\,
      I3 => \rgb_out_nxt[11]_i_50_n_0\,
      I4 => \rgb_out_nxt[9]_i_14_n_0\,
      I5 => \rgb_out_nxt[11]_i_45_n_0\,
      O => \rgb_out_nxt[9]_i_7_n_0\
    );
\rgb_out_nxt[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_Rgb_Pixel_reg_n_0_[15][9]\,
      I1 => \reg_Rgb_Pixel_reg_n_0_[17][9]\,
      I2 => \reg_Rgb_Pixel_reg_n_0_[16][9]\,
      I3 => rgb_out_nxt120_out,
      I4 => rgb_out_nxt110_out,
      I5 => rgb_out_nxt115_out,
      O => \rgb_out_nxt[9]_i_8_n_0\
    );
\rgb_out_nxt[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => rgb_out_nxt1,
      I1 => \reg_Rgb_Pixel_reg_n_0_[19][9]\,
      I2 => rgb_in(9),
      I3 => rgb_out_nxt15_out,
      I4 => \reg_Rgb_Pixel_reg_n_0_[18][9]\,
      O => \rgb_out_nxt[9]_i_9_n_0\
    );
\rgb_out_nxt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[0]_i_1_n_0\,
      Q => rgb_out(0),
      R => '0'
    );
\rgb_out_nxt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[10]_i_1_n_0\,
      Q => rgb_out(10),
      R => '0'
    );
\rgb_out_nxt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[11]_i_1_n_0\,
      Q => rgb_out(11),
      R => '0'
    );
\rgb_out_nxt_reg[11]_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_103_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_103_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_103_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_103_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_351_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_352_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_353_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_354_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_103_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_355_n_0\,
      S(2) => \rgb_out_nxt[11]_i_356_n_0\,
      S(1) => \rgb_out_nxt[11]_i_357_n_0\,
      S(0) => \rgb_out_nxt[11]_i_358_n_0\
    );
\rgb_out_nxt_reg[11]_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_107_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_107_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_107_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_107_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_359_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_360_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_361_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_362_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_107_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_363_n_0\,
      S(2) => \rgb_out_nxt[11]_i_364_n_0\,
      S(1) => \rgb_out_nxt[11]_i_365_n_0\,
      S(0) => \rgb_out_nxt[11]_i_366_n_0\
    );
\rgb_out_nxt_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_55_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt28_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_56_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_3_2\(0),
      S(0) => \rgb_out_nxt[11]_i_58_n_0\
    );
\rgb_out_nxt_reg[11]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_111_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_111_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_111_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_111_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_367_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_368_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_369_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_370_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_111_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_371_n_0\,
      S(2) => \rgb_out_nxt[11]_i_372_n_0\,
      S(1) => \rgb_out_nxt[11]_i_373_n_0\,
      S(0) => \rgb_out_nxt[11]_i_374_n_0\
    );
\rgb_out_nxt_reg[11]_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_375_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_115_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt233_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_115_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_376_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_115_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_26_2\(0),
      S(0) => \rgb_out_nxt[11]_i_378_n_0\
    );
\rgb_out_nxt_reg[11]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_379_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_116_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt434_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_116_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_380_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_116_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_26_3\(0),
      S(0) => \rgb_out_nxt[11]_i_382_n_0\
    );
\rgb_out_nxt_reg[11]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_383_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_117_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt431_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_117_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_384_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_117_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_26_0\(0),
      S(0) => \rgb_out_nxt[11]_i_386_n_0\
    );
\rgb_out_nxt_reg[11]_i_118\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_387_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_118_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt332_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_118_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_388_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_118_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_26_1\(0),
      S(0) => \rgb_out_nxt[11]_i_390_n_0\
    );
\rgb_out_nxt_reg[11]_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_391_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_119_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt288_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_119_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_392_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_119_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_27_2\(0),
      S(0) => \rgb_out_nxt[11]_i_394_n_0\
    );
\rgb_out_nxt_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_59_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt49_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_60_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_3_3\(0),
      S(0) => \rgb_out_nxt[11]_i_62_n_0\
    );
\rgb_out_nxt_reg[11]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_395_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_120_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt489_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_396_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_120_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_27_3\(0),
      S(0) => \rgb_out_nxt[11]_i_398_n_0\
    );
\rgb_out_nxt_reg[11]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_399_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_121_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt486_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_400_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_121_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_27_0\(0),
      S(0) => \rgb_out_nxt[11]_i_402_n_0\
    );
\rgb_out_nxt_reg[11]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_403_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_122_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt387_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_404_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_122_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_27_1\(0),
      S(0) => \rgb_out_nxt[11]_i_406_n_0\
    );
\rgb_out_nxt_reg[11]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_123_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_123_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_123_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_123_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_407_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_408_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_409_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_410_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_123_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_411_n_0\,
      S(2) => \rgb_out_nxt[11]_i_412_n_0\,
      S(1) => \rgb_out_nxt[11]_i_413_n_0\,
      S(0) => \rgb_out_nxt[11]_i_414_n_0\
    );
\rgb_out_nxt_reg[11]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_127_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_127_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_127_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_127_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_415_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_416_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_417_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_418_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_127_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_419_n_0\,
      S(2) => \rgb_out_nxt[11]_i_420_n_0\,
      S(1) => \rgb_out_nxt[11]_i_421_n_0\,
      S(0) => \rgb_out_nxt[11]_i_422_n_0\
    );
\rgb_out_nxt_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_63_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt46_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_64_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_3_0\(0),
      S(0) => \rgb_out_nxt[11]_i_66_n_0\
    );
\rgb_out_nxt_reg[11]_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_131_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_131_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_131_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_131_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_423_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_424_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_425_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_426_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_131_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_427_n_0\,
      S(2) => \rgb_out_nxt[11]_i_428_n_0\,
      S(1) => \rgb_out_nxt[11]_i_429_n_0\,
      S(0) => \rgb_out_nxt[11]_i_430_n_0\
    );
\rgb_out_nxt_reg[11]_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_135_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_135_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_135_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_135_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_431_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_432_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_433_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_434_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_135_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_435_n_0\,
      S(2) => \rgb_out_nxt[11]_i_436_n_0\,
      S(1) => \rgb_out_nxt[11]_i_437_n_0\,
      S(0) => \rgb_out_nxt[11]_i_438_n_0\
    );
\rgb_out_nxt_reg[11]_i_139\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_439_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_139_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt293_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_139_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_440_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_139_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_32_2\(0),
      S(0) => \rgb_out_nxt[11]_i_442_n_0\
    );
\rgb_out_nxt_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_67_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt37_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_68_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_3_1\(0),
      S(0) => \rgb_out_nxt[11]_i_70_n_0\
    );
\rgb_out_nxt_reg[11]_i_140\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_443_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_140_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt494_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_140_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_444_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_140_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_32_3\(0),
      S(0) => \rgb_out_nxt[11]_i_446_n_0\
    );
\rgb_out_nxt_reg[11]_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_447_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_141_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt491_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_141_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_448_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_141_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_32_0\(0),
      S(0) => \rgb_out_nxt[11]_i_450_n_0\
    );
\rgb_out_nxt_reg[11]_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_451_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_142_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt392_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_142_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_452_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_142_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_32_1\(0),
      S(0) => \rgb_out_nxt[11]_i_454_n_0\
    );
\rgb_out_nxt_reg[11]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_455_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_143_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt258_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_143_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_456_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_143_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_33_2\(0),
      S(0) => \rgb_out_nxt[11]_i_458_n_0\
    );
\rgb_out_nxt_reg[11]_i_144\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_459_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_144_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt459_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_144_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_460_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_144_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_33_3\(0),
      S(0) => \rgb_out_nxt[11]_i_462_n_0\
    );
\rgb_out_nxt_reg[11]_i_145\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_463_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_145_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt456_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_145_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_464_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_145_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_33_0\(0),
      S(0) => \rgb_out_nxt[11]_i_466_n_0\
    );
\rgb_out_nxt_reg[11]_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_467_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_146_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt357_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_146_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_468_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_146_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_33_1\(0),
      S(0) => \rgb_out_nxt[11]_i_470_n_0\
    );
\rgb_out_nxt_reg[11]_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_147_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_147_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_147_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_147_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_471_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_472_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_473_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_474_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_147_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_475_n_0\,
      S(2) => \rgb_out_nxt[11]_i_476_n_0\,
      S(1) => \rgb_out_nxt[11]_i_477_n_0\,
      S(0) => \rgb_out_nxt[11]_i_478_n_0\
    );
\rgb_out_nxt_reg[11]_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_151_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_151_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_151_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_151_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_479_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_480_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_481_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_482_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_151_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_483_n_0\,
      S(2) => \rgb_out_nxt[11]_i_484_n_0\,
      S(1) => \rgb_out_nxt[11]_i_485_n_0\,
      S(0) => \rgb_out_nxt[11]_i_486_n_0\
    );
\rgb_out_nxt_reg[11]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_155_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_155_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_155_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_155_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_487_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_488_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_489_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_490_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_155_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_491_n_0\,
      S(2) => \rgb_out_nxt[11]_i_492_n_0\,
      S(1) => \rgb_out_nxt[11]_i_493_n_0\,
      S(0) => \rgb_out_nxt[11]_i_494_n_0\
    );
\rgb_out_nxt_reg[11]_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_159_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_159_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_159_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_159_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_495_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_496_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_497_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_498_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_159_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_499_n_0\,
      S(2) => \rgb_out_nxt[11]_i_500_n_0\,
      S(1) => \rgb_out_nxt[11]_i_501_n_0\,
      S(0) => \rgb_out_nxt[11]_i_502_n_0\
    );
\rgb_out_nxt_reg[11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_75_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt2,
      CO(0) => \rgb_out_nxt_reg[11]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_76_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_4_2\(0),
      S(0) => \rgb_out_nxt[11]_i_78_n_0\
    );
\rgb_out_nxt_reg[11]_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_503_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_163_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt263_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_163_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_504_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_163_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_38_2\(0),
      S(0) => \rgb_out_nxt[11]_i_506_n_0\
    );
\rgb_out_nxt_reg[11]_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_507_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_164_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt464_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_164_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_508_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_164_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_38_3\(0),
      S(0) => \rgb_out_nxt[11]_i_510_n_0\
    );
\rgb_out_nxt_reg[11]_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_511_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_165_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt461_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_165_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_512_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_165_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_38_0\(0),
      S(0) => \rgb_out_nxt[11]_i_514_n_0\
    );
\rgb_out_nxt_reg[11]_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_515_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_166_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt362_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_166_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_516_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_166_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_38_1\(0),
      S(0) => \rgb_out_nxt[11]_i_518_n_0\
    );
\rgb_out_nxt_reg[11]_i_167\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_519_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_167_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt243_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_167_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_520_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_167_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_39_2\(0),
      S(0) => \rgb_out_nxt[11]_i_522_n_0\
    );
\rgb_out_nxt_reg[11]_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_523_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_168_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt444_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_168_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_524_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_168_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_39_3\(0),
      S(0) => \rgb_out_nxt[11]_i_526_n_0\
    );
\rgb_out_nxt_reg[11]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_527_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_169_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt441_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_169_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_528_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_169_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_39_0\(0),
      S(0) => \rgb_out_nxt[11]_i_530_n_0\
    );
\rgb_out_nxt_reg[11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_79_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt40_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_80_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_4_3\(0),
      S(0) => \rgb_out_nxt[11]_i_82_n_0\
    );
\rgb_out_nxt_reg[11]_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_531_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_170_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt342_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_170_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_532_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_170_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_39_1\(0),
      S(0) => \rgb_out_nxt[11]_i_534_n_0\
    );
\rgb_out_nxt_reg[11]_i_171\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_171_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_171_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_171_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_171_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_535_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_536_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_537_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_538_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_171_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_539_n_0\,
      S(2) => \rgb_out_nxt[11]_i_540_n_0\,
      S(1) => \rgb_out_nxt[11]_i_541_n_0\,
      S(0) => \rgb_out_nxt[11]_i_542_n_0\
    );
\rgb_out_nxt_reg[11]_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_175_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_175_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_175_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_175_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_543_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_544_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_545_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_546_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_175_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_547_n_0\,
      S(2) => \rgb_out_nxt[11]_i_548_n_0\,
      S(1) => \rgb_out_nxt[11]_i_549_n_0\,
      S(0) => \rgb_out_nxt[11]_i_550_n_0\
    );
\rgb_out_nxt_reg[11]_i_179\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_179_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_179_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_179_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_179_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_551_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_552_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_553_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_554_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_179_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_555_n_0\,
      S(2) => \rgb_out_nxt[11]_i_556_n_0\,
      S(1) => \rgb_out_nxt[11]_i_557_n_0\,
      S(0) => \rgb_out_nxt[11]_i_558_n_0\
    );
\rgb_out_nxt_reg[11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_83_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt4,
      CO(0) => \rgb_out_nxt_reg[11]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_84_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_4_0\(0),
      S(0) => \rgb_out_nxt[11]_i_86_n_0\
    );
\rgb_out_nxt_reg[11]_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_183_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_183_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_183_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_183_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_559_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_560_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_561_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_562_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_183_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_563_n_0\,
      S(2) => \rgb_out_nxt[11]_i_564_n_0\,
      S(1) => \rgb_out_nxt[11]_i_565_n_0\,
      S(0) => \rgb_out_nxt[11]_i_566_n_0\
    );
\rgb_out_nxt_reg[11]_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_567_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_187_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt248_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_187_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_568_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_187_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_44_1\(0),
      S(0) => \rgb_out_nxt[11]_i_570_n_0\
    );
\rgb_out_nxt_reg[11]_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_571_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_188_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt449_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_188_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_572_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_188_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_44_2\(0),
      S(0) => \rgb_out_nxt[11]_i_574_n_0\
    );
\rgb_out_nxt_reg[11]_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_575_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_189_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt446_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_189_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_576_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_189_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \rgb_out_nxt[11]_i_578_n_0\
    );
\rgb_out_nxt_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_87_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt3,
      CO(0) => \rgb_out_nxt_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_88_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_4_1\(0),
      S(0) => \rgb_out_nxt[11]_i_90_n_0\
    );
\rgb_out_nxt_reg[11]_i_190\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_579_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_190_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt347_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_190_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_580_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_190_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_44_0\(0),
      S(0) => \rgb_out_nxt[11]_i_582_n_0\
    );
\rgb_out_nxt_reg[11]_i_191\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_583_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_191_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt273_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_191_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_584_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_191_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_45_2\(0),
      S(0) => \rgb_out_nxt[11]_i_586_n_0\
    );
\rgb_out_nxt_reg[11]_i_192\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_587_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_192_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt474_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_192_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_588_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_192_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_45_3\(0),
      S(0) => \rgb_out_nxt[11]_i_590_n_0\
    );
\rgb_out_nxt_reg[11]_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_591_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_193_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt471_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_193_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_592_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_193_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_45_0\(0),
      S(0) => \rgb_out_nxt[11]_i_594_n_0\
    );
\rgb_out_nxt_reg[11]_i_194\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_595_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_194_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt372_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_194_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_596_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_194_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_45_1\(0),
      S(0) => \rgb_out_nxt[11]_i_598_n_0\
    );
\rgb_out_nxt_reg[11]_i_195\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_195_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_195_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_195_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_195_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_599_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_600_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_601_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_602_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_195_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_603_n_0\,
      S(2) => \rgb_out_nxt[11]_i_604_n_0\,
      S(1) => \rgb_out_nxt[11]_i_605_n_0\,
      S(0) => \rgb_out_nxt[11]_i_606_n_0\
    );
\rgb_out_nxt_reg[11]_i_199\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_199_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_199_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_199_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_199_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_607_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_608_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_609_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_610_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_199_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_611_n_0\,
      S(2) => \rgb_out_nxt[11]_i_612_n_0\,
      S(1) => \rgb_out_nxt[11]_i_613_n_0\,
      S(0) => \rgb_out_nxt[11]_i_614_n_0\
    );
\rgb_out_nxt_reg[11]_i_203\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_203_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_203_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_203_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_203_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_615_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_616_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_617_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_618_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_203_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_619_n_0\,
      S(2) => \rgb_out_nxt[11]_i_620_n_0\,
      S(1) => \rgb_out_nxt[11]_i_621_n_0\,
      S(0) => \rgb_out_nxt[11]_i_622_n_0\
    );
\rgb_out_nxt_reg[11]_i_207\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_207_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_207_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_207_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_207_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_623_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_624_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_625_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_626_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_207_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_627_n_0\,
      S(2) => \rgb_out_nxt[11]_i_628_n_0\,
      S(1) => \rgb_out_nxt[11]_i_629_n_0\,
      S(0) => \rgb_out_nxt[11]_i_630_n_0\
    );
\rgb_out_nxt_reg[11]_i_211\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_631_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_211_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt278_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_211_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_632_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_211_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_50_2\(0),
      S(0) => \rgb_out_nxt[11]_i_634_n_0\
    );
\rgb_out_nxt_reg[11]_i_212\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_635_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_212_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt479_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_212_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_636_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_212_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_50_3\(0),
      S(0) => \rgb_out_nxt[11]_i_638_n_0\
    );
\rgb_out_nxt_reg[11]_i_213\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_639_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_213_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt476_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_213_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_640_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_213_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_50_0\(0),
      S(0) => \rgb_out_nxt[11]_i_642_n_0\
    );
\rgb_out_nxt_reg[11]_i_214\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_643_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_214_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt377_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_214_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_644_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_214_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_50_1\(0),
      S(0) => \rgb_out_nxt[11]_i_646_n_0\
    );
\rgb_out_nxt_reg[11]_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_215_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_215_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_215_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_215_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_647_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_648_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_649_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_650_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_215_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_651_n_0\,
      S(2) => \rgb_out_nxt[11]_i_652_n_0\,
      S(1) => \rgb_out_nxt[11]_i_653_n_0\,
      S(0) => \rgb_out_nxt[11]_i_654_n_0\
    );
\rgb_out_nxt_reg[11]_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_219_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_219_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_219_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_219_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_655_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_656_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_657_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_658_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_219_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_659_n_0\,
      S(2) => \rgb_out_nxt[11]_i_660_n_0\,
      S(1) => \rgb_out_nxt[11]_i_661_n_0\,
      S(0) => \rgb_out_nxt[11]_i_662_n_0\
    );
\rgb_out_nxt_reg[11]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_99_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_22_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt223_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_100_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_5_2\(0),
      S(0) => \rgb_out_nxt[11]_i_102_n_0\
    );
\rgb_out_nxt_reg[11]_i_223\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_223_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_223_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_223_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_223_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_663_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_664_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_665_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_666_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_223_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_667_n_0\,
      S(2) => \rgb_out_nxt[11]_i_668_n_0\,
      S(1) => \rgb_out_nxt[11]_i_669_n_0\,
      S(0) => \rgb_out_nxt[11]_i_670_n_0\
    );
\rgb_out_nxt_reg[11]_i_227\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_227_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_227_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_227_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_227_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_671_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_672_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_673_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_674_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_227_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_675_n_0\,
      S(2) => \rgb_out_nxt[11]_i_676_n_0\,
      S(1) => \rgb_out_nxt[11]_i_677_n_0\,
      S(0) => \rgb_out_nxt[11]_i_678_n_0\
    );
\rgb_out_nxt_reg[11]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_103_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_23_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt424_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_104_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_5_3\(0),
      S(0) => \rgb_out_nxt[11]_i_106_n_0\
    );
\rgb_out_nxt_reg[11]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_107_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_24_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt421_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_108_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_5_0\(0),
      S(0) => \rgb_out_nxt[11]_i_110_n_0\
    );
\rgb_out_nxt_reg[11]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_111_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_25_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt322_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_112_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_5_1\(0),
      S(0) => \rgb_out_nxt[11]_i_114_n_0\
    );
\rgb_out_nxt_reg[11]_i_263\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_263_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_263_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_263_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_263_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_679_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_680_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_681_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_682_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_263_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_683_n_0\,
      S(2) => \rgb_out_nxt[11]_i_684_n_0\,
      S(1) => \rgb_out_nxt[11]_i_685_n_0\,
      S(0) => \rgb_out_nxt[11]_i_686_n_0\
    );
\rgb_out_nxt_reg[11]_i_267\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_267_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_267_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_267_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_267_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_687_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_688_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_689_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_690_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_267_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_691_n_0\,
      S(2) => \rgb_out_nxt[11]_i_692_n_0\,
      S(1) => \rgb_out_nxt[11]_i_693_n_0\,
      S(0) => \rgb_out_nxt[11]_i_694_n_0\
    );
\rgb_out_nxt_reg[11]_i_271\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_271_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_271_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_271_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_271_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_695_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_696_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_697_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_698_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_271_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_699_n_0\,
      S(2) => \rgb_out_nxt[11]_i_700_n_0\,
      S(1) => \rgb_out_nxt[11]_i_701_n_0\,
      S(0) => \rgb_out_nxt[11]_i_702_n_0\
    );
\rgb_out_nxt_reg[11]_i_275\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_275_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_275_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_275_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_275_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_703_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_704_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_705_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_706_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_275_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_707_n_0\,
      S(2) => \rgb_out_nxt[11]_i_708_n_0\,
      S(1) => \rgb_out_nxt[11]_i_709_n_0\,
      S(0) => \rgb_out_nxt[11]_i_710_n_0\
    );
\rgb_out_nxt_reg[11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_123_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_28_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt283_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_124_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_6_2\(0),
      S(0) => \rgb_out_nxt[11]_i_126_n_0\
    );
\rgb_out_nxt_reg[11]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_127_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_29_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt484_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_128_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_6_3\(0),
      S(0) => \rgb_out_nxt[11]_i_130_n_0\
    );
\rgb_out_nxt_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_131_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_30_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt481_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_132_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_6_0\(0),
      S(0) => \rgb_out_nxt[11]_i_134_n_0\
    );
\rgb_out_nxt_reg[11]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_135_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_31_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt382_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_136_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_6_1\(0),
      S(0) => \rgb_out_nxt[11]_i_138_n_0\
    );
\rgb_out_nxt_reg[11]_i_311\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_311_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_311_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_311_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_311_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_711_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_712_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_713_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_714_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_311_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_715_n_0\,
      S(2) => \rgb_out_nxt[11]_i_716_n_0\,
      S(1) => \rgb_out_nxt[11]_i_717_n_0\,
      S(0) => \rgb_out_nxt[11]_i_718_n_0\
    );
\rgb_out_nxt_reg[11]_i_315\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_315_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_315_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_315_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_315_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_719_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_720_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_721_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_722_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_315_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_723_n_0\,
      S(2) => \rgb_out_nxt[11]_i_724_n_0\,
      S(1) => \rgb_out_nxt[11]_i_725_n_0\,
      S(0) => \rgb_out_nxt[11]_i_726_n_0\
    );
\rgb_out_nxt_reg[11]_i_319\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_319_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_319_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_319_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_319_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_727_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_728_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_729_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_730_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_319_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_731_n_0\,
      S(2) => \rgb_out_nxt[11]_i_732_n_0\,
      S(1) => \rgb_out_nxt[11]_i_733_n_0\,
      S(0) => \rgb_out_nxt[11]_i_734_n_0\
    );
\rgb_out_nxt_reg[11]_i_323\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_323_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_323_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_323_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_323_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_735_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_736_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_737_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_738_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_323_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_739_n_0\,
      S(2) => \rgb_out_nxt[11]_i_740_n_0\,
      S(1) => \rgb_out_nxt[11]_i_741_n_0\,
      S(0) => \rgb_out_nxt[11]_i_742_n_0\
    );
\rgb_out_nxt_reg[11]_i_327\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_327_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_327_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_327_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_327_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_743_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_744_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_745_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_746_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_327_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_747_n_0\,
      S(2) => \rgb_out_nxt[11]_i_748_n_0\,
      S(1) => \rgb_out_nxt[11]_i_749_n_0\,
      S(0) => \rgb_out_nxt[11]_i_750_n_0\
    );
\rgb_out_nxt_reg[11]_i_331\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_331_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_331_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_331_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_331_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_751_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_752_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_753_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_754_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_331_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_755_n_0\,
      S(2) => \rgb_out_nxt[11]_i_756_n_0\,
      S(1) => \rgb_out_nxt[11]_i_757_n_0\,
      S(0) => \rgb_out_nxt[11]_i_758_n_0\
    );
\rgb_out_nxt_reg[11]_i_335\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_335_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_335_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_335_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_335_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_759_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_760_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_761_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_762_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_335_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_763_n_0\,
      S(2) => \rgb_out_nxt[11]_i_764_n_0\,
      S(1) => \rgb_out_nxt[11]_i_765_n_0\,
      S(0) => \rgb_out_nxt[11]_i_766_n_0\
    );
\rgb_out_nxt_reg[11]_i_339\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_339_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_339_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_339_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_339_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_767_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_768_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_769_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_770_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_339_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_771_n_0\,
      S(2) => \rgb_out_nxt[11]_i_772_n_0\,
      S(1) => \rgb_out_nxt[11]_i_773_n_0\,
      S(0) => \rgb_out_nxt[11]_i_774_n_0\
    );
\rgb_out_nxt_reg[11]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_147_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_34_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt253_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_148_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_7_2\(0),
      S(0) => \rgb_out_nxt[11]_i_150_n_0\
    );
\rgb_out_nxt_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_151_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt454_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_152_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_7_3\(0),
      S(0) => \rgb_out_nxt[11]_i_154_n_0\
    );
\rgb_out_nxt_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_155_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_36_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt451_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_156_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_7_0\(0),
      S(0) => \rgb_out_nxt[11]_i_158_n_0\
    );
\rgb_out_nxt_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_159_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_37_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt352_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_160_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_7_1\(0),
      S(0) => \rgb_out_nxt[11]_i_162_n_0\
    );
\rgb_out_nxt_reg[11]_i_375\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_375_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_375_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_375_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_375_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_775_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_776_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_777_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_778_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_375_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_779_n_0\,
      S(2) => \rgb_out_nxt[11]_i_780_n_0\,
      S(1) => \rgb_out_nxt[11]_i_781_n_0\,
      S(0) => \rgb_out_nxt[11]_i_782_n_0\
    );
\rgb_out_nxt_reg[11]_i_379\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_379_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_379_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_379_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_379_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_783_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_784_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_785_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_786_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_379_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_787_n_0\,
      S(2) => \rgb_out_nxt[11]_i_788_n_0\,
      S(1) => \rgb_out_nxt[11]_i_789_n_0\,
      S(0) => \rgb_out_nxt[11]_i_790_n_0\
    );
\rgb_out_nxt_reg[11]_i_383\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_383_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_383_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_383_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_383_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_791_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_792_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_793_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_794_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_383_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_795_n_0\,
      S(2) => \rgb_out_nxt[11]_i_796_n_0\,
      S(1) => \rgb_out_nxt[11]_i_797_n_0\,
      S(0) => \rgb_out_nxt[11]_i_798_n_0\
    );
\rgb_out_nxt_reg[11]_i_387\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_387_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_387_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_387_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_387_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_799_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_800_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_801_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_802_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_387_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_803_n_0\,
      S(2) => \rgb_out_nxt[11]_i_804_n_0\,
      S(1) => \rgb_out_nxt[11]_i_805_n_0\,
      S(0) => \rgb_out_nxt[11]_i_806_n_0\
    );
\rgb_out_nxt_reg[11]_i_391\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_391_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_391_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_391_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_391_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_807_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_808_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_809_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_810_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_391_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_811_n_0\,
      S(2) => \rgb_out_nxt[11]_i_812_n_0\,
      S(1) => \rgb_out_nxt[11]_i_813_n_0\,
      S(0) => \rgb_out_nxt[11]_i_814_n_0\
    );
\rgb_out_nxt_reg[11]_i_395\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_395_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_395_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_395_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_395_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_815_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_816_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_817_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_818_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_395_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_819_n_0\,
      S(2) => \rgb_out_nxt[11]_i_820_n_0\,
      S(1) => \rgb_out_nxt[11]_i_821_n_0\,
      S(0) => \rgb_out_nxt[11]_i_822_n_0\
    );
\rgb_out_nxt_reg[11]_i_399\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_399_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_399_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_399_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_399_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_823_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_824_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_825_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_826_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_399_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_827_n_0\,
      S(2) => \rgb_out_nxt[11]_i_828_n_0\,
      S(1) => \rgb_out_nxt[11]_i_829_n_0\,
      S(0) => \rgb_out_nxt[11]_i_830_n_0\
    );
\rgb_out_nxt_reg[11]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_171_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_40_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt238_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_172_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_8_2\(0),
      S(0) => \rgb_out_nxt[11]_i_174_n_0\
    );
\rgb_out_nxt_reg[11]_i_403\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_403_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_403_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_403_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_403_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_831_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_832_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_833_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_834_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_403_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_835_n_0\,
      S(2) => \rgb_out_nxt[11]_i_836_n_0\,
      S(1) => \rgb_out_nxt[11]_i_837_n_0\,
      S(0) => \rgb_out_nxt[11]_i_838_n_0\
    );
\rgb_out_nxt_reg[11]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_175_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_41_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt439_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_176_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_8_3\(0),
      S(0) => \rgb_out_nxt[11]_i_178_n_0\
    );
\rgb_out_nxt_reg[11]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_179_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_42_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt436_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_180_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_8_0\(0),
      S(0) => \rgb_out_nxt[11]_i_182_n_0\
    );
\rgb_out_nxt_reg[11]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_183_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_43_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt337_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_184_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_8_1\(0),
      S(0) => \rgb_out_nxt[11]_i_186_n_0\
    );
\rgb_out_nxt_reg[11]_i_439\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_439_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_439_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_439_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_439_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_839_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_840_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_841_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_842_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_439_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_843_n_0\,
      S(2) => \rgb_out_nxt[11]_i_844_n_0\,
      S(1) => \rgb_out_nxt[11]_i_845_n_0\,
      S(0) => \rgb_out_nxt[11]_i_846_n_0\
    );
\rgb_out_nxt_reg[11]_i_443\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_443_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_443_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_443_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_443_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_847_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_848_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_849_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_850_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_443_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_851_n_0\,
      S(2) => \rgb_out_nxt[11]_i_852_n_0\,
      S(1) => \rgb_out_nxt[11]_i_853_n_0\,
      S(0) => \rgb_out_nxt[11]_i_854_n_0\
    );
\rgb_out_nxt_reg[11]_i_447\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_447_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_447_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_447_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_447_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_855_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_856_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_857_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_858_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_447_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_859_n_0\,
      S(2) => \rgb_out_nxt[11]_i_860_n_0\,
      S(1) => \rgb_out_nxt[11]_i_861_n_0\,
      S(0) => \rgb_out_nxt[11]_i_862_n_0\
    );
\rgb_out_nxt_reg[11]_i_451\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_451_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_451_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_451_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_451_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_863_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_864_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_865_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_866_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_451_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_867_n_0\,
      S(2) => \rgb_out_nxt[11]_i_868_n_0\,
      S(1) => \rgb_out_nxt[11]_i_869_n_0\,
      S(0) => \rgb_out_nxt[11]_i_870_n_0\
    );
\rgb_out_nxt_reg[11]_i_455\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_455_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_455_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_455_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_455_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_871_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_872_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_873_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_874_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_455_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_875_n_0\,
      S(2) => \rgb_out_nxt[11]_i_876_n_0\,
      S(1) => \rgb_out_nxt[11]_i_877_n_0\,
      S(0) => \rgb_out_nxt[11]_i_878_n_0\
    );
\rgb_out_nxt_reg[11]_i_459\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_459_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_459_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_459_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_459_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_879_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_880_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_881_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_882_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_459_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_883_n_0\,
      S(2) => \rgb_out_nxt[11]_i_884_n_0\,
      S(1) => \rgb_out_nxt[11]_i_885_n_0\,
      S(0) => \rgb_out_nxt[11]_i_886_n_0\
    );
\rgb_out_nxt_reg[11]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_195_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_46_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt268_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_196_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_46_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_9_2\(0),
      S(0) => \rgb_out_nxt[11]_i_198_n_0\
    );
\rgb_out_nxt_reg[11]_i_463\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_463_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_463_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_463_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_463_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_887_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_888_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_889_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_890_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_463_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_891_n_0\,
      S(2) => \rgb_out_nxt[11]_i_892_n_0\,
      S(1) => \rgb_out_nxt[11]_i_893_n_0\,
      S(0) => \rgb_out_nxt[11]_i_894_n_0\
    );
\rgb_out_nxt_reg[11]_i_467\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_467_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_467_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_467_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_467_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_895_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_896_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_897_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_898_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_467_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_899_n_0\,
      S(2) => \rgb_out_nxt[11]_i_900_n_0\,
      S(1) => \rgb_out_nxt[11]_i_901_n_0\,
      S(0) => \rgb_out_nxt[11]_i_902_n_0\
    );
\rgb_out_nxt_reg[11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_199_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_47_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt469_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_200_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_9_3\(0),
      S(0) => \rgb_out_nxt[11]_i_202_n_0\
    );
\rgb_out_nxt_reg[11]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_203_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_48_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt466_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_204_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_9_0\(0),
      S(0) => \rgb_out_nxt[11]_i_206_n_0\
    );
\rgb_out_nxt_reg[11]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_207_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_49_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt367_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_49_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_208_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_9_1\(0),
      S(0) => \rgb_out_nxt[11]_i_210_n_0\
    );
\rgb_out_nxt_reg[11]_i_503\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_503_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_503_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_503_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_503_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_903_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_904_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_905_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_906_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_503_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_907_n_0\,
      S(2) => \rgb_out_nxt[11]_i_908_n_0\,
      S(1) => \rgb_out_nxt[11]_i_909_n_0\,
      S(0) => \rgb_out_nxt[11]_i_910_n_0\
    );
\rgb_out_nxt_reg[11]_i_507\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_507_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_507_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_507_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_507_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_911_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_912_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_913_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_914_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_507_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_915_n_0\,
      S(2) => \rgb_out_nxt[11]_i_916_n_0\,
      S(1) => \rgb_out_nxt[11]_i_917_n_0\,
      S(0) => \rgb_out_nxt[11]_i_918_n_0\
    );
\rgb_out_nxt_reg[11]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_215_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_51_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt213_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_216_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_10_2\(0),
      S(0) => \rgb_out_nxt[11]_i_218_n_0\
    );
\rgb_out_nxt_reg[11]_i_511\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_511_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_511_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_511_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_511_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_919_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_920_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_921_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_922_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_511_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_923_n_0\,
      S(2) => \rgb_out_nxt[11]_i_924_n_0\,
      S(1) => \rgb_out_nxt[11]_i_925_n_0\,
      S(0) => \rgb_out_nxt[11]_i_926_n_0\
    );
\rgb_out_nxt_reg[11]_i_515\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_515_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_515_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_515_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_515_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_927_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_928_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_929_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_930_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_515_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_931_n_0\,
      S(2) => \rgb_out_nxt[11]_i_932_n_0\,
      S(1) => \rgb_out_nxt[11]_i_933_n_0\,
      S(0) => \rgb_out_nxt[11]_i_934_n_0\
    );
\rgb_out_nxt_reg[11]_i_519\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_519_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_519_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_519_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_519_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_935_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_936_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_937_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_938_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_519_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_939_n_0\,
      S(2) => \rgb_out_nxt[11]_i_940_n_0\,
      S(1) => \rgb_out_nxt[11]_i_941_n_0\,
      S(0) => \rgb_out_nxt[11]_i_942_n_0\
    );
\rgb_out_nxt_reg[11]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_219_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_52_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt414_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_220_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_10_3\(0),
      S(0) => \rgb_out_nxt[11]_i_222_n_0\
    );
\rgb_out_nxt_reg[11]_i_523\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_523_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_523_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_523_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_523_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_943_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_944_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_945_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_946_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_523_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_947_n_0\,
      S(2) => \rgb_out_nxt[11]_i_948_n_0\,
      S(1) => \rgb_out_nxt[11]_i_949_n_0\,
      S(0) => \rgb_out_nxt[11]_i_950_n_0\
    );
\rgb_out_nxt_reg[11]_i_527\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_527_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_527_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_527_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_527_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_951_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_952_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_953_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_954_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_527_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_955_n_0\,
      S(2) => \rgb_out_nxt[11]_i_956_n_0\,
      S(1) => \rgb_out_nxt[11]_i_957_n_0\,
      S(0) => \rgb_out_nxt[11]_i_958_n_0\
    );
\rgb_out_nxt_reg[11]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_223_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_53_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt411_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_224_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_10_0\(0),
      S(0) => \rgb_out_nxt[11]_i_226_n_0\
    );
\rgb_out_nxt_reg[11]_i_531\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_531_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_531_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_531_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_531_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_959_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_960_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_961_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_962_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_531_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_963_n_0\,
      S(2) => \rgb_out_nxt[11]_i_964_n_0\,
      S(1) => \rgb_out_nxt[11]_i_965_n_0\,
      S(0) => \rgb_out_nxt[11]_i_966_n_0\
    );
\rgb_out_nxt_reg[11]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_227_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_54_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt312_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_228_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_10_1\(0),
      S(0) => \rgb_out_nxt[11]_i_230_n_0\
    );
\rgb_out_nxt_reg[11]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_55_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_55_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_55_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_55_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_231_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_232_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_233_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_234_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_55_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_235_n_0\,
      S(2) => \rgb_out_nxt[11]_i_236_n_0\,
      S(1) => \rgb_out_nxt[11]_i_237_n_0\,
      S(0) => \rgb_out_nxt[11]_i_238_n_0\
    );
\rgb_out_nxt_reg[11]_i_567\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_567_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_567_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_567_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_567_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_967_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_968_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_969_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_970_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_567_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_971_n_0\,
      S(2) => \rgb_out_nxt[11]_i_972_n_0\,
      S(1) => \rgb_out_nxt[11]_i_973_n_0\,
      S(0) => \rgb_out_nxt[11]_i_974_n_0\
    );
\rgb_out_nxt_reg[11]_i_571\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_571_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_571_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_571_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_571_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_975_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_976_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_977_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_978_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_571_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_979_n_0\,
      S(2) => \rgb_out_nxt[11]_i_980_n_0\,
      S(1) => \rgb_out_nxt[11]_i_981_n_0\,
      S(0) => \rgb_out_nxt[11]_i_982_n_0\
    );
\rgb_out_nxt_reg[11]_i_575\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_575_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_575_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_575_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_575_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_983_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_984_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_985_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_986_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_575_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_987_n_0\,
      S(2) => \rgb_out_nxt[11]_i_988_n_0\,
      S(1) => \rgb_out_nxt[11]_i_989_n_0\,
      S(0) => \rgb_out_nxt[11]_i_990_n_0\
    );
\rgb_out_nxt_reg[11]_i_579\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_579_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_579_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_579_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_579_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_991_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_992_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_993_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_994_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_579_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_995_n_0\,
      S(2) => \rgb_out_nxt[11]_i_996_n_0\,
      S(1) => \rgb_out_nxt[11]_i_997_n_0\,
      S(0) => \rgb_out_nxt[11]_i_998_n_0\
    );
\rgb_out_nxt_reg[11]_i_583\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_583_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_583_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_583_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_583_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_999_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_1000_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_1001_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_1002_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_583_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_1003_n_0\,
      S(2) => \rgb_out_nxt[11]_i_1004_n_0\,
      S(1) => \rgb_out_nxt[11]_i_1005_n_0\,
      S(0) => \rgb_out_nxt[11]_i_1006_n_0\
    );
\rgb_out_nxt_reg[11]_i_587\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_587_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_587_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_587_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_587_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_1007_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_1008_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_1009_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_1010_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_587_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_1011_n_0\,
      S(2) => \rgb_out_nxt[11]_i_1012_n_0\,
      S(1) => \rgb_out_nxt[11]_i_1013_n_0\,
      S(0) => \rgb_out_nxt[11]_i_1014_n_0\
    );
\rgb_out_nxt_reg[11]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_59_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_59_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_59_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_59_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_239_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_240_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_241_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_242_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_243_n_0\,
      S(2) => \rgb_out_nxt[11]_i_244_n_0\,
      S(1) => \rgb_out_nxt[11]_i_245_n_0\,
      S(0) => \rgb_out_nxt[11]_i_246_n_0\
    );
\rgb_out_nxt_reg[11]_i_591\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_591_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_591_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_591_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_591_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_1015_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_1016_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_1017_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_1018_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_591_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_1019_n_0\,
      S(2) => \rgb_out_nxt[11]_i_1020_n_0\,
      S(1) => \rgb_out_nxt[11]_i_1021_n_0\,
      S(0) => \rgb_out_nxt[11]_i_1022_n_0\
    );
\rgb_out_nxt_reg[11]_i_595\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_595_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_595_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_595_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_595_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_1023_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_1024_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_1025_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_1026_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_595_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_1027_n_0\,
      S(2) => \rgb_out_nxt[11]_i_1028_n_0\,
      S(1) => \rgb_out_nxt[11]_i_1029_n_0\,
      S(0) => \rgb_out_nxt[11]_i_1030_n_0\
    );
\rgb_out_nxt_reg[11]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_63_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_63_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_63_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_63_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_247_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_248_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_249_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_250_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_251_n_0\,
      S(2) => \rgb_out_nxt[11]_i_252_n_0\,
      S(1) => \rgb_out_nxt[11]_i_253_n_0\,
      S(0) => \rgb_out_nxt[11]_i_254_n_0\
    );
\rgb_out_nxt_reg[11]_i_631\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_631_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_631_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_631_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_631_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_1031_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_1032_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_1033_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_1034_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_631_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_1035_n_0\,
      S(2) => \rgb_out_nxt[11]_i_1036_n_0\,
      S(1) => \rgb_out_nxt[11]_i_1037_n_0\,
      S(0) => \rgb_out_nxt[11]_i_1038_n_0\
    );
\rgb_out_nxt_reg[11]_i_635\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_635_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_635_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_635_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_635_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_1039_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_1040_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_1041_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_1042_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_635_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_1043_n_0\,
      S(2) => \rgb_out_nxt[11]_i_1044_n_0\,
      S(1) => \rgb_out_nxt[11]_i_1045_n_0\,
      S(0) => \rgb_out_nxt[11]_i_1046_n_0\
    );
\rgb_out_nxt_reg[11]_i_639\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_639_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_639_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_639_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_639_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_1047_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_1048_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_1049_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_1050_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_639_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_1051_n_0\,
      S(2) => \rgb_out_nxt[11]_i_1052_n_0\,
      S(1) => \rgb_out_nxt[11]_i_1053_n_0\,
      S(0) => \rgb_out_nxt[11]_i_1054_n_0\
    );
\rgb_out_nxt_reg[11]_i_643\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_643_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_643_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_643_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_643_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_1055_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_1056_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_1057_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_1058_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_643_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_1059_n_0\,
      S(2) => \rgb_out_nxt[11]_i_1060_n_0\,
      S(1) => \rgb_out_nxt[11]_i_1061_n_0\,
      S(0) => \rgb_out_nxt[11]_i_1062_n_0\
    );
\rgb_out_nxt_reg[11]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_67_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_67_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_67_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_67_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_255_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_256_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_257_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_258_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_67_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_259_n_0\,
      S(2) => \rgb_out_nxt[11]_i_260_n_0\,
      S(1) => \rgb_out_nxt[11]_i_261_n_0\,
      S(0) => \rgb_out_nxt[11]_i_262_n_0\
    );
\rgb_out_nxt_reg[11]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_263_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_71_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt218_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_71_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_264_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_71_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_15_2\(0),
      S(0) => \rgb_out_nxt[11]_i_266_n_0\
    );
\rgb_out_nxt_reg[11]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_267_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_72_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt419_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_72_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_268_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_15_3\(0),
      S(0) => \rgb_out_nxt[11]_i_270_n_0\
    );
\rgb_out_nxt_reg[11]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_271_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_73_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt416_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_73_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_272_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_73_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_15_0\(0),
      S(0) => \rgb_out_nxt[11]_i_274_n_0\
    );
\rgb_out_nxt_reg[11]_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_275_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_74_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt317_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_74_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_276_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_74_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_15_1\(0),
      S(0) => \rgb_out_nxt[11]_i_278_n_0\
    );
\rgb_out_nxt_reg[11]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_75_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_75_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_75_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_75_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_279_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_280_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_281_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_282_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_75_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_283_n_0\,
      S(2) => \rgb_out_nxt[11]_i_284_n_0\,
      S(1) => \rgb_out_nxt[11]_i_285_n_0\,
      S(0) => \rgb_out_nxt[11]_i_286_n_0\
    );
\rgb_out_nxt_reg[11]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_79_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_79_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_79_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_79_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_287_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_288_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_289_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_290_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_79_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_291_n_0\,
      S(2) => \rgb_out_nxt[11]_i_292_n_0\,
      S(1) => \rgb_out_nxt[11]_i_293_n_0\,
      S(0) => \rgb_out_nxt[11]_i_294_n_0\
    );
\rgb_out_nxt_reg[11]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_83_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_83_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_83_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_83_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_295_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_296_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_297_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_298_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_83_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_299_n_0\,
      S(2) => \rgb_out_nxt[11]_i_300_n_0\,
      S(1) => \rgb_out_nxt[11]_i_301_n_0\,
      S(0) => \rgb_out_nxt[11]_i_302_n_0\
    );
\rgb_out_nxt_reg[11]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_87_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_87_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_87_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_87_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_303_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_304_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_305_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_306_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_87_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_307_n_0\,
      S(2) => \rgb_out_nxt[11]_i_308_n_0\,
      S(1) => \rgb_out_nxt[11]_i_309_n_0\,
      S(0) => \rgb_out_nxt[11]_i_310_n_0\
    );
\rgb_out_nxt_reg[11]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_311_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_91_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt23_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_312_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_91_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_20_2\(0),
      S(0) => \rgb_out_nxt[11]_i_314_n_0\
    );
\rgb_out_nxt_reg[11]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_315_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_92_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt44_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_316_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_92_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_20_3\(0),
      S(0) => \rgb_out_nxt[11]_i_318_n_0\
    );
\rgb_out_nxt_reg[11]_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_319_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_93_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt41_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_93_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_320_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_93_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_20_0\(0),
      S(0) => \rgb_out_nxt[11]_i_322_n_0\
    );
\rgb_out_nxt_reg[11]_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_323_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_94_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt32_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_94_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_324_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_94_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_20_1\(0),
      S(0) => \rgb_out_nxt[11]_i_326_n_0\
    );
\rgb_out_nxt_reg[11]_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_327_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_95_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt228_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_95_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_328_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_95_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_21_2\(0),
      S(0) => \rgb_out_nxt[11]_i_330_n_0\
    );
\rgb_out_nxt_reg[11]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_331_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_96_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt429_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_96_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => hcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_332_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_96_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_21_3\(0),
      S(0) => \rgb_out_nxt[11]_i_334_n_0\
    );
\rgb_out_nxt_reg[11]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_335_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_97_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt426_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_97_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_in(10),
      DI(0) => \rgb_out_nxt[11]_i_336_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_97_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_21_0\(0),
      S(0) => \rgb_out_nxt[11]_i_338_n_0\
    );
\rgb_out_nxt_reg[11]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_out_nxt_reg[11]_i_339_n_0\,
      CO(3 downto 2) => \NLW_rgb_out_nxt_reg[11]_i_98_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rgb_out_nxt327_in,
      CO(0) => \rgb_out_nxt_reg[11]_i_98_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_out_nxt[11]_i_340_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_98_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_out_nxt[11]_i_21_1\(0),
      S(0) => \rgb_out_nxt[11]_i_342_n_0\
    );
\rgb_out_nxt_reg[11]_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_out_nxt_reg[11]_i_99_n_0\,
      CO(2) => \rgb_out_nxt_reg[11]_i_99_n_1\,
      CO(1) => \rgb_out_nxt_reg[11]_i_99_n_2\,
      CO(0) => \rgb_out_nxt_reg[11]_i_99_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_out_nxt[11]_i_343_n_0\,
      DI(2) => \rgb_out_nxt[11]_i_344_n_0\,
      DI(1) => \rgb_out_nxt[11]_i_345_n_0\,
      DI(0) => \rgb_out_nxt[11]_i_346_n_0\,
      O(3 downto 0) => \NLW_rgb_out_nxt_reg[11]_i_99_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_out_nxt[11]_i_347_n_0\,
      S(2) => \rgb_out_nxt[11]_i_348_n_0\,
      S(1) => \rgb_out_nxt[11]_i_349_n_0\,
      S(0) => \rgb_out_nxt[11]_i_350_n_0\
    );
\rgb_out_nxt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[1]_i_1_n_0\,
      Q => rgb_out(1),
      R => '0'
    );
\rgb_out_nxt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[2]_i_1_n_0\,
      Q => rgb_out(2),
      R => '0'
    );
\rgb_out_nxt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[3]_i_1_n_0\,
      Q => rgb_out(3),
      R => '0'
    );
\rgb_out_nxt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[4]_i_1_n_0\,
      Q => rgb_out(4),
      R => '0'
    );
\rgb_out_nxt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[5]_i_1_n_0\,
      Q => rgb_out(5),
      R => '0'
    );
\rgb_out_nxt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[6]_i_1_n_0\,
      Q => rgb_out(6),
      R => '0'
    );
\rgb_out_nxt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[7]_i_1_n_0\,
      Q => rgb_out(7),
      R => '0'
    );
\rgb_out_nxt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[8]_i_1_n_0\,
      Q => rgb_out(8),
      R => '0'
    );
\rgb_out_nxt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \rgb_out_nxt[9]_i_1_n_0\,
      Q => rgb_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_VGA_SQUAREDRAW_0_1_VGA_SQUAREDRAW_v1_0_S00_AXI is
  port (
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    rgb_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    vcount_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    hcount_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rgb_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_44_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_44_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_VGA_SQUAREDRAW_0_1_VGA_SQUAREDRAW_v1_0_S00_AXI : entity is "VGA_SQUAREDRAW_v1_0_S00_AXI";
end system_VGA_SQUAREDRAW_0_1_VGA_SQUAREDRAW_v1_0_S00_AXI;

architecture STRUCTURE of system_VGA_SQUAREDRAW_0_1_VGA_SQUAREDRAW_v1_0_S00_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \reg_data_out__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg5 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
My_person: entity work.system_VGA_SQUAREDRAW_0_1_Draw_Person
     port map (
      Q(9 downto 0) => slv_reg5(9 downto 0),
      S(0) => S(0),
      hcount_in(10 downto 0) => hcount_in(10 downto 0),
      \reg_HcountMax_reg[11][9]_0\(9 downto 0) => slv_reg3(9 downto 0),
      \reg_HcountMin_reg[11][9]_0\(9 downto 0) => slv_reg2(9 downto 0),
      \reg_Rgb_Pixel_reg[18][9]_0\(9 downto 0) => slv_reg4(9 downto 0),
      \reg_Rgb_Pixel_reg[19][0]_0\(0) => slv_reg6(0),
      \reg_VcountMax_reg[11][9]_0\(9 downto 0) => slv_reg1(9 downto 0),
      \reg_VcountMin_reg[11][9]_0\(9 downto 0) => slv_reg0(9 downto 0),
      rgb_in(11 downto 0) => rgb_in(11 downto 0),
      rgb_out(11 downto 0) => rgb_out(11 downto 0),
      \rgb_out_nxt[11]_i_10_0\(0) => \rgb_out_nxt[11]_i_10\(0),
      \rgb_out_nxt[11]_i_10_1\(0) => \rgb_out_nxt[11]_i_10_0\(0),
      \rgb_out_nxt[11]_i_10_2\(0) => \rgb_out_nxt[11]_i_10_1\(0),
      \rgb_out_nxt[11]_i_10_3\(0) => \rgb_out_nxt[11]_i_10_2\(0),
      \rgb_out_nxt[11]_i_15_0\(0) => \rgb_out_nxt[11]_i_15\(0),
      \rgb_out_nxt[11]_i_15_1\(0) => \rgb_out_nxt[11]_i_15_0\(0),
      \rgb_out_nxt[11]_i_15_2\(0) => \rgb_out_nxt[11]_i_15_1\(0),
      \rgb_out_nxt[11]_i_15_3\(0) => \rgb_out_nxt[11]_i_15_2\(0),
      \rgb_out_nxt[11]_i_20_0\(0) => \rgb_out_nxt[11]_i_20\(0),
      \rgb_out_nxt[11]_i_20_1\(0) => \rgb_out_nxt[11]_i_20_0\(0),
      \rgb_out_nxt[11]_i_20_2\(0) => \rgb_out_nxt[11]_i_20_1\(0),
      \rgb_out_nxt[11]_i_20_3\(0) => \rgb_out_nxt[11]_i_20_2\(0),
      \rgb_out_nxt[11]_i_21_0\(0) => \rgb_out_nxt[11]_i_21\(0),
      \rgb_out_nxt[11]_i_21_1\(0) => \rgb_out_nxt[11]_i_21_0\(0),
      \rgb_out_nxt[11]_i_21_2\(0) => \rgb_out_nxt[11]_i_21_1\(0),
      \rgb_out_nxt[11]_i_21_3\(0) => \rgb_out_nxt[11]_i_21_2\(0),
      \rgb_out_nxt[11]_i_26_0\(0) => \rgb_out_nxt[11]_i_26\(0),
      \rgb_out_nxt[11]_i_26_1\(0) => \rgb_out_nxt[11]_i_26_0\(0),
      \rgb_out_nxt[11]_i_26_2\(0) => \rgb_out_nxt[11]_i_26_1\(0),
      \rgb_out_nxt[11]_i_26_3\(0) => \rgb_out_nxt[11]_i_26_2\(0),
      \rgb_out_nxt[11]_i_27_0\(0) => \rgb_out_nxt[11]_i_27\(0),
      \rgb_out_nxt[11]_i_27_1\(0) => \rgb_out_nxt[11]_i_27_0\(0),
      \rgb_out_nxt[11]_i_27_2\(0) => \rgb_out_nxt[11]_i_27_1\(0),
      \rgb_out_nxt[11]_i_27_3\(0) => \rgb_out_nxt[11]_i_27_2\(0),
      \rgb_out_nxt[11]_i_32_0\(0) => \rgb_out_nxt[11]_i_32\(0),
      \rgb_out_nxt[11]_i_32_1\(0) => \rgb_out_nxt[11]_i_32_0\(0),
      \rgb_out_nxt[11]_i_32_2\(0) => \rgb_out_nxt[11]_i_32_1\(0),
      \rgb_out_nxt[11]_i_32_3\(0) => \rgb_out_nxt[11]_i_32_2\(0),
      \rgb_out_nxt[11]_i_33_0\(0) => \rgb_out_nxt[11]_i_33\(0),
      \rgb_out_nxt[11]_i_33_1\(0) => \rgb_out_nxt[11]_i_33_0\(0),
      \rgb_out_nxt[11]_i_33_2\(0) => \rgb_out_nxt[11]_i_33_1\(0),
      \rgb_out_nxt[11]_i_33_3\(0) => \rgb_out_nxt[11]_i_33_2\(0),
      \rgb_out_nxt[11]_i_38_0\(0) => \rgb_out_nxt[11]_i_38\(0),
      \rgb_out_nxt[11]_i_38_1\(0) => \rgb_out_nxt[11]_i_38_0\(0),
      \rgb_out_nxt[11]_i_38_2\(0) => \rgb_out_nxt[11]_i_38_1\(0),
      \rgb_out_nxt[11]_i_38_3\(0) => \rgb_out_nxt[11]_i_38_2\(0),
      \rgb_out_nxt[11]_i_39_0\(0) => \rgb_out_nxt[11]_i_39\(0),
      \rgb_out_nxt[11]_i_39_1\(0) => \rgb_out_nxt[11]_i_39_0\(0),
      \rgb_out_nxt[11]_i_39_2\(0) => \rgb_out_nxt[11]_i_39_1\(0),
      \rgb_out_nxt[11]_i_39_3\(0) => \rgb_out_nxt[11]_i_39_2\(0),
      \rgb_out_nxt[11]_i_3_0\(0) => \rgb_out_nxt[11]_i_3\(0),
      \rgb_out_nxt[11]_i_3_1\(0) => \rgb_out_nxt[11]_i_3_0\(0),
      \rgb_out_nxt[11]_i_3_2\(0) => \rgb_out_nxt[11]_i_3_1\(0),
      \rgb_out_nxt[11]_i_3_3\(0) => \rgb_out_nxt[11]_i_3_2\(0),
      \rgb_out_nxt[11]_i_44_0\(0) => \rgb_out_nxt[11]_i_44\(0),
      \rgb_out_nxt[11]_i_44_1\(0) => \rgb_out_nxt[11]_i_44_0\(0),
      \rgb_out_nxt[11]_i_44_2\(0) => \rgb_out_nxt[11]_i_44_1\(0),
      \rgb_out_nxt[11]_i_45_0\(0) => \rgb_out_nxt[11]_i_45\(0),
      \rgb_out_nxt[11]_i_45_1\(0) => \rgb_out_nxt[11]_i_45_0\(0),
      \rgb_out_nxt[11]_i_45_2\(0) => \rgb_out_nxt[11]_i_45_1\(0),
      \rgb_out_nxt[11]_i_45_3\(0) => \rgb_out_nxt[11]_i_45_2\(0),
      \rgb_out_nxt[11]_i_4_0\(0) => \rgb_out_nxt[11]_i_4\(0),
      \rgb_out_nxt[11]_i_4_1\(0) => \rgb_out_nxt[11]_i_4_0\(0),
      \rgb_out_nxt[11]_i_4_2\(0) => \rgb_out_nxt[11]_i_4_1\(0),
      \rgb_out_nxt[11]_i_4_3\(0) => \rgb_out_nxt[11]_i_4_2\(0),
      \rgb_out_nxt[11]_i_50_0\(0) => \rgb_out_nxt[11]_i_50\(0),
      \rgb_out_nxt[11]_i_50_1\(0) => \rgb_out_nxt[11]_i_50_0\(0),
      \rgb_out_nxt[11]_i_50_2\(0) => \rgb_out_nxt[11]_i_50_1\(0),
      \rgb_out_nxt[11]_i_50_3\(0) => \rgb_out_nxt[11]_i_50_2\(0),
      \rgb_out_nxt[11]_i_5_0\(0) => \rgb_out_nxt[11]_i_5\(0),
      \rgb_out_nxt[11]_i_5_1\(0) => \rgb_out_nxt[11]_i_5_0\(0),
      \rgb_out_nxt[11]_i_5_2\(0) => \rgb_out_nxt[11]_i_5_1\(0),
      \rgb_out_nxt[11]_i_5_3\(0) => \rgb_out_nxt[11]_i_5_2\(0),
      \rgb_out_nxt[11]_i_6_0\(0) => \rgb_out_nxt[11]_i_6\(0),
      \rgb_out_nxt[11]_i_6_1\(0) => \rgb_out_nxt[11]_i_6_0\(0),
      \rgb_out_nxt[11]_i_6_2\(0) => \rgb_out_nxt[11]_i_6_1\(0),
      \rgb_out_nxt[11]_i_6_3\(0) => \rgb_out_nxt[11]_i_6_2\(0),
      \rgb_out_nxt[11]_i_7_0\(0) => \rgb_out_nxt[11]_i_7\(0),
      \rgb_out_nxt[11]_i_7_1\(0) => \rgb_out_nxt[11]_i_7_0\(0),
      \rgb_out_nxt[11]_i_7_2\(0) => \rgb_out_nxt[11]_i_7_1\(0),
      \rgb_out_nxt[11]_i_7_3\(0) => \rgb_out_nxt[11]_i_7_2\(0),
      \rgb_out_nxt[11]_i_8_0\(0) => \rgb_out_nxt[11]_i_8\(0),
      \rgb_out_nxt[11]_i_8_1\(0) => \rgb_out_nxt[11]_i_8_0\(0),
      \rgb_out_nxt[11]_i_8_2\(0) => \rgb_out_nxt[11]_i_8_1\(0),
      \rgb_out_nxt[11]_i_8_3\(0) => \rgb_out_nxt[11]_i_8_2\(0),
      \rgb_out_nxt[11]_i_9_0\(0) => \rgb_out_nxt[11]_i_9\(0),
      \rgb_out_nxt[11]_i_9_1\(0) => \rgb_out_nxt[11]_i_9_0\(0),
      \rgb_out_nxt[11]_i_9_2\(0) => \rgb_out_nxt[11]_i_9_1\(0),
      \rgb_out_nxt[11]_i_9_3\(0) => \rgb_out_nxt[11]_i_9_2\(0),
      s00_axi_aclk => s00_axi_aclk,
      vcount_in(10 downto 0) => vcount_in(10 downto 0)
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^axi_awready_reg_0\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(3),
      Q => sel0(3),
      R => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in(2),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => p_0_in(3),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(0),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(0),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[0]_i_2_n_0\,
      O => \reg_data_out__0\(0)
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(0),
      I1 => slv_reg6(0),
      I2 => sel0(1),
      I3 => slv_reg5(0),
      I4 => sel0(0),
      I5 => slv_reg4(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(10),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(10),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[10]_i_2_n_0\,
      O => \reg_data_out__0\(10)
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[10]\,
      I1 => \slv_reg2_reg_n_0_[10]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[10]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(10),
      I1 => \slv_reg6_reg_n_0_[10]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[10]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(11),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(11),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[11]_i_2_n_0\,
      O => \reg_data_out__0\(11)
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[11]\,
      I1 => \slv_reg2_reg_n_0_[11]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[11]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(11),
      I1 => \slv_reg6_reg_n_0_[11]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[11]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(12),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(12),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[12]_i_2_n_0\,
      O => \reg_data_out__0\(12)
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[12]\,
      I1 => \slv_reg2_reg_n_0_[12]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[12]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => \slv_reg6_reg_n_0_[12]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[12]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(13),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(13),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[13]_i_2_n_0\,
      O => \reg_data_out__0\(13)
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[13]\,
      I1 => \slv_reg2_reg_n_0_[13]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[13]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => \slv_reg6_reg_n_0_[13]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[13]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(14),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(14),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[14]_i_2_n_0\,
      O => \reg_data_out__0\(14)
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[14]\,
      I1 => \slv_reg2_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[14]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => \slv_reg6_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[14]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(15),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(15),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[15]_i_2_n_0\,
      O => \reg_data_out__0\(15)
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[15]\,
      I1 => \slv_reg2_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[15]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => \slv_reg6_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[15]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(16),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(16),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[16]_i_2_n_0\,
      O => \reg_data_out__0\(16)
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[16]\,
      I1 => \slv_reg2_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[16]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => \slv_reg6_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[16]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(17),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(17),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[17]_i_2_n_0\,
      O => \reg_data_out__0\(17)
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[17]\,
      I1 => \slv_reg2_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[17]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => \slv_reg6_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[17]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(18),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(18),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[18]_i_2_n_0\,
      O => \reg_data_out__0\(18)
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[18]\,
      I1 => \slv_reg2_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[18]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => \slv_reg6_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[18]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(19),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(19),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[19]_i_2_n_0\,
      O => \reg_data_out__0\(19)
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[19]\,
      I1 => \slv_reg2_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[19]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => \slv_reg6_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[19]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(1),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(1),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[1]_i_2_n_0\,
      O => \reg_data_out__0\(1)
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(1),
      I1 => \slv_reg6_reg_n_0_[1]\,
      I2 => sel0(1),
      I3 => slv_reg5(1),
      I4 => sel0(0),
      I5 => slv_reg4(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(20),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(20),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[20]_i_2_n_0\,
      O => \reg_data_out__0\(20)
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[20]\,
      I1 => \slv_reg2_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[20]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => \slv_reg6_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[20]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(21),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(21),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[21]_i_2_n_0\,
      O => \reg_data_out__0\(21)
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[21]\,
      I1 => \slv_reg2_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[21]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => \slv_reg6_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[21]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(22),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(22),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[22]_i_2_n_0\,
      O => \reg_data_out__0\(22)
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[22]\,
      I1 => \slv_reg2_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[22]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => \slv_reg6_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[22]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(23),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(23),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[23]_i_2_n_0\,
      O => \reg_data_out__0\(23)
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[23]\,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[23]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => \slv_reg6_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[23]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(24),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(24),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[24]_i_2_n_0\,
      O => \reg_data_out__0\(24)
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[24]\,
      I1 => \slv_reg2_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[24]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(24),
      I1 => \slv_reg6_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[24]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(25),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(25),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[25]_i_2_n_0\,
      O => \reg_data_out__0\(25)
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[25]\,
      I1 => \slv_reg2_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[25]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(25),
      I1 => \slv_reg6_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[25]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(26),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(26),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[26]_i_2_n_0\,
      O => \reg_data_out__0\(26)
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[26]\,
      I1 => \slv_reg2_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[26]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(26),
      I1 => \slv_reg6_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[26]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(27),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(27),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[27]_i_2_n_0\,
      O => \reg_data_out__0\(27)
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[27]\,
      I1 => \slv_reg2_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[27]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(27),
      I1 => \slv_reg6_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[27]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(28),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(28),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[28]_i_2_n_0\,
      O => \reg_data_out__0\(28)
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[28]\,
      I1 => \slv_reg2_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[28]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(28),
      I1 => \slv_reg6_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[28]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(29),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(29),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[29]_i_2_n_0\,
      O => \reg_data_out__0\(29)
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[29]\,
      I1 => \slv_reg2_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[29]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(29),
      I1 => \slv_reg6_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[29]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(2),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(2),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[2]_i_2_n_0\,
      O => \reg_data_out__0\(2)
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(2),
      I1 => \slv_reg6_reg_n_0_[2]\,
      I2 => sel0(1),
      I3 => slv_reg5(2),
      I4 => sel0(0),
      I5 => slv_reg4(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(30),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(30),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[30]_i_2_n_0\,
      O => \reg_data_out__0\(30)
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[30]\,
      I1 => \slv_reg2_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[30]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(30),
      I1 => \slv_reg6_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[30]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(31),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(31),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[31]_i_4_n_0\,
      O => \reg_data_out__0\(31)
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(2),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[31]\,
      I1 => \slv_reg2_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[31]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(31),
      I1 => \slv_reg6_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[31]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(3),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(3),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[3]_i_2_n_0\,
      O => \reg_data_out__0\(3)
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(3),
      I1 => \slv_reg6_reg_n_0_[3]\,
      I2 => sel0(1),
      I3 => slv_reg5(3),
      I4 => sel0(0),
      I5 => slv_reg4(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(4),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(4),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[4]_i_2_n_0\,
      O => \reg_data_out__0\(4)
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(4),
      I1 => \slv_reg6_reg_n_0_[4]\,
      I2 => sel0(1),
      I3 => slv_reg5(4),
      I4 => sel0(0),
      I5 => slv_reg4(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(5),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(5),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[5]_i_2_n_0\,
      O => \reg_data_out__0\(5)
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(5),
      I1 => \slv_reg6_reg_n_0_[5]\,
      I2 => sel0(1),
      I3 => slv_reg5(5),
      I4 => sel0(0),
      I5 => slv_reg4(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(6),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(6),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[6]_i_2_n_0\,
      O => \reg_data_out__0\(6)
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(6),
      I1 => \slv_reg6_reg_n_0_[6]\,
      I2 => sel0(1),
      I3 => slv_reg5(6),
      I4 => sel0(0),
      I5 => slv_reg4(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(7),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(7),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[7]_i_2_n_0\,
      O => \reg_data_out__0\(7)
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg2(7),
      I2 => sel0(1),
      I3 => slv_reg1(7),
      I4 => sel0(0),
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(7),
      I1 => \slv_reg6_reg_n_0_[7]\,
      I2 => sel0(1),
      I3 => slv_reg5(7),
      I4 => sel0(0),
      I5 => slv_reg4(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(8),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(8),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[8]_i_2_n_0\,
      O => \reg_data_out__0\(8)
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg2(8),
      I2 => sel0(1),
      I3 => slv_reg1(8),
      I4 => sel0(0),
      I5 => slv_reg0(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(8),
      I1 => \slv_reg6_reg_n_0_[8]\,
      I2 => sel0(1),
      I3 => slv_reg5(8),
      I4 => sel0(0),
      I5 => slv_reg4(8),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg8(9),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => slv_reg9(9),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[9]_i_2_n_0\,
      O => \reg_data_out__0\(9)
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(9),
      I1 => \slv_reg6_reg_n_0_[9]\,
      I2 => sel0(1),
      I3 => slv_reg5(9),
      I4 => sel0(0),
      I5 => slv_reg4(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(0),
      Q => s00_axi_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_3_n_0\,
      I1 => \axi_rdata[0]_i_4_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(10),
      Q => s00_axi_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_3_n_0\,
      I1 => \axi_rdata[10]_i_4_n_0\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(11),
      Q => s00_axi_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_3_n_0\,
      I1 => \axi_rdata[11]_i_4_n_0\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(12),
      Q => s00_axi_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_3_n_0\,
      I1 => \axi_rdata[12]_i_4_n_0\,
      O => \axi_rdata_reg[12]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(13),
      Q => s00_axi_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_3_n_0\,
      I1 => \axi_rdata[13]_i_4_n_0\,
      O => \axi_rdata_reg[13]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(14),
      Q => s00_axi_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_3_n_0\,
      I1 => \axi_rdata[14]_i_4_n_0\,
      O => \axi_rdata_reg[14]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(15),
      Q => s00_axi_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_3_n_0\,
      I1 => \axi_rdata[15]_i_4_n_0\,
      O => \axi_rdata_reg[15]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(16),
      Q => s00_axi_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_3_n_0\,
      I1 => \axi_rdata[16]_i_4_n_0\,
      O => \axi_rdata_reg[16]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(17),
      Q => s00_axi_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_3_n_0\,
      I1 => \axi_rdata[17]_i_4_n_0\,
      O => \axi_rdata_reg[17]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(18),
      Q => s00_axi_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_3_n_0\,
      I1 => \axi_rdata[18]_i_4_n_0\,
      O => \axi_rdata_reg[18]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(19),
      Q => s00_axi_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_3_n_0\,
      I1 => \axi_rdata[19]_i_4_n_0\,
      O => \axi_rdata_reg[19]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(1),
      Q => s00_axi_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_3_n_0\,
      I1 => \axi_rdata[1]_i_4_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(20),
      Q => s00_axi_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_3_n_0\,
      I1 => \axi_rdata[20]_i_4_n_0\,
      O => \axi_rdata_reg[20]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(21),
      Q => s00_axi_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_3_n_0\,
      I1 => \axi_rdata[21]_i_4_n_0\,
      O => \axi_rdata_reg[21]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(22),
      Q => s00_axi_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_3_n_0\,
      I1 => \axi_rdata[22]_i_4_n_0\,
      O => \axi_rdata_reg[22]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(23),
      Q => s00_axi_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_3_n_0\,
      I1 => \axi_rdata[23]_i_4_n_0\,
      O => \axi_rdata_reg[23]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(24),
      Q => s00_axi_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_3_n_0\,
      I1 => \axi_rdata[24]_i_4_n_0\,
      O => \axi_rdata_reg[24]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(25),
      Q => s00_axi_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_3_n_0\,
      I1 => \axi_rdata[25]_i_4_n_0\,
      O => \axi_rdata_reg[25]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(26),
      Q => s00_axi_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_3_n_0\,
      I1 => \axi_rdata[26]_i_4_n_0\,
      O => \axi_rdata_reg[26]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(27),
      Q => s00_axi_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_3_n_0\,
      I1 => \axi_rdata[27]_i_4_n_0\,
      O => \axi_rdata_reg[27]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(28),
      Q => s00_axi_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_3_n_0\,
      I1 => \axi_rdata[28]_i_4_n_0\,
      O => \axi_rdata_reg[28]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(29),
      Q => s00_axi_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_3_n_0\,
      I1 => \axi_rdata[29]_i_4_n_0\,
      O => \axi_rdata_reg[29]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(2),
      Q => s00_axi_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_3_n_0\,
      I1 => \axi_rdata[2]_i_4_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(30),
      Q => s00_axi_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_3_n_0\,
      I1 => \axi_rdata[30]_i_4_n_0\,
      O => \axi_rdata_reg[30]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(31),
      Q => s00_axi_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_5_n_0\,
      I1 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata_reg[31]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(3),
      Q => s00_axi_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_3_n_0\,
      I1 => \axi_rdata[3]_i_4_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(4),
      Q => s00_axi_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_3_n_0\,
      I1 => \axi_rdata[4]_i_4_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(5),
      Q => s00_axi_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_3_n_0\,
      I1 => \axi_rdata[5]_i_4_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(6),
      Q => s00_axi_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_3_n_0\,
      I1 => \axi_rdata[6]_i_4_n_0\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(7),
      Q => s00_axi_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_3_n_0\,
      I1 => \axi_rdata[7]_i_4_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(8),
      Q => s00_axi_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_3_n_0\,
      I1 => \axi_rdata[8]_i_4_n_0\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \reg_data_out__0\(9),
      Q => s00_axi_rdata(9),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_3_n_0\,
      I1 => \axi_rdata[9]_i_4_n_0\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(0),
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg1_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg1_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg1_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg1_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg1_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg1_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg1_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg1_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg1_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg1_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg1_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg1_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg2_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg2_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg2_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg2_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg2_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg2_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg3_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg3_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg3_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg3_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg3_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg3_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg3_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg3_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg3_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg3_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg3_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg3_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg3_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg3_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg3_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg3_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg3_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg3_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg3_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg3_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg3_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg3_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg4(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg4_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg4_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg4_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg4_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg4_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg4_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg4_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg4_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg4_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg4_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg4(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg4_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg4_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg4_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg4_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg4_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg4_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg4_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg4_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg4_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg4_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg4(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg4_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg4_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg4(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg4(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg4(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg4(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg4(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg4(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg4(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg5(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg5_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg5_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg5_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg5_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg5_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg5_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg5_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg5_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg5_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg5_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg5(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg5_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg5_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg5_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg5_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg5_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg5_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg5_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg5_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg5_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg5_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg5(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg5_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg5_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg5(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg5(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg5(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg5(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg5(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg5(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg5(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg6(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg6_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg6_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg6_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg6_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg6_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg6_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg6_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg6_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg6_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg6_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg6_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg6_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg6_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg6_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg6_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg6_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg6_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg6_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg6_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg6_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg6_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg6_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg6_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg6_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg6_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg6_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg6_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg6_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg6_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg6_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg6_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg7(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg7(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg7(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg7(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg7(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg7(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg7(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg7(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg7(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg7(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg7(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg7(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg7(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg7(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg7(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg7(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg7(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg7(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg7(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg7(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg7(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg7(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg7(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg7(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg7(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg7(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg7(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg7(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg7(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg7(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg7(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg7(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(1),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(2),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(3),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(0),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg8(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg8(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg8(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg8(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg8(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg8(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg8(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg8(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg8(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg8(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg8(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg8(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg8(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg8(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg8(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg8(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg8(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg8(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg8(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg8(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg8(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg8(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg8(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg8(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg8(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg8(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg8(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg8(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg8(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg8(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg8(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg8(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg9(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg9(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg9(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg9(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg9(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg9(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg9(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg9(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg9(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg9(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg9(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg9(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg9(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg9(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg9(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg9(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg9(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg9(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg9(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg9(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg9(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg9(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg9(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg9(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg9(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg9(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg9(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg9(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg9(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg9(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg9(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg9(9),
      R => axi_awready_i_1_n_0
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^axi_arready_reg_0\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_VGA_SQUAREDRAW_0_1_VGA_SQUAREDRAW_v1_0 is
  port (
    axi_wready_reg : out STD_LOGIC;
    axi_awready_reg : out STD_LOGIC;
    axi_arready_reg : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    rgb_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    vcount_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    hcount_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rgb_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_44_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_44_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_7_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_33_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_38_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_9_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_45_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_50_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_27_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_32_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_4_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_20_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_3_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_10_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_15_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_5_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_21_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_26_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_8_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_out_nxt[11]_i_39_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_VGA_SQUAREDRAW_0_1_VGA_SQUAREDRAW_v1_0 : entity is "VGA_SQUAREDRAW_v1_0";
end system_VGA_SQUAREDRAW_0_1_VGA_SQUAREDRAW_v1_0;

architecture STRUCTURE of system_VGA_SQUAREDRAW_0_1_VGA_SQUAREDRAW_v1_0 is
begin
VGA_SQUAREDRAW_v1_0_S00_AXI_inst: entity work.system_VGA_SQUAREDRAW_0_1_VGA_SQUAREDRAW_v1_0_S00_AXI
     port map (
      S(0) => S(0),
      axi_arready_reg_0 => axi_arready_reg,
      axi_awready_reg_0 => axi_awready_reg,
      axi_wready_reg_0 => axi_wready_reg,
      hcount_in(10 downto 0) => hcount_in(10 downto 0),
      rgb_in(11 downto 0) => rgb_in(11 downto 0),
      rgb_out(11 downto 0) => rgb_out(11 downto 0),
      \rgb_out_nxt[11]_i_10\(0) => \rgb_out_nxt[11]_i_10\(0),
      \rgb_out_nxt[11]_i_10_0\(0) => \rgb_out_nxt[11]_i_10_0\(0),
      \rgb_out_nxt[11]_i_10_1\(0) => \rgb_out_nxt[11]_i_10_1\(0),
      \rgb_out_nxt[11]_i_10_2\(0) => \rgb_out_nxt[11]_i_10_2\(0),
      \rgb_out_nxt[11]_i_15\(0) => \rgb_out_nxt[11]_i_15\(0),
      \rgb_out_nxt[11]_i_15_0\(0) => \rgb_out_nxt[11]_i_15_0\(0),
      \rgb_out_nxt[11]_i_15_1\(0) => \rgb_out_nxt[11]_i_15_1\(0),
      \rgb_out_nxt[11]_i_15_2\(0) => \rgb_out_nxt[11]_i_15_2\(0),
      \rgb_out_nxt[11]_i_20\(0) => \rgb_out_nxt[11]_i_20\(0),
      \rgb_out_nxt[11]_i_20_0\(0) => \rgb_out_nxt[11]_i_20_0\(0),
      \rgb_out_nxt[11]_i_20_1\(0) => \rgb_out_nxt[11]_i_20_1\(0),
      \rgb_out_nxt[11]_i_20_2\(0) => \rgb_out_nxt[11]_i_20_2\(0),
      \rgb_out_nxt[11]_i_21\(0) => \rgb_out_nxt[11]_i_21\(0),
      \rgb_out_nxt[11]_i_21_0\(0) => \rgb_out_nxt[11]_i_21_0\(0),
      \rgb_out_nxt[11]_i_21_1\(0) => \rgb_out_nxt[11]_i_21_1\(0),
      \rgb_out_nxt[11]_i_21_2\(0) => \rgb_out_nxt[11]_i_21_2\(0),
      \rgb_out_nxt[11]_i_26\(0) => \rgb_out_nxt[11]_i_26\(0),
      \rgb_out_nxt[11]_i_26_0\(0) => \rgb_out_nxt[11]_i_26_0\(0),
      \rgb_out_nxt[11]_i_26_1\(0) => \rgb_out_nxt[11]_i_26_1\(0),
      \rgb_out_nxt[11]_i_26_2\(0) => \rgb_out_nxt[11]_i_26_2\(0),
      \rgb_out_nxt[11]_i_27\(0) => \rgb_out_nxt[11]_i_27\(0),
      \rgb_out_nxt[11]_i_27_0\(0) => \rgb_out_nxt[11]_i_27_0\(0),
      \rgb_out_nxt[11]_i_27_1\(0) => \rgb_out_nxt[11]_i_27_1\(0),
      \rgb_out_nxt[11]_i_27_2\(0) => \rgb_out_nxt[11]_i_27_2\(0),
      \rgb_out_nxt[11]_i_3\(0) => \rgb_out_nxt[11]_i_3\(0),
      \rgb_out_nxt[11]_i_32\(0) => \rgb_out_nxt[11]_i_32\(0),
      \rgb_out_nxt[11]_i_32_0\(0) => \rgb_out_nxt[11]_i_32_0\(0),
      \rgb_out_nxt[11]_i_32_1\(0) => \rgb_out_nxt[11]_i_32_1\(0),
      \rgb_out_nxt[11]_i_32_2\(0) => \rgb_out_nxt[11]_i_32_2\(0),
      \rgb_out_nxt[11]_i_33\(0) => \rgb_out_nxt[11]_i_33\(0),
      \rgb_out_nxt[11]_i_33_0\(0) => \rgb_out_nxt[11]_i_33_0\(0),
      \rgb_out_nxt[11]_i_33_1\(0) => \rgb_out_nxt[11]_i_33_1\(0),
      \rgb_out_nxt[11]_i_33_2\(0) => \rgb_out_nxt[11]_i_33_2\(0),
      \rgb_out_nxt[11]_i_38\(0) => \rgb_out_nxt[11]_i_38\(0),
      \rgb_out_nxt[11]_i_38_0\(0) => \rgb_out_nxt[11]_i_38_0\(0),
      \rgb_out_nxt[11]_i_38_1\(0) => \rgb_out_nxt[11]_i_38_1\(0),
      \rgb_out_nxt[11]_i_38_2\(0) => \rgb_out_nxt[11]_i_38_2\(0),
      \rgb_out_nxt[11]_i_39\(0) => \rgb_out_nxt[11]_i_39\(0),
      \rgb_out_nxt[11]_i_39_0\(0) => \rgb_out_nxt[11]_i_39_0\(0),
      \rgb_out_nxt[11]_i_39_1\(0) => \rgb_out_nxt[11]_i_39_1\(0),
      \rgb_out_nxt[11]_i_39_2\(0) => \rgb_out_nxt[11]_i_39_2\(0),
      \rgb_out_nxt[11]_i_3_0\(0) => \rgb_out_nxt[11]_i_3_0\(0),
      \rgb_out_nxt[11]_i_3_1\(0) => \rgb_out_nxt[11]_i_3_1\(0),
      \rgb_out_nxt[11]_i_3_2\(0) => \rgb_out_nxt[11]_i_3_2\(0),
      \rgb_out_nxt[11]_i_4\(0) => \rgb_out_nxt[11]_i_4\(0),
      \rgb_out_nxt[11]_i_44\(0) => \rgb_out_nxt[11]_i_44\(0),
      \rgb_out_nxt[11]_i_44_0\(0) => \rgb_out_nxt[11]_i_44_0\(0),
      \rgb_out_nxt[11]_i_44_1\(0) => \rgb_out_nxt[11]_i_44_1\(0),
      \rgb_out_nxt[11]_i_45\(0) => \rgb_out_nxt[11]_i_45\(0),
      \rgb_out_nxt[11]_i_45_0\(0) => \rgb_out_nxt[11]_i_45_0\(0),
      \rgb_out_nxt[11]_i_45_1\(0) => \rgb_out_nxt[11]_i_45_1\(0),
      \rgb_out_nxt[11]_i_45_2\(0) => \rgb_out_nxt[11]_i_45_2\(0),
      \rgb_out_nxt[11]_i_4_0\(0) => \rgb_out_nxt[11]_i_4_0\(0),
      \rgb_out_nxt[11]_i_4_1\(0) => \rgb_out_nxt[11]_i_4_1\(0),
      \rgb_out_nxt[11]_i_4_2\(0) => \rgb_out_nxt[11]_i_4_2\(0),
      \rgb_out_nxt[11]_i_5\(0) => \rgb_out_nxt[11]_i_5\(0),
      \rgb_out_nxt[11]_i_50\(0) => \rgb_out_nxt[11]_i_50\(0),
      \rgb_out_nxt[11]_i_50_0\(0) => \rgb_out_nxt[11]_i_50_0\(0),
      \rgb_out_nxt[11]_i_50_1\(0) => \rgb_out_nxt[11]_i_50_1\(0),
      \rgb_out_nxt[11]_i_50_2\(0) => \rgb_out_nxt[11]_i_50_2\(0),
      \rgb_out_nxt[11]_i_5_0\(0) => \rgb_out_nxt[11]_i_5_0\(0),
      \rgb_out_nxt[11]_i_5_1\(0) => \rgb_out_nxt[11]_i_5_1\(0),
      \rgb_out_nxt[11]_i_5_2\(0) => \rgb_out_nxt[11]_i_5_2\(0),
      \rgb_out_nxt[11]_i_6\(0) => \rgb_out_nxt[11]_i_6\(0),
      \rgb_out_nxt[11]_i_6_0\(0) => \rgb_out_nxt[11]_i_6_0\(0),
      \rgb_out_nxt[11]_i_6_1\(0) => \rgb_out_nxt[11]_i_6_1\(0),
      \rgb_out_nxt[11]_i_6_2\(0) => \rgb_out_nxt[11]_i_6_2\(0),
      \rgb_out_nxt[11]_i_7\(0) => \rgb_out_nxt[11]_i_7\(0),
      \rgb_out_nxt[11]_i_7_0\(0) => \rgb_out_nxt[11]_i_7_0\(0),
      \rgb_out_nxt[11]_i_7_1\(0) => \rgb_out_nxt[11]_i_7_1\(0),
      \rgb_out_nxt[11]_i_7_2\(0) => \rgb_out_nxt[11]_i_7_2\(0),
      \rgb_out_nxt[11]_i_8\(0) => \rgb_out_nxt[11]_i_8\(0),
      \rgb_out_nxt[11]_i_8_0\(0) => \rgb_out_nxt[11]_i_8_0\(0),
      \rgb_out_nxt[11]_i_8_1\(0) => \rgb_out_nxt[11]_i_8_1\(0),
      \rgb_out_nxt[11]_i_8_2\(0) => \rgb_out_nxt[11]_i_8_2\(0),
      \rgb_out_nxt[11]_i_9\(0) => \rgb_out_nxt[11]_i_9\(0),
      \rgb_out_nxt[11]_i_9_0\(0) => \rgb_out_nxt[11]_i_9_0\(0),
      \rgb_out_nxt[11]_i_9_1\(0) => \rgb_out_nxt[11]_i_9_1\(0),
      \rgb_out_nxt[11]_i_9_2\(0) => \rgb_out_nxt[11]_i_9_2\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      vcount_in(10 downto 0) => vcount_in(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_VGA_SQUAREDRAW_0_1 is
  port (
    hcount_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    hsync_in : in STD_LOGIC;
    hblnk_in : in STD_LOGIC;
    vcount_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    vsync_in : in STD_LOGIC;
    vblnk_in : in STD_LOGIC;
    rgb_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    hsync_out : out STD_LOGIC;
    hblnk_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    vblnk_out : out STD_LOGIC;
    rgb_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    vcount_out : out STD_LOGIC_VECTOR ( 10 downto 0 );
    hcount_out : out STD_LOGIC_VECTOR ( 10 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_VGA_SQUAREDRAW_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_VGA_SQUAREDRAW_0_1 : entity is "system_VGA_SQUAREDRAW_0_1,VGA_SQUAREDRAW_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_VGA_SQUAREDRAW_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_VGA_SQUAREDRAW_0_1 : entity is "VGA_SQUAREDRAW_v1_0,Vivado 2018.3";
end system_VGA_SQUAREDRAW_0_1;

architecture STRUCTURE of system_VGA_SQUAREDRAW_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \^hblnk_in\ : STD_LOGIC;
  signal \^hcount_in\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^hsync_in\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_101_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_105_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_109_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_113_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_125_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_129_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_133_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_137_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_149_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_153_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_157_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_161_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_173_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_177_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_181_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_185_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_197_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_201_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_205_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_209_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_217_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_221_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_225_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_229_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_265_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_269_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_273_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_277_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_313_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_317_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_321_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_325_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_329_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_333_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_337_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_341_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_377_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_381_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_385_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_389_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_393_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_397_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_401_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_405_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_441_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_445_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_449_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_453_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_457_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_461_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_465_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_469_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_505_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_509_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_513_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_517_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_521_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_525_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_529_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_533_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_569_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_573_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_577_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_57_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_581_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_585_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_589_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_593_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_597_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_61_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_633_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_637_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_641_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_645_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_65_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_69_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_77_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_81_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_85_n_0\ : STD_LOGIC;
  signal \rgb_out_nxt[11]_i_89_n_0\ : STD_LOGIC;
  signal \^vblnk_in\ : STD_LOGIC;
  signal \^vcount_in\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^vsync_in\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 40000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 10, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 40000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  \^hblnk_in\ <= hblnk_in;
  \^hcount_in\(10 downto 0) <= hcount_in(10 downto 0);
  \^hsync_in\ <= hsync_in;
  \^vblnk_in\ <= vblnk_in;
  \^vcount_in\(10 downto 0) <= vcount_in(10 downto 0);
  \^vsync_in\ <= vsync_in;
  hblnk_out <= \^hblnk_in\;
  hcount_out(10 downto 0) <= \^hcount_in\(10 downto 0);
  hsync_out <= \^hsync_in\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
  vblnk_out <= \^vblnk_in\;
  vcount_out(10 downto 0) <= \^vcount_in\(10 downto 0);
  vsync_out <= \^vsync_in\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.system_VGA_SQUAREDRAW_0_1_VGA_SQUAREDRAW_v1_0
     port map (
      S(0) => \rgb_out_nxt[11]_i_577_n_0\,
      axi_arready_reg => s00_axi_arready,
      axi_awready_reg => s00_axi_awready,
      axi_wready_reg => s00_axi_wready,
      hcount_in(10 downto 0) => \^hcount_in\(10 downto 0),
      rgb_in(11 downto 0) => rgb_in(11 downto 0),
      rgb_out(11 downto 0) => rgb_out(11 downto 0),
      \rgb_out_nxt[11]_i_10\(0) => \rgb_out_nxt[11]_i_225_n_0\,
      \rgb_out_nxt[11]_i_10_0\(0) => \rgb_out_nxt[11]_i_229_n_0\,
      \rgb_out_nxt[11]_i_10_1\(0) => \rgb_out_nxt[11]_i_217_n_0\,
      \rgb_out_nxt[11]_i_10_2\(0) => \rgb_out_nxt[11]_i_221_n_0\,
      \rgb_out_nxt[11]_i_15\(0) => \rgb_out_nxt[11]_i_273_n_0\,
      \rgb_out_nxt[11]_i_15_0\(0) => \rgb_out_nxt[11]_i_277_n_0\,
      \rgb_out_nxt[11]_i_15_1\(0) => \rgb_out_nxt[11]_i_265_n_0\,
      \rgb_out_nxt[11]_i_15_2\(0) => \rgb_out_nxt[11]_i_269_n_0\,
      \rgb_out_nxt[11]_i_20\(0) => \rgb_out_nxt[11]_i_321_n_0\,
      \rgb_out_nxt[11]_i_20_0\(0) => \rgb_out_nxt[11]_i_325_n_0\,
      \rgb_out_nxt[11]_i_20_1\(0) => \rgb_out_nxt[11]_i_313_n_0\,
      \rgb_out_nxt[11]_i_20_2\(0) => \rgb_out_nxt[11]_i_317_n_0\,
      \rgb_out_nxt[11]_i_21\(0) => \rgb_out_nxt[11]_i_337_n_0\,
      \rgb_out_nxt[11]_i_21_0\(0) => \rgb_out_nxt[11]_i_341_n_0\,
      \rgb_out_nxt[11]_i_21_1\(0) => \rgb_out_nxt[11]_i_329_n_0\,
      \rgb_out_nxt[11]_i_21_2\(0) => \rgb_out_nxt[11]_i_333_n_0\,
      \rgb_out_nxt[11]_i_26\(0) => \rgb_out_nxt[11]_i_385_n_0\,
      \rgb_out_nxt[11]_i_26_0\(0) => \rgb_out_nxt[11]_i_389_n_0\,
      \rgb_out_nxt[11]_i_26_1\(0) => \rgb_out_nxt[11]_i_377_n_0\,
      \rgb_out_nxt[11]_i_26_2\(0) => \rgb_out_nxt[11]_i_381_n_0\,
      \rgb_out_nxt[11]_i_27\(0) => \rgb_out_nxt[11]_i_401_n_0\,
      \rgb_out_nxt[11]_i_27_0\(0) => \rgb_out_nxt[11]_i_405_n_0\,
      \rgb_out_nxt[11]_i_27_1\(0) => \rgb_out_nxt[11]_i_393_n_0\,
      \rgb_out_nxt[11]_i_27_2\(0) => \rgb_out_nxt[11]_i_397_n_0\,
      \rgb_out_nxt[11]_i_3\(0) => \rgb_out_nxt[11]_i_65_n_0\,
      \rgb_out_nxt[11]_i_32\(0) => \rgb_out_nxt[11]_i_449_n_0\,
      \rgb_out_nxt[11]_i_32_0\(0) => \rgb_out_nxt[11]_i_453_n_0\,
      \rgb_out_nxt[11]_i_32_1\(0) => \rgb_out_nxt[11]_i_441_n_0\,
      \rgb_out_nxt[11]_i_32_2\(0) => \rgb_out_nxt[11]_i_445_n_0\,
      \rgb_out_nxt[11]_i_33\(0) => \rgb_out_nxt[11]_i_465_n_0\,
      \rgb_out_nxt[11]_i_33_0\(0) => \rgb_out_nxt[11]_i_469_n_0\,
      \rgb_out_nxt[11]_i_33_1\(0) => \rgb_out_nxt[11]_i_457_n_0\,
      \rgb_out_nxt[11]_i_33_2\(0) => \rgb_out_nxt[11]_i_461_n_0\,
      \rgb_out_nxt[11]_i_38\(0) => \rgb_out_nxt[11]_i_513_n_0\,
      \rgb_out_nxt[11]_i_38_0\(0) => \rgb_out_nxt[11]_i_517_n_0\,
      \rgb_out_nxt[11]_i_38_1\(0) => \rgb_out_nxt[11]_i_505_n_0\,
      \rgb_out_nxt[11]_i_38_2\(0) => \rgb_out_nxt[11]_i_509_n_0\,
      \rgb_out_nxt[11]_i_39\(0) => \rgb_out_nxt[11]_i_529_n_0\,
      \rgb_out_nxt[11]_i_39_0\(0) => \rgb_out_nxt[11]_i_533_n_0\,
      \rgb_out_nxt[11]_i_39_1\(0) => \rgb_out_nxt[11]_i_521_n_0\,
      \rgb_out_nxt[11]_i_39_2\(0) => \rgb_out_nxt[11]_i_525_n_0\,
      \rgb_out_nxt[11]_i_3_0\(0) => \rgb_out_nxt[11]_i_69_n_0\,
      \rgb_out_nxt[11]_i_3_1\(0) => \rgb_out_nxt[11]_i_57_n_0\,
      \rgb_out_nxt[11]_i_3_2\(0) => \rgb_out_nxt[11]_i_61_n_0\,
      \rgb_out_nxt[11]_i_4\(0) => \rgb_out_nxt[11]_i_85_n_0\,
      \rgb_out_nxt[11]_i_44\(0) => \rgb_out_nxt[11]_i_581_n_0\,
      \rgb_out_nxt[11]_i_44_0\(0) => \rgb_out_nxt[11]_i_569_n_0\,
      \rgb_out_nxt[11]_i_44_1\(0) => \rgb_out_nxt[11]_i_573_n_0\,
      \rgb_out_nxt[11]_i_45\(0) => \rgb_out_nxt[11]_i_593_n_0\,
      \rgb_out_nxt[11]_i_45_0\(0) => \rgb_out_nxt[11]_i_597_n_0\,
      \rgb_out_nxt[11]_i_45_1\(0) => \rgb_out_nxt[11]_i_585_n_0\,
      \rgb_out_nxt[11]_i_45_2\(0) => \rgb_out_nxt[11]_i_589_n_0\,
      \rgb_out_nxt[11]_i_4_0\(0) => \rgb_out_nxt[11]_i_89_n_0\,
      \rgb_out_nxt[11]_i_4_1\(0) => \rgb_out_nxt[11]_i_77_n_0\,
      \rgb_out_nxt[11]_i_4_2\(0) => \rgb_out_nxt[11]_i_81_n_0\,
      \rgb_out_nxt[11]_i_5\(0) => \rgb_out_nxt[11]_i_109_n_0\,
      \rgb_out_nxt[11]_i_50\(0) => \rgb_out_nxt[11]_i_641_n_0\,
      \rgb_out_nxt[11]_i_50_0\(0) => \rgb_out_nxt[11]_i_645_n_0\,
      \rgb_out_nxt[11]_i_50_1\(0) => \rgb_out_nxt[11]_i_633_n_0\,
      \rgb_out_nxt[11]_i_50_2\(0) => \rgb_out_nxt[11]_i_637_n_0\,
      \rgb_out_nxt[11]_i_5_0\(0) => \rgb_out_nxt[11]_i_113_n_0\,
      \rgb_out_nxt[11]_i_5_1\(0) => \rgb_out_nxt[11]_i_101_n_0\,
      \rgb_out_nxt[11]_i_5_2\(0) => \rgb_out_nxt[11]_i_105_n_0\,
      \rgb_out_nxt[11]_i_6\(0) => \rgb_out_nxt[11]_i_133_n_0\,
      \rgb_out_nxt[11]_i_6_0\(0) => \rgb_out_nxt[11]_i_137_n_0\,
      \rgb_out_nxt[11]_i_6_1\(0) => \rgb_out_nxt[11]_i_125_n_0\,
      \rgb_out_nxt[11]_i_6_2\(0) => \rgb_out_nxt[11]_i_129_n_0\,
      \rgb_out_nxt[11]_i_7\(0) => \rgb_out_nxt[11]_i_157_n_0\,
      \rgb_out_nxt[11]_i_7_0\(0) => \rgb_out_nxt[11]_i_161_n_0\,
      \rgb_out_nxt[11]_i_7_1\(0) => \rgb_out_nxt[11]_i_149_n_0\,
      \rgb_out_nxt[11]_i_7_2\(0) => \rgb_out_nxt[11]_i_153_n_0\,
      \rgb_out_nxt[11]_i_8\(0) => \rgb_out_nxt[11]_i_181_n_0\,
      \rgb_out_nxt[11]_i_8_0\(0) => \rgb_out_nxt[11]_i_185_n_0\,
      \rgb_out_nxt[11]_i_8_1\(0) => \rgb_out_nxt[11]_i_173_n_0\,
      \rgb_out_nxt[11]_i_8_2\(0) => \rgb_out_nxt[11]_i_177_n_0\,
      \rgb_out_nxt[11]_i_9\(0) => \rgb_out_nxt[11]_i_205_n_0\,
      \rgb_out_nxt[11]_i_9_0\(0) => \rgb_out_nxt[11]_i_209_n_0\,
      \rgb_out_nxt[11]_i_9_1\(0) => \rgb_out_nxt[11]_i_197_n_0\,
      \rgb_out_nxt[11]_i_9_2\(0) => \rgb_out_nxt[11]_i_201_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      vcount_in(10 downto 0) => \^vcount_in\(10 downto 0)
    );
\rgb_out_nxt[11]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_101_n_0\
    );
\rgb_out_nxt[11]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_105_n_0\
    );
\rgb_out_nxt[11]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_109_n_0\
    );
\rgb_out_nxt[11]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_113_n_0\
    );
\rgb_out_nxt[11]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_125_n_0\
    );
\rgb_out_nxt[11]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_129_n_0\
    );
\rgb_out_nxt[11]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_133_n_0\
    );
\rgb_out_nxt[11]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_137_n_0\
    );
\rgb_out_nxt[11]_i_149\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_149_n_0\
    );
\rgb_out_nxt[11]_i_153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_153_n_0\
    );
\rgb_out_nxt[11]_i_157\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_157_n_0\
    );
\rgb_out_nxt[11]_i_161\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_161_n_0\
    );
\rgb_out_nxt[11]_i_173\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_173_n_0\
    );
\rgb_out_nxt[11]_i_177\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_177_n_0\
    );
\rgb_out_nxt[11]_i_181\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_181_n_0\
    );
\rgb_out_nxt[11]_i_185\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_185_n_0\
    );
\rgb_out_nxt[11]_i_197\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_197_n_0\
    );
\rgb_out_nxt[11]_i_201\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_201_n_0\
    );
\rgb_out_nxt[11]_i_205\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_205_n_0\
    );
\rgb_out_nxt[11]_i_209\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_209_n_0\
    );
\rgb_out_nxt[11]_i_217\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_217_n_0\
    );
\rgb_out_nxt[11]_i_221\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_221_n_0\
    );
\rgb_out_nxt[11]_i_225\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_225_n_0\
    );
\rgb_out_nxt[11]_i_229\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_229_n_0\
    );
\rgb_out_nxt[11]_i_265\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_265_n_0\
    );
\rgb_out_nxt[11]_i_269\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_269_n_0\
    );
\rgb_out_nxt[11]_i_273\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_273_n_0\
    );
\rgb_out_nxt[11]_i_277\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_277_n_0\
    );
\rgb_out_nxt[11]_i_313\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_313_n_0\
    );
\rgb_out_nxt[11]_i_317\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_317_n_0\
    );
\rgb_out_nxt[11]_i_321\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_321_n_0\
    );
\rgb_out_nxt[11]_i_325\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_325_n_0\
    );
\rgb_out_nxt[11]_i_329\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_329_n_0\
    );
\rgb_out_nxt[11]_i_333\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_333_n_0\
    );
\rgb_out_nxt[11]_i_337\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_337_n_0\
    );
\rgb_out_nxt[11]_i_341\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_341_n_0\
    );
\rgb_out_nxt[11]_i_377\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_377_n_0\
    );
\rgb_out_nxt[11]_i_381\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_381_n_0\
    );
\rgb_out_nxt[11]_i_385\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_385_n_0\
    );
\rgb_out_nxt[11]_i_389\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_389_n_0\
    );
\rgb_out_nxt[11]_i_393\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_393_n_0\
    );
\rgb_out_nxt[11]_i_397\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_397_n_0\
    );
\rgb_out_nxt[11]_i_401\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_401_n_0\
    );
\rgb_out_nxt[11]_i_405\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_405_n_0\
    );
\rgb_out_nxt[11]_i_441\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_441_n_0\
    );
\rgb_out_nxt[11]_i_445\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_445_n_0\
    );
\rgb_out_nxt[11]_i_449\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_449_n_0\
    );
\rgb_out_nxt[11]_i_453\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_453_n_0\
    );
\rgb_out_nxt[11]_i_457\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_457_n_0\
    );
\rgb_out_nxt[11]_i_461\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_461_n_0\
    );
\rgb_out_nxt[11]_i_465\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_465_n_0\
    );
\rgb_out_nxt[11]_i_469\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_469_n_0\
    );
\rgb_out_nxt[11]_i_505\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_505_n_0\
    );
\rgb_out_nxt[11]_i_509\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_509_n_0\
    );
\rgb_out_nxt[11]_i_513\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_513_n_0\
    );
\rgb_out_nxt[11]_i_517\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_517_n_0\
    );
\rgb_out_nxt[11]_i_521\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_521_n_0\
    );
\rgb_out_nxt[11]_i_525\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_525_n_0\
    );
\rgb_out_nxt[11]_i_529\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_529_n_0\
    );
\rgb_out_nxt[11]_i_533\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_533_n_0\
    );
\rgb_out_nxt[11]_i_569\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_569_n_0\
    );
\rgb_out_nxt[11]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_57_n_0\
    );
\rgb_out_nxt[11]_i_573\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_573_n_0\
    );
\rgb_out_nxt[11]_i_577\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_577_n_0\
    );
\rgb_out_nxt[11]_i_581\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_581_n_0\
    );
\rgb_out_nxt[11]_i_585\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_585_n_0\
    );
\rgb_out_nxt[11]_i_589\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_589_n_0\
    );
\rgb_out_nxt[11]_i_593\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_593_n_0\
    );
\rgb_out_nxt[11]_i_597\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_597_n_0\
    );
\rgb_out_nxt[11]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_61_n_0\
    );
\rgb_out_nxt[11]_i_633\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_633_n_0\
    );
\rgb_out_nxt[11]_i_637\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_637_n_0\
    );
\rgb_out_nxt[11]_i_641\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_641_n_0\
    );
\rgb_out_nxt[11]_i_645\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_645_n_0\
    );
\rgb_out_nxt[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_65_n_0\
    );
\rgb_out_nxt[11]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_69_n_0\
    );
\rgb_out_nxt[11]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_77_n_0\
    );
\rgb_out_nxt[11]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_81_n_0\
    );
\rgb_out_nxt[11]_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vcount_in\(10),
      O => \rgb_out_nxt[11]_i_85_n_0\
    );
\rgb_out_nxt[11]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hcount_in\(10),
      O => \rgb_out_nxt[11]_i_89_n_0\
    );
end STRUCTURE;
