
*** Running xst
    with args -ifn "FullAdder1Bit.xst" -ofn "FullAdder1Bit.srp" -intstyle ise

Reading design: FullAdder1Bit.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "D:/Xilinx_projects/FullAdder1Bit/FullAdder1Bit.v" in library work
Module <FullAdder1Bit> compiled
No errors in compilation
Analysis of file <"FullAdder1Bit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FullAdder1Bit> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FullAdder1Bit>.
Module <FullAdder1Bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FullAdder1Bit>.
    Related source file is "D:/Xilinx_projects/FullAdder1Bit/FullAdder1Bit.v".
    Found 1-bit xor3 for signal <Sum>.
    Summary:
	inferred   1 Xor(s).
Unit <FullAdder1Bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 1
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 1
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FullAdder1Bit> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.236ns

=========================================================================
