{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527154615257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527154615257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 18:36:55 2018 " "Processing started: Thu May 24 18:36:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527154615257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527154615257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fb_b -c fb_b " "Command: quartus_map --read_settings_files=on --write_settings_files=off fb_b -c fb_b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527154615257 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527154615507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/35-325/desktop/b_adder/b_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/35-325/desktop/b_adder/b_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 B_adder " "Found entity 1: B_adder" {  } { { "../B_adder/B_adder.v" "" { Text "C:/Users/35-325/Desktop/B_adder/B_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527154615554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527154615554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/35-325/desktop/f_adder/f_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/35-325/desktop/f_adder/f_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_adder " "Found entity 1: F_adder" {  } { { "../F_adder/F_adder.v" "" { Text "C:/Users/35-325/Desktop/F_adder/F_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527154615554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527154615554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/35-325/desktop/h_adder/h_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/35-325/desktop/h_adder/h_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 H_adder " "Found entity 1: H_adder" {  } { { "../H_adder/H_adder.v" "" { Text "C:/Users/35-325/Desktop/H_adder/H_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527154615554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527154615554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/35-325/desktop/convert/convert.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/35-325/desktop/convert/convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert " "Found entity 1: convert" {  } { { "../convert/convert.v" "" { Text "C:/Users/35-325/Desktop/convert/convert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527154615554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527154615554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/35-325/desktop/light/light.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/35-325/desktop/light/light.v" { { "Info" "ISGN_ENTITY_NAME" "1 light " "Found entity 1: light" {  } { { "../light/light.v" "" { Text "C:/Users/35-325/Desktop/light/light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527154615569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527154615569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a segment.v(3) " "Verilog HDL Declaration information at segment.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../segment/segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527154615569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b segment.v(3) " "Verilog HDL Declaration information at segment.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../segment/segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527154615569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c segment.v(3) " "Verilog HDL Declaration information at segment.v(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "../segment/segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527154615569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d segment.v(3) " "Verilog HDL Declaration information at segment.v(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "../segment/segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527154615569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/35-325/desktop/segment/segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/35-325/desktop/segment/segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "../segment/segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527154615569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527154615569 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../mux/mux.v " "Entity \"mux\" obtained from \"../mux/mux.v\" instead of from Quartus II megafunction library" {  } { { "../mux/mux.v" "" { Text "C:/Users/35-325/Desktop/mux/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1527154615569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/35-325/desktop/mux/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/35-325/desktop/mux/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../mux/mux.v" "" { Text "C:/Users/35-325/Desktop/mux/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527154615569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527154615569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fb_b.v 1 1 " "Found 1 design units, including 1 entities, in source file fb_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fb_b " "Found entity 1: fb_b" {  } { { "fb_b.v" "" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527154615569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527154615569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fb_b " "Elaborating entity \"fb_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527154615585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_adder B_adder:adder " "Elaborating entity \"B_adder\" for hierarchy \"B_adder:adder\"" {  } { { "fb_b.v" "adder" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527154615585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_adder B_adder:adder\|F_adder:F0 " "Elaborating entity \"F_adder\" for hierarchy \"B_adder:adder\|F_adder:F0\"" {  } { { "../B_adder/B_adder.v" "F0" { Text "C:/Users/35-325/Desktop/B_adder/B_adder.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527154615585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_adder B_adder:adder\|F_adder:F0\|H_adder:h1 " "Elaborating entity \"H_adder\" for hierarchy \"B_adder:adder\|F_adder:F0\|H_adder:h1\"" {  } { { "../F_adder/F_adder.v" "h1" { Text "C:/Users/35-325/Desktop/F_adder/F_adder.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527154615601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert convert:con " "Elaborating entity \"convert\" for hierarchy \"convert:con\"" {  } { { "fb_b.v" "con" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527154615601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:li " "Elaborating entity \"light\" for hierarchy \"light:li\"" {  } { { "fb_b.v" "li" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527154615601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 light.v(26) " "Verilog HDL assignment warning at light.v(26): truncated value with size 6 to match size of target (1)" {  } { { "../light/light.v" "" { Text "C:/Users/35-325/Desktop/light/light.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527154615601 "|fb_b|light:li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 light.v(27) " "Verilog HDL assignment warning at light.v(27): truncated value with size 6 to match size of target (1)" {  } { { "../light/light.v" "" { Text "C:/Users/35-325/Desktop/light/light.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527154615601 "|fb_b|light:li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 light.v(28) " "Verilog HDL assignment warning at light.v(28): truncated value with size 6 to match size of target (1)" {  } { { "../light/light.v" "" { Text "C:/Users/35-325/Desktop/light/light.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527154615601 "|fb_b|light:li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 light.v(29) " "Verilog HDL assignment warning at light.v(29): truncated value with size 6 to match size of target (1)" {  } { { "../light/light.v" "" { Text "C:/Users/35-325/Desktop/light/light.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527154615601 "|fb_b|light:li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 light.v(30) " "Verilog HDL assignment warning at light.v(30): truncated value with size 6 to match size of target (1)" {  } { { "../light/light.v" "" { Text "C:/Users/35-325/Desktop/light/light.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527154615601 "|fb_b|light:li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 light.v(31) " "Verilog HDL assignment warning at light.v(31): truncated value with size 6 to match size of target (1)" {  } { { "../light/light.v" "" { Text "C:/Users/35-325/Desktop/light/light.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527154615601 "|fb_b|light:li"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment light:li\|segment:seg1 " "Elaborating entity \"segment\" for hierarchy \"light:li\|segment:seg1\"" {  } { { "../light/light.v" "seg1" { Text "C:/Users/35-325/Desktop/light/light.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527154615616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux light:li\|mux:m0 " "Elaborating entity \"mux\" for hierarchy \"light:li\|mux:m0\"" {  } { { "../light/light.v" "m0" { Text "C:/Users/35-325/Desktop/light/light.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527154615616 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1527154616022 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "com\[2\] VCC " "Pin \"com\[2\]\" is stuck at VCC" {  } { { "fb_b.v" "" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527154616147 "|fb_b|com[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[3\] VCC " "Pin \"com\[3\]\" is stuck at VCC" {  } { { "fb_b.v" "" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527154616147 "|fb_b|com[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[4\] VCC " "Pin \"com\[4\]\" is stuck at VCC" {  } { { "fb_b.v" "" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527154616147 "|fb_b|com[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[5\] VCC " "Pin \"com\[5\]\" is stuck at VCC" {  } { { "fb_b.v" "" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527154616147 "|fb_b|com[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[6\] VCC " "Pin \"com\[6\]\" is stuck at VCC" {  } { { "fb_b.v" "" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527154616147 "|fb_b|com[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[7\] VCC " "Pin \"com\[7\]\" is stuck at VCC" {  } { { "fb_b.v" "" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527154616147 "|fb_b|com[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1527154616147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/35-325/Desktop/fb_b/output_files/fb_b.map.smsg " "Generated suppressed messages file C:/Users/35-325/Desktop/fb_b/output_files/fb_b.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1527154616256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527154616334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527154616334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "fb_b.v" "" { Text "C:/Users/35-325/Desktop/fb_b/fb_b.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527154616365 "|fb_b|Cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1527154616365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527154616365 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527154616365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527154616365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527154616365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527154616381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 18:36:56 2018 " "Processing ended: Thu May 24 18:36:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527154616381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527154616381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527154616381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527154616381 ""}
