
---------- Begin Simulation Statistics ----------
host_inst_rate                                 120726                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333812                       # Number of bytes of host memory used
host_seconds                                   165.67                       # Real time elapsed on the host
host_tick_rate                              606510255                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.100478                       # Number of seconds simulated
sim_ticks                                100477582000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 30132.384203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 26843.490153                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   106225573500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  94517700500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521066                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 101825.638035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 97016.938649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     791897987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2936                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    469659000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4841                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 105193.833013                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672503                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             521                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     54805987                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5902600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 30290.195387                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 26939.836899                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369527                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    107017471487                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598562                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533073                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  94987359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597348                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.621630                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            636.548918                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5902600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 30290.195387                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 26939.836899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369527                       # number of overall hits
system.cpu.dcache.overall_miss_latency   107017471487                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598562                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533073                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7166                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  94987359500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597348                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525907                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524250                       # number of replacements
system.cpu.dcache.sampled_refs                3525100                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                636.548918                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370640                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4507                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13521183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 49065.315723                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 44692.776917                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13515656                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      271184000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5527                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               362                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    230793500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5164                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        88500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2616.777541                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        88500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13521183                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 49065.315723                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 44692.776917                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13515656                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       271184000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000409                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5527                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                362                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    230793500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5164                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.367116                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            187.963446                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13521183                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 49065.315723                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 44692.776917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13515656                       # number of overall hits
system.cpu.icache.overall_miss_latency      271184000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000409                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5527                       # number of overall misses
system.cpu.icache.overall_mshr_hits               362                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    230793500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5164                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5165                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                187.963446                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13515656                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 107368.944511                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    382307956505                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               3560694                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     90002.198406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 74563.616378                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          395                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            327518000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.902082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3639                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       271337000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.902082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3639                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       91473.698630                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  130246.574814                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2965956                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            51250426500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.158888                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       560275                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    288172                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       35440353500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.077165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  272102                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     927                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    130043.149946                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 114964.401294                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           120550000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       927                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      106572000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  927                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4507                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4507                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.774647                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530265                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        91464.202875                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   129511.717518                       # average overall mshr miss latency
system.l2.demand_hits                         2966351                       # number of demand (read+write) hits
system.l2.demand_miss_latency             51577944500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.159737                       # miss rate for demand accesses
system.l2.demand_misses                        563914                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     288172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        35711690500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.078108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   275741                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.283580                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000364                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4646.181857                       # Average occupied blocks per context
system.l2.occ_blocks::1                      5.962190                       # Average occupied blocks per context
system.l2.overall_accesses                    3530265                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       91464.202875                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  108960.440358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2966351                       # number of overall hits
system.l2.overall_miss_latency            51577944500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.159737                       # miss rate for overall accesses
system.l2.overall_misses                       563914                       # number of overall misses
system.l2.overall_mshr_hits                    288172                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      418019647005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.086727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3836435                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.832883                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2965643                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher     14515904                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted           19172                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified     18939615                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          3706275                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       698240                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3828535                       # number of replacements
system.l2.sampled_refs                        3833333                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4652.144047                       # Cycle average of tags in use
system.l2.total_refs                          2969481                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                100758371                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4376521                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4562464                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20432                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5243747                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5392526                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53871                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        82352                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     40460311                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.254910                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.765259                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     34151261     84.41%     84.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      3906181      9.65%     94.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1870691      4.62%     98.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138569      0.34%     99.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91868      0.23%     99.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       123456      0.31%     99.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        64621      0.16%     99.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31312      0.08%     99.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        82352      0.20%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     40460311                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20094                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21906725                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    10.019679                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              10.019679                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     25639574                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          348                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        92512                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33990824                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7692456                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6527218                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2938454                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1405                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       601062                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4000408                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3409201                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591207                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3832415                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3241823                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590592                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        167993                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167378                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             615                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5392526                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3247391                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10666862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35374981                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        319041                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.053819                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3247391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4430392                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.353055                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     43398765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.815115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.028149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       35979372     82.90%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         935643      2.16%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74561      0.17%     85.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          65905      0.15%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4071677      9.38%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          55981      0.13%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          81964      0.19%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35192      0.08%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2098470      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     43398765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              56798027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2331579                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              363115                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.142535                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4006810                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           167993                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12065152                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13664239                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.654414                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7895610                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.136374                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14256655                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        22976                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      16194761                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8758996                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        21821                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184567                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32630119                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3838817                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18871                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14281501                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       458837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          799                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2938454                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1038612                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         9201                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        32865                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          575                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6248063                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        40471                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          575                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15655                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.099804                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.099804                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10280725     71.89%     71.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4182      0.03%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3843276     26.88%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169785      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14300372                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8930                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000624                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           67      0.75%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5020     56.22%     56.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3843     43.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     43398765                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.329511                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.723495                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     33384809     76.93%     76.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7449398     17.16%     94.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1250366      2.88%     96.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1029170      2.37%     99.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       182892      0.42%     99.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86595      0.20%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10784      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4523      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          228      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     43398765                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.142723                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32267003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14300372                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22247980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          508                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31594952                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3247470                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3247391                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              79                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        66760                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2534                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8758996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184567                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              100196792                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     21662873                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4146389                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8290787                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        26111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          979                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53225306                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33051687                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27492773                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6541083                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2938454                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      3965556                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19236829                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7406806                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                969441                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
