INFO-FLOW: Workspace /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1 opened at Sun Nov 03 11:22:35 EST 2024
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 1.38 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.58 sec.
Execute     create_clock -period 10 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/yy2297/ece6775/lab4/ecelinux/bnn_test.cpp 
Execute       is_xip /home/yy2297/ece6775/lab4/ecelinux/bnn_test.cpp 
Execute       is_encrypted /home/yy2297/ece6775/lab4/ecelinux/bnn.cpp 
Execute       is_xip /home/yy2297/ece6775/lab4/ecelinux/bnn.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.19 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'bnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling bnn.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted bnn.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "bnn.cpp"   -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E bnn.cpp -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp
Command         clang done; 1.25 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 0.65 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp"  -o "/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.46 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp std=c++11 -directive=/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 0.54 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp std=c++11 -directive=/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 0.54 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.bnn.pp.0.cpp.diag.yml /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.bnn.pp.0.cpp.out.log 2> /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.bnn.pp.0.cpp.err.log 
Command         ap_eval done; 0.59 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp std=c++11 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/tidy-3.1.bnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/tidy-3.1.bnn.pp.0.cpp.out.log 2> /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/tidy-3.1.bnn.pp.0.cpp.err.log 
Command           ap_eval done; 1.29 sec.
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.bnn.pp.0.cpp.out.log 2> /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.bnn.pp.0.cpp.err.log 
Command           ap_eval done; 0.48 sec.
Command         tidy_31 done; 1.79 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pragma.1.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pragma.1.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 1.05 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pragma.2.cpp"  -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pragma.2.cpp -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.bc
Command         clang done; 1.47 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.g.bc -hls-opt -except-internalize dut -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.62 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 19460 ; free virtual = 30283
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 19460 ; free virtual = 30283
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.pp.bc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.6 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.0.bc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 19406 ; free virtual = 30237
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.1.bc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'dense<512, 256>' into 'bnn_xcel' (bnn.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'sign<256>' into 'bnn_xcel' (bnn.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<256, 10>' into 'bnn_xcel' (bnn.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'argmax' into 'bnn_xcel' (bnn.cpp:82) automatically.
Command           transform done; 1.71 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] bnn.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 19396 ; free virtual = 30228
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.1.bc to /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.1.bc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1.1.1.1' (./layer.h:67) in function 'conv<1, 16, 18>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./layer.h:22) in function 'pad<1, 16>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./layer.h:38) in function 'initialize_padded_memory<1, 18, 1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (./layer.h:67) in function 'conv<1, 16, 18>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:22) in function 'pad<1, 16>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:38) in function 'initialize_padded_memory<1, 18, 1>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'input_padded' (bnn.cpp:47) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'input' (bnn.cpp:20) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'w_conv1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'initialize_padded_memory<1, 18, 1>' into 'bnn_xcel' (bnn.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'pad<1, 16>' into 'bnn_xcel' (bnn.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<512, 256>' into 'bnn_xcel' (bnn.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'sign<256>' into 'bnn_xcel' (bnn.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<256, 10>' into 'bnn_xcel' (bnn.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'argmax' into 'bnn_xcel' (bnn.cpp:82) automatically.
Command           transform done; 2.05 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 19389 ; free virtual = 30222
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.2.bc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'initialize_padded_memory<16, 10, 0>' to 'initialize_padded_me' (./layer.h:38:30)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:25:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:99:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:99:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (./layer.h:41:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:116:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input[0]' (bnn.cpp:29:60)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:73:27)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:73:27)
INFO: [HLS 200-472] Inferring partial write operation for 'input_padded[0]' (./layer.h:41:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_padded[0]' (./layer.h:25:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dense1.V' (./layer.h:170:18)
INFO: [HLS 200-472] Inferring partial write operation for 'signed1' (./layer.h:131:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dense2.V' (./layer.h:170:18)
Command           transform done; 4.72 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 19322 ; free virtual = 30157
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 11.18 sec.
Command       elaborate done; 21.42 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute         ap_set_top_model dut 
WARNING: [SYN 201-103] Legalizing function name 'conv<1, 16, 18>' to 'conv_1_16_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool<16, 16>' to 'max_pool_16_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad<16, 8>' to 'pad_16_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv<16, 32, 10>' to 'conv_16_32_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool<32, 8>' to 'max_pool_32_8_s'.
Execute         get_model_list dut -filter all-wo-channel -topdown 
Execute         preproc_iomode -model dut 
Execute         preproc_iomode -model bnn_xcel 
Execute         preproc_iomode -model flatten 
Execute         preproc_iomode -model max_pool<32, 8> 
Execute         preproc_iomode -model conv<16, 32, 10> 
Execute         preproc_iomode -model pad<16, 8> 
Execute         preproc_iomode -model max_pool<16, 16> 
Execute         preproc_iomode -model conv<1, 16, 18> 
Execute         preproc_iomode -model initialize_padded_me 
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut
INFO-FLOW: Configuring Module : initialize_padded_me ...
Execute         set_default_model initialize_padded_me 
Execute         apply_spec_resource_limit initialize_padded_me 
INFO-FLOW: Configuring Module : conv<1, 16, 18> ...
Execute         set_default_model conv<1, 16, 18> 
Execute         apply_spec_resource_limit conv<1, 16, 18> 
INFO-FLOW: Configuring Module : max_pool<16, 16> ...
Execute         set_default_model max_pool<16, 16> 
Execute         apply_spec_resource_limit max_pool<16, 16> 
INFO-FLOW: Configuring Module : pad<16, 8> ...
Execute         set_default_model pad<16, 8> 
Execute         apply_spec_resource_limit pad<16, 8> 
INFO-FLOW: Configuring Module : conv<16, 32, 10> ...
Execute         set_default_model conv<16, 32, 10> 
Execute         apply_spec_resource_limit conv<16, 32, 10> 
INFO-FLOW: Configuring Module : max_pool<32, 8> ...
Execute         set_default_model max_pool<32, 8> 
Execute         apply_spec_resource_limit max_pool<32, 8> 
INFO-FLOW: Configuring Module : flatten ...
Execute         set_default_model flatten 
Execute         apply_spec_resource_limit flatten 
INFO-FLOW: Configuring Module : bnn_xcel ...
Execute         set_default_model bnn_xcel 
Execute         apply_spec_resource_limit bnn_xcel 
INFO-FLOW: Configuring Module : dut ...
Execute         set_default_model dut 
Execute         apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut
INFO-FLOW: Preprocessing Module: initialize_padded_me ...
Execute         set_default_model initialize_padded_me 
Execute         cdfg_preprocess -model initialize_padded_me 
Execute         rtl_gen_preprocess initialize_padded_me 
INFO-FLOW: Preprocessing Module: conv<1, 16, 18> ...
Execute         set_default_model conv<1, 16, 18> 
Execute         cdfg_preprocess -model conv<1, 16, 18> 
Execute         rtl_gen_preprocess conv<1, 16, 18> 
INFO-FLOW: Preprocessing Module: max_pool<16, 16> ...
Execute         set_default_model max_pool<16, 16> 
Execute         cdfg_preprocess -model max_pool<16, 16> 
Execute         rtl_gen_preprocess max_pool<16, 16> 
INFO-FLOW: Preprocessing Module: pad<16, 8> ...
Execute         set_default_model pad<16, 8> 
Execute         cdfg_preprocess -model pad<16, 8> 
Execute         rtl_gen_preprocess pad<16, 8> 
INFO-FLOW: Preprocessing Module: conv<16, 32, 10> ...
Execute         set_default_model conv<16, 32, 10> 
Execute         cdfg_preprocess -model conv<16, 32, 10> 
Execute         rtl_gen_preprocess conv<16, 32, 10> 
INFO-FLOW: Preprocessing Module: max_pool<32, 8> ...
Execute         set_default_model max_pool<32, 8> 
Execute         cdfg_preprocess -model max_pool<32, 8> 
Execute         rtl_gen_preprocess max_pool<32, 8> 
INFO-FLOW: Preprocessing Module: flatten ...
Execute         set_default_model flatten 
Execute         cdfg_preprocess -model flatten 
Execute         rtl_gen_preprocess flatten 
INFO-FLOW: Preprocessing Module: bnn_xcel ...
Execute         set_default_model bnn_xcel 
Execute         cdfg_preprocess -model bnn_xcel 
Execute         rtl_gen_preprocess bnn_xcel 
INFO-FLOW: Preprocessing Module: dut ...
Execute         set_default_model dut 
Execute         cdfg_preprocess -model dut 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_padded_me' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model initialize_padded_me 
Execute         schedule -model initialize_padded_me 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.52 seconds; current allocated memory: 232.101 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.verbose.sched.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.sched.adb -f 
INFO-FLOW: Finish scheduling initialize_padded_me.
Execute         set_default_model initialize_padded_me 
Execute         bind -model initialize_padded_me 
BIND OPTION: model=initialize_padded_me
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 232.251 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.verbose.bind.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.bind.adb -f 
INFO-FLOW: Finish binding initialize_padded_me.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1_16_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv<1, 16, 18> 
Execute         schedule -model conv<1, 16, 18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 232.568 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.verbose.sched.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv<1, 16, 18>.
Execute         set_default_model conv<1, 16, 18> 
Execute         bind -model conv<1, 16, 18> 
BIND OPTION: model=conv<1, 16, 18>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 232.877 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.verbose.bind.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.bind.adb -f 
INFO-FLOW: Finish binding conv<1, 16, 18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model max_pool<16, 16> 
Execute         schedule -model max_pool<16, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.059 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.verbose.sched.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool<16, 16>.
Execute         set_default_model max_pool<16, 16> 
Execute         bind -model max_pool<16, 16> 
BIND OPTION: model=max_pool<16, 16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 233.285 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.verbose.bind.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.bind.adb -f 
INFO-FLOW: Finish binding max_pool<16, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pad<16, 8> 
Execute         schedule -model pad<16, 8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 233.472 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.verbose.sched.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.sched.adb -f 
INFO-FLOW: Finish scheduling pad<16, 8>.
Execute         set_default_model pad<16, 8> 
Execute         bind -model pad<16, 8> 
BIND OPTION: model=pad<16, 8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 233.643 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.verbose.bind.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.bind.adb -f 
INFO-FLOW: Finish binding pad<16, 8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_16_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv<16, 32, 10> 
Execute         schedule -model conv<16, 32, 10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 233.937 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.verbose.sched.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv<16, 32, 10>.
Execute         set_default_model conv<16, 32, 10> 
Execute         bind -model conv<16, 32, 10> 
BIND OPTION: model=conv<16, 32, 10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 234.325 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.verbose.bind.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.bind.adb -f 
INFO-FLOW: Finish binding conv<16, 32, 10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_32_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model max_pool<32, 8> 
Execute         schedule -model max_pool<32, 8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 234.537 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.verbose.sched.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool<32, 8>.
Execute         set_default_model max_pool<32, 8> 
Execute         bind -model max_pool<32, 8> 
BIND OPTION: model=max_pool<32, 8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 234.760 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.verbose.bind.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.bind.adb -f 
INFO-FLOW: Finish binding max_pool<32, 8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model flatten 
Execute         schedule -model flatten 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 234.875 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.verbose.sched.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.sched.adb -f 
INFO-FLOW: Finish scheduling flatten.
Execute         set_default_model flatten 
Execute         bind -model flatten 
BIND OPTION: model=flatten
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 235.037 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.verbose.bind.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.bind.adb -f 
INFO-FLOW: Finish binding flatten.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bnn_xcel 
Execute         schedule -model bnn_xcel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.582 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.verbose.sched.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.sched.adb -f 
INFO-FLOW: Finish scheduling bnn_xcel.
Execute         set_default_model bnn_xcel 
Execute         bind -model bnn_xcel 
BIND OPTION: model=bnn_xcel
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.383 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.bind.adb -f 
INFO-FLOW: Finish binding bnn_xcel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut 
Execute         schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 236.755 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.verbose.sched.rpt 
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute         set_default_model dut 
Execute         bind -model dut 
BIND OPTION: model=dut
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 236.957 MB.
Execute         syn_report -verbosereport -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess initialize_padded_me 
Execute         rtl_gen_preprocess conv<1, 16, 18> 
Execute         rtl_gen_preprocess max_pool<16, 16> 
Execute         rtl_gen_preprocess pad<16, 8> 
Execute         rtl_gen_preprocess conv<16, 32, 10> 
Execute         rtl_gen_preprocess max_pool<32, 8> 
Execute         rtl_gen_preprocess flatten 
Execute         rtl_gen_preprocess bnn_xcel 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_padded_me' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model initialize_padded_me -vendor xilinx -mg_file /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_padded_me'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 237.350 MB.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl initialize_padded_me -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/systemc/initialize_padded_me -synmodules initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut 
Execute         gen_rtl initialize_padded_me -style xilinx -f -lang vhdl -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/initialize_padded_me 
Execute         gen_rtl initialize_padded_me -style xilinx -f -lang vlog -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/verilog/initialize_padded_me 
Execute         syn_report -csynth -model initialize_padded_me -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/initialize_padded_me_csynth.rpt 
Execute         syn_report -rtlxml -model initialize_padded_me -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/initialize_padded_me_csynth.xml 
Execute         syn_report -verbosereport -model initialize_padded_me -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.verbose.rpt 
Execute         db_write -model initialize_padded_me -f -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.adb 
Execute         gen_tb_info initialize_padded_me -p /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1_16_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv<1, 16, 18> -vendor xilinx -mg_file /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_1_16_18_s_threshold_conv1_V' to 'conv_1_16_18_s_thbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_16_18_s_w_conv1_0' to 'conv_1_16_18_s_w_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1_16_18_s'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 238.605 MB.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv<1, 16, 18> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/systemc/conv_1_16_18_s -synmodules initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut 
Execute         gen_rtl conv<1, 16, 18> -style xilinx -f -lang vhdl -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/conv_1_16_18_s 
Execute         gen_rtl conv<1, 16, 18> -style xilinx -f -lang vlog -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/verilog/conv_1_16_18_s 
Execute         syn_report -csynth -model conv<1, 16, 18> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/conv_1_16_18_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv<1, 16, 18> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/conv_1_16_18_s_csynth.xml 
Execute         syn_report -verbosereport -model conv<1, 16, 18> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.verbose.rpt 
Execute         db_write -model conv<1, 16, 18> -f -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.adb 
Execute         gen_tb_info conv<1, 16, 18> -p /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model max_pool<16, 16> -vendor xilinx -mg_file /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_16_16_s'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 240.364 MB.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl max_pool<16, 16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/systemc/max_pool_16_16_s -synmodules initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut 
Execute         gen_rtl max_pool<16, 16> -style xilinx -f -lang vhdl -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/max_pool_16_16_s 
Execute         gen_rtl max_pool<16, 16> -style xilinx -f -lang vlog -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/verilog/max_pool_16_16_s 
Execute         syn_report -csynth -model max_pool<16, 16> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/max_pool_16_16_s_csynth.rpt 
Execute         syn_report -rtlxml -model max_pool<16, 16> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/max_pool_16_16_s_csynth.xml 
Execute         syn_report -verbosereport -model max_pool<16, 16> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.verbose.rpt 
Execute         db_write -model max_pool<16, 16> -f -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.adb 
Execute         gen_tb_info max_pool<16, 16> -p /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pad<16, 8> -vendor xilinx -mg_file /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 241.591 MB.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl pad<16, 8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/systemc/pad_16_8_s -synmodules initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut 
Execute         gen_rtl pad<16, 8> -style xilinx -f -lang vhdl -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/pad_16_8_s 
Execute         gen_rtl pad<16, 8> -style xilinx -f -lang vlog -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/verilog/pad_16_8_s 
Execute         syn_report -csynth -model pad<16, 8> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/pad_16_8_s_csynth.rpt 
Execute         syn_report -rtlxml -model pad<16, 8> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/pad_16_8_s_csynth.xml 
Execute         syn_report -verbosereport -model pad<16, 8> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.verbose.rpt 
Execute         db_write -model pad<16, 8> -f -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.adb 
Execute         gen_tb_info pad<16, 8> -p /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_16_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv<16, 32, 10> -vendor xilinx -mg_file /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_16_32_10_s_threshold_conv2_V' to 'conv_16_32_10_s_tdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_16_32_10_s_w_conv2' to 'conv_16_32_10_s_weOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_16_32_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 242.994 MB.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv<16, 32, 10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/systemc/conv_16_32_10_s -synmodules initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut 
Execute         gen_rtl conv<16, 32, 10> -style xilinx -f -lang vhdl -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/conv_16_32_10_s 
Execute         gen_rtl conv<16, 32, 10> -style xilinx -f -lang vlog -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/verilog/conv_16_32_10_s 
Execute         syn_report -csynth -model conv<16, 32, 10> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/conv_16_32_10_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv<16, 32, 10> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/conv_16_32_10_s_csynth.xml 
Execute         syn_report -verbosereport -model conv<16, 32, 10> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.verbose.rpt 
Execute         db_write -model conv<16, 32, 10> -f -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.adb 
Execute         gen_tb_info conv<16, 32, 10> -p /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_32_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model max_pool<32, 8> -vendor xilinx -mg_file /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_32_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.043 MB.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl max_pool<32, 8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/systemc/max_pool_32_8_s -synmodules initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut 
Execute         gen_rtl max_pool<32, 8> -style xilinx -f -lang vhdl -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/max_pool_32_8_s 
Execute         gen_rtl max_pool<32, 8> -style xilinx -f -lang vlog -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/verilog/max_pool_32_8_s 
Execute         syn_report -csynth -model max_pool<32, 8> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/max_pool_32_8_s_csynth.rpt 
Execute         syn_report -rtlxml -model max_pool<32, 8> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/max_pool_32_8_s_csynth.xml 
Execute         syn_report -verbosereport -model max_pool<32, 8> -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.verbose.rpt 
Execute         db_write -model max_pool<32, 8> -f -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.adb 
Execute         gen_tb_info max_pool<32, 8> -p /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model flatten -vendor xilinx -mg_file /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 246.279 MB.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl flatten -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/systemc/flatten -synmodules initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut 
Execute         gen_rtl flatten -style xilinx -f -lang vhdl -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/flatten 
Execute         gen_rtl flatten -style xilinx -f -lang vlog -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/verilog/flatten 
Execute         syn_report -csynth -model flatten -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/flatten_csynth.rpt 
Execute         syn_report -rtlxml -model flatten -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/flatten_csynth.xml 
Execute         syn_report -verbosereport -model flatten -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.verbose.rpt 
Execute         db_write -model flatten -f -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.adb 
Execute         gen_tb_info flatten -p /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model bnn_xcel -vendor xilinx -mg_file /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'bnn_xcel_input_padded_0' to 'bnn_xcel_input_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bnn_xcel_conv1_pooled' to 'bnn_xcel_conv1_pog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bnn_xcel_conv1_pooled_padded' to 'bnn_xcel_conv1_pohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bnn_xcel_conv2_pooled' to 'bnn_xcel_conv2_poibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 248.453 MB.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl bnn_xcel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/systemc/bnn_xcel -synmodules initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut 
Execute         gen_rtl bnn_xcel -style xilinx -f -lang vhdl -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/bnn_xcel 
Execute         gen_rtl bnn_xcel -style xilinx -f -lang vlog -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/verilog/bnn_xcel 
Execute         syn_report -csynth -model bnn_xcel -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_csynth.rpt 
Execute         syn_report -rtlxml -model bnn_xcel -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_csynth.xml 
Execute         syn_report -verbosereport -model bnn_xcel -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.verbose.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -model bnn_xcel -f -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info bnn_xcel -p /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut -vendor xilinx -mg_file /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 251.904 MB.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/systemc/dut -synmodules initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vhdl -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vlog -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut 
Execute         syn_report -csynth -model dut -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/dut_csynth.rpt 
Execute         syn_report -rtlxml -model dut -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/syn/report/dut_csynth.xml 
Execute         syn_report -verbosereport -model dut -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model dut -f -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.adb 
Execute         gen_tb_info dut -p /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut 
Execute         export_constraint_db -f -tool general -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         syn_report -designview -model dut -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.design.xml 
Command         syn_report done; 0.11 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model dut -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model dut -o /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks dut 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: initialize_padded_me {conv<1, 16, 18>} {max_pool<16, 16>} {pad<16, 8>} {conv<16, 32, 10>} {max_pool<32, 8>} flatten bnn_xcel dut
INFO-FLOW: Handling components in module [initialize_padded_me] ... 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1_16_18_s] ... 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.compgen.tcl 
INFO-FLOW: Found component conv_1_16_18_s_thbkb.
INFO-FLOW: Append model conv_1_16_18_s_thbkb
INFO-FLOW: Found component conv_1_16_18_s_w_cud.
INFO-FLOW: Append model conv_1_16_18_s_w_cud
INFO-FLOW: Handling components in module [max_pool_16_16_s] ... 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.compgen.tcl 
INFO-FLOW: Handling components in module [pad_16_8_s] ... 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_16_32_10_s] ... 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.compgen.tcl 
INFO-FLOW: Found component conv_16_32_10_s_tdEe.
INFO-FLOW: Append model conv_16_32_10_s_tdEe
INFO-FLOW: Found component conv_16_32_10_s_weOg.
INFO-FLOW: Append model conv_16_32_10_s_weOg
INFO-FLOW: Handling components in module [max_pool_32_8_s] ... 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.compgen.tcl 
INFO-FLOW: Handling components in module [flatten] ... 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.compgen.tcl 
INFO-FLOW: Handling components in module [bnn_xcel] ... 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.compgen.tcl 
INFO-FLOW: Found component bnn_xcel_w_fc1.
INFO-FLOW: Append model bnn_xcel_w_fc1
INFO-FLOW: Found component bnn_xcel_w_fc2.
INFO-FLOW: Append model bnn_xcel_w_fc2
INFO-FLOW: Found component bnn_xcel_input_pafYi.
INFO-FLOW: Append model bnn_xcel_input_pafYi
INFO-FLOW: Found component bnn_xcel_conv1.
INFO-FLOW: Append model bnn_xcel_conv1
INFO-FLOW: Found component bnn_xcel_conv1_pog8j.
INFO-FLOW: Append model bnn_xcel_conv1_pog8j
INFO-FLOW: Found component bnn_xcel_conv1_pohbi.
INFO-FLOW: Append model bnn_xcel_conv1_pohbi
INFO-FLOW: Found component bnn_xcel_conv2.
INFO-FLOW: Append model bnn_xcel_conv2
INFO-FLOW: Found component bnn_xcel_conv2_poibs.
INFO-FLOW: Append model bnn_xcel_conv2_poibs
INFO-FLOW: Found component bnn_xcel_dense1_V.
INFO-FLOW: Append model bnn_xcel_dense1_V
INFO-FLOW: Found component bnn_xcel_signed1.
INFO-FLOW: Append model bnn_xcel_signed1
INFO-FLOW: Found component bnn_xcel_dense2_V.
INFO-FLOW: Append model bnn_xcel_dense2_V
INFO-FLOW: Handling components in module [dut] ... 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Append model initialize_padded_me
INFO-FLOW: Append model conv_1_16_18_s
INFO-FLOW: Append model max_pool_16_16_s
INFO-FLOW: Append model pad_16_8_s
INFO-FLOW: Append model conv_16_32_10_s
INFO-FLOW: Append model max_pool_32_8_s
INFO-FLOW: Append model flatten
INFO-FLOW: Append model bnn_xcel
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_1_16_18_s_thbkb conv_1_16_18_s_w_cud conv_16_32_10_s_tdEe conv_16_32_10_s_weOg bnn_xcel_w_fc1 bnn_xcel_w_fc2 bnn_xcel_input_pafYi bnn_xcel_conv1 bnn_xcel_conv1_pog8j bnn_xcel_conv1_pohbi bnn_xcel_conv2 bnn_xcel_conv2_poibs bnn_xcel_dense1_V bnn_xcel_signed1 bnn_xcel_dense2_V initialize_padded_me conv_1_16_18_s max_pool_16_16_s pad_16_8_s conv_16_32_10_s max_pool_32_8_s flatten bnn_xcel dut
INFO-FLOW: To file: write model conv_1_16_18_s_thbkb
INFO-FLOW: To file: write model conv_1_16_18_s_w_cud
INFO-FLOW: To file: write model conv_16_32_10_s_tdEe
INFO-FLOW: To file: write model conv_16_32_10_s_weOg
INFO-FLOW: To file: write model bnn_xcel_w_fc1
INFO-FLOW: To file: write model bnn_xcel_w_fc2
INFO-FLOW: To file: write model bnn_xcel_input_pafYi
INFO-FLOW: To file: write model bnn_xcel_conv1
INFO-FLOW: To file: write model bnn_xcel_conv1_pog8j
INFO-FLOW: To file: write model bnn_xcel_conv1_pohbi
INFO-FLOW: To file: write model bnn_xcel_conv2
INFO-FLOW: To file: write model bnn_xcel_conv2_poibs
INFO-FLOW: To file: write model bnn_xcel_dense1_V
INFO-FLOW: To file: write model bnn_xcel_signed1
INFO-FLOW: To file: write model bnn_xcel_dense2_V
INFO-FLOW: To file: write model initialize_padded_me
INFO-FLOW: To file: write model conv_1_16_18_s
INFO-FLOW: To file: write model max_pool_16_16_s
INFO-FLOW: To file: write model pad_16_8_s
INFO-FLOW: To file: write model conv_16_32_10_s
INFO-FLOW: To file: write model max_pool_32_8_s
INFO-FLOW: To file: write model flatten
INFO-FLOW: To file: write model bnn_xcel
INFO-FLOW: To file: write model dut
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 127.32 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_16_18_s_thbkb_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_16_18_s_w_cud_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_16_32_10_s_tdEe_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_16_32_10_s_weOg_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'bnn_xcel_w_fc1_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'bnn_xcel_w_fc2_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_input_pafYi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_conv1_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_conv1_pog8j_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_conv1_pohbi_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_conv2_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_conv2_poibs_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_dense1_V_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_signed1_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_dense2_V_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.96 sec.
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=dut xml_exists=0
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.compgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=24 #gSsdmPorts=6
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         sc_get_clocks dut 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_me.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_1_16_18_s.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/pad_16_8_s.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv_16_32_10_s.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_32_8_s.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/flatten.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.tbgen.tcl 
Execute         source /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/yy2297/ece6775/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1296.152 ; gain = 658.125 ; free physical = 19248 ; free virtual = 30104
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Command       autosyn done; 7.05 sec.
Command     csynth_design done; 28.47 sec.
Execute     cleanup_all 
