# Stuff I've built (and abandoned mid-way)

## Template

| Name | Links | Description | Last Commit |
|:----:|:-----:|:-----------:|:-----------:|
| stm32-devops-template | [🔗 Repo](https://github.com/shishir-dey/stm32-devops-template) • [📄 Docs](https://shishir-dey.github.io/stm32-devops-template/) | DevOps practices showcase for microcontroller projects | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/stm32-devops-template)](https://github.com/shishir-dey/stm32-devops-template) |

## CAD

| Name | Links | Description | Last Commit |
|:----:|:-----:|:-----------:|:-----------:|
| cad-alarm-clock | [🔗 Repo](https://github.com/shishir-dey/cad-alarm-clock) • [🎨 Render](https://shishir-dey.github.io/cad-alarm-clock/) | 3D modeled alarm clock designed in FreeCAD | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/cad-alarm-clock)](https://github.com/shishir-dey/cad-alarm-clock) |

## Web App

| Name | Links | Description | Last Commit |
|:----:|:-----:|:-----------:|:-----------:|
| Clippy | [🔗 Repo](https://github.com/shishir-dey/Clippy) • [🌐 App](https://shishir-dey.github.io/Clippy/) | Minimal notepad tribute to Microsoft's Clippy | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/Clippy)](https://github.com/shishir-dey/Clippy) |
| ngspiceX | [🔗 Repo](https://github.com/shishir-dey/ngspiceX) • [🌐 App](https://shishir-dey.github.io/ngspiceX/) | A browser-based SPICE circuit simulator | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/ngspiceX)](https://github.com/shishir-dey/ngspiceX) |

## Library

| Name | Links | Description | Last Commit |
|:----:|:-----:|:-----------:|:-----------:|
| libautomotive | [🔗 Repo](https://github.com/shishir-dey/libautomotive) • [📄 Docs](https://shishir-dey.github.io/libautomotive/) | Rust automotive protocols (OBD-II, J1939, LIN, UDS) | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/libautomotive)](https://github.com/shishir-dey/libautomotive) |
| libpower | [🔗 Repo](https://github.com/shishir-dey/libpower) • [📄 Docs](https://shishir-dey.github.io/libpower/) | Rust power electronics algorithms for embedded systems | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/libpower)](https://github.com/shishir-dey/libpower) |
| libmodbus | [🔗 Repo](https://github.com/shishir-dey/libmodbus) • [📄 Docs](https://shishir-dey.github.io/libmodbus/) | Lightweight C++ Modbus library for embedded systems | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/libmodbus)](https://github.com/shishir-dey/libmodbus) |

## PCB

| Name | Links | Description | Last Commit |
|:----:|:-----:|:-----------:|:-----------:|
| pcb-dev-dsPIC30F3011 | [🔗 Repo](https://github.com/shishir-dey/pcb-dev-dsPIC30F3011) • [📝 BOM](https://shishir-dey.github.io/pcb-dev-dsPIC30F3011/) | 2-layer dsPIC30F3011 development board in KiCad | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/pcb-dev-dsPIC30F3011)](https://github.com/shishir-dey/pcb-dev-dsPIC30F3011) |
| pcb-dev-dsPIC30F6010A | [🔗 Repo](https://github.com/shishir-dey/pcb-dev-dsPIC30F6010A) • [📝 BOM](https://shishir-dey.github.io/pcb-dev-dsPIC30F6010A/) | 4-layer dsPIC30F6010A development board in KiCad | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/pcb-dev-dsPIC30F6010A)](https://github.com/shishir-dey/pcb-dev-dsPIC30F6010A) |
| pcb-dev-fpga-iCE40 | [🔗 Repo](https://github.com/shishir-dey/pcb-dev-fpga-iCE40) | 2-layer ICE40UP5K-SG48ITR FPGA board in KiCad | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/pcb-dev-fpga-iCE40)](https://github.com/shishir-dey/pcb-dev-fpga-iCE40) |
| pcb-rf-4g-ublox | [🔗 Repo](https://github.com/shishir-dey/pcb-rf-4g-ublox) | u-blox TOBY-L2 LTE Cat 4 module with STM32F407 | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/pcb-rf-4g-ublox)](https://github.com/shishir-dey/pcb-rf-4g-ublox) |

## RTL

| Name | Links | Description | Last Commit |
|:----:|:-----:|:-----------:|:-----------:|
| vhdl-samples | [🔗 Repo](https://github.com/shishir-dey/vhdl-samples) • [📄 Docs](https://shishir-dey.github.io/vhdl-samples/) | VHDL digital circuits with automated CI/CD test suite | [![Last Commit](https://img.shields.io/github/last-commit/shishir-dey/vhdl-samples)](https://github.com/shishir-dey/vhdl-samples) |

