Real time: Nov/22/2014 03:12:09

Profiler Stats
--------------
Elapsed_time_in_seconds: 2726
Elapsed_time_in_minutes: 45.4333
Elapsed_time_in_hours: 0.757222
Elapsed_time_in_days: 0.0315509

Virtual_time_in_seconds: 2720.45
Virtual_time_in_minutes: 45.3408
Virtual_time_in_hours:   0.755681
Virtual_time_in_days:    0.755681

Ruby_current_time: 121027249
Ruby_start_time: 1
Ruby_cycles: 121027248

mbytes_resident: 86.2188
mbytes_total: 125.906
resident_ratio: 0.684785

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.21027e+08 [ 1.21027e+08 1.21027e+08 1.21027e+08 1.21027e+08 1.21027e+08 1.21027e+08 1.21027e+08 1.21027e+08 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 275
  L1D_cache_total_misses: 41	(14.9091%)
  L1D_cache_total_demand_misses: 41
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 41
  L1D_cache_misses_per_instruction: 41
  L1D_cache_instructions_per_misses: 0.0243902

  L1D_cache_request_type_LD:   153	(55.6364)%
  L1D_cache_request_type_ST:   122	(44.3636)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 275 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 275 ]

  L1D_cache_miss_type_LD:   24	(58.5366)%
  L1D_cache_miss_type_ST:   17	(41.4634)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 21184535
  L1T_cache_total_misses: 4847870	(22.884%)
  L1T_cache_total_demand_misses: 4847870
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 4.84787e+06
  L1T_cache_misses_per_instruction: 4.84787e+06
  L1T_cache_instructions_per_misses: 2.06276e-07

  L1T_cache_request_type_LD:   14992707	(70.7719)%
  L1T_cache_request_type_ST:   6191828	(29.2281)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 21184535 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 21184535 ]

  L1T_cache_miss_type_LD:   2988818	(61.6522)%
  L1T_cache_miss_type_ST:   1859052	(38.3478)%

L2_cache cache stats: 
  L2_cache_total_requests: 60996
  L2_cache_total_misses: 38118	(62.4926%)
  L2_cache_total_demand_misses: 38118
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 38118
  L2_cache_misses_per_instruction: 38118
  L2_cache_instructions_per_misses: 2.62343e-05

  L2_cache_request_type_LD:   24	(0.0393468)%
  L2_cache_request_type_ST:   60972	(99.9607)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 60996 average:     8 | standard deviation: 0 | 0 0 0 0 60996 ]

  L2_cache_miss_type_LD:   14	(0.0367281)%
  L2_cache_miss_type_ST:   38104	(99.9633)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 9180646
  L2T_cache_total_misses: 60955	(0.663951%)
  L2T_cache_total_demand_misses: 60955
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 60955
  L2T_cache_misses_per_instruction: 60955
  L2T_cache_instructions_per_misses: 1.64055e-05

  L2T_cache_request_type_LD:   2988818	(32.5556)%
  L2T_cache_request_type_ST:   6191828	(67.4444)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 9180646 average: 24.1866 | standard deviation: 11.246 | 0 0 0 0 2988818 0 6191828 ]

  L2T_cache_miss_type_LD:   30484	(50.0107)%
  L2T_cache_miss_type_ST:   30471	(49.9893)%


TBE Queries: 9332528
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 9 count: 9332528 average: 1.66258 | standard deviation: 1.20436 | 1659853 2813119 2740088 1448733 500163 147770 22532 262 7 1 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 11 count: 21184810 average: 3.34935 | standard deviation: 1.36253 | 0 1808811 3948663 6370740 4914019 2570693 1383039 181801 6885 142 14 3 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 4 max: 404 count: 21184810 average: 15.9281 | standard deviation: 19.7322 | 0 12003970 28 10 8 11 95 7568840 1279019 223996 36475 9767 241 141 63 21 43 42 21 19 11 2 3 6 21 28 7 14 19620 2685 520 86 57 90 108 39 27 37 23 33 55 25 37 47 60 24 48 55 50 39 15 0 1 0 0 0 0 0 3 0 0 0 0 0 3 3 0 0 1 0 0 0 0 5 6 1 0 0 3 7 1 2 0 0 0 6703 2250 537 18 1 19940 7194 1342 61 14 1 13 13 3 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 64 max: 404 count: 14992860 average: 9.67996 | standard deviation: 14.599 | 14962181 20166 316 8 19 10139 31 0 0 0 ]
miss_latency_ST: [binsize: 64 max: 377 count: 6191950 average: 31.0569 | standard deviation: 22.196 | 6160504 2962 449 100 10 27925 0 0 0 0 ]
miss_latency_NULL: [binsize: 4 max: 404 count: 21184810 average: 15.9281 | standard deviation: 19.7322 | 0 12003970 28 10 8 11 95 7568840 1279019 223996 36475 9767 241 141 63 21 43 42 21 19 11 2 3 6 21 28 7 14 19620 2685 520 86 57 90 108 39 27 37 23 33 55 25 37 47 60 24 48 55 50 39 15 0 1 0 0 0 0 0 3 0 0 0 0 0 3 3 0 0 1 0 0 0 0 5 6 1 0 0 3 7 1 2 0 0 0 6703 2250 537 18 1 19940 7194 1342 61 14 1 13 13 3 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 11 count: 21184810 average: 3.34935 | standard deviation: 1.36253 | 0 1808811 3948663 6370740 4914019 2570693 1383039 181801 6885 142 14 3 ]
Sequencer_0: [binsize: 1 max: 7 count: 275 average: 3.52727 | standard deviation: 1.63113 | 0 37 45 54 57 45 31 6 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 9 count: 8810651 average: 3.63196 | standard deviation: 1.3334 | 0 365646 1240410 2963080 2015099 1254002 874267 96929 1216 2 ]
SequencerACC_1: [binsize: 1 max: 3 count: 101639 average: 1.00026 | standard deviation: 0.0177438 | 0 101616 20 3 ]
SequencerACC_2: [binsize: 1 max: 4 count: 101916 average: 1.0055 | standard deviation: 0.077492 | 0 101379 516 18 3 ]
SequencerACC_3: [binsize: 1 max: 11 count: 12170329 average: 3.18399 | standard deviation: 1.32931 | 0 1240133 2707672 3407585 2898860 1316646 508741 84866 5669 140 14 3 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 2 max: 50 count: 212936 average: 29.3142 | standard deviation: 5.77537 | 0 0 0 0 0 14 0 0 9529 7 82 4 0 28580 143522 1666 433 339 92 5 13 28122 365 149 12 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 2 max: 50 count: 66827 average: 32.0176 | standard deviation: 9.73943 | 0 0 0 0 0 0 0 0 9529 7 17 2 0 28580 30 5 5 1 1 0 0 28122 365 149 12 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 41 count: 146109 average: 28.0777 | standard deviation: 0.595075 | 0 0 0 0 0 0 0 0 0 0 0 14 0 0 0 0 0 0 0 0 0 65 2 0 0 0 0 0 140540 2952 1005 656 215 213 142 196 63 28 2 3 4 9 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 22 count: 18 average: 21.0556 | standard deviation: 0.242536 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17 1 ]
  virtual_network_3_delay_cycles: [binsize: 2 max: 50 count: 66809 average: 32.0206 | standard deviation: 9.73908 | 0 0 0 0 0 0 0 0 9529 7 0 1 0 28580 30 5 5 1 1 0 0 28122 365 149 12 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 2684
system_time: 35
page_reclaims: 22248
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 976

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 190590
L2_TO_L2T_MSG = 15
L2_DATA_GX = 60
L2T_TO_L1T_DATA = 11955272
L1_DATA_GX = 0
L2_TO_L2T_ACK = 52768
L2T_TO_L1T_MSG = 6191828
L2_DATA_S = 145
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 18
L1_DATA_F = 0
L1_DATA_PX = 143250
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 24767312
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 304775
L1_DATA = 0
L1_COHMSG = 146109
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 2988818
----------------------
total_flits_messages = 46740960
----------------------

DMA = 0
DATA_GX_OW = 68
DATA_PX_C = 114600
DATA_PX_D = 28650
DATA_GX_C = 17
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:275 full:0 size:[binsize: 1 max: 4 count: 275 average: 2.30545 | standard deviation: 1.13182 | 0 88 73 56 58 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=8901746 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=406544 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=407627 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=18040213 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=3663169 [L2TCache]=0 [L2Cache]=82770 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=698983 [L2TCache]=0 [L2Cache]=72081 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=1614343 [L2TCache]=0 [L2Cache]=48538 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=12170605 [L2TCache]=0 [L2Cache]=85889 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=93772 [L2Cache]=0 [L1Cache]=35 [Directory]=9413 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=94902 [L2Cache]=0 [L1Cache]=11 [Directory]=10456 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=64727 [L2Cache]=0 [L1Cache]=11 [Directory]=7034 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=104067 [L2Cache]=0 [L1Cache]=166 [Directory]=11215 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=90 [L2Cache]=82 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47625 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47645 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47650 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47670 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0119176 flits/cycle
total_flits_on_link = 95195397
-------------
Total VC Load [0] = 84972 flits
Total VC Load [1] = 85140 flits
Total VC Load [2] = 85114 flits
Total VC Load [3] = 85216 flits
Total VC Load [4] = 28 flits
Total VC Load [5] = 42 flits
Total VC Load [6] = 34 flits
Total VC Load [7] = 28 flits
Total VC Load [8] = 33338 flits
Total VC Load [9] = 33369 flits
Total VC Load [10] = 33359 flits
Total VC Load [11] = 33346 flits
Total VC Load [12] = 661033 flits
Total VC Load [13] = 674501 flits
Total VC Load [14] = 661680 flits
Total VC Load [15] = 673768 flits
Total VC Load [16] = 60998 flits
Total VC Load [17] = 61115 flits
Total VC Load [18] = 60986 flits
Total VC Load [19] = 60870 flits
Total VC Load [20] = 13826536 flits
Total VC Load [21] = 13849983 flits
Total VC Load [22] = 13915820 flits
Total VC Load [23] = 13919921 flits
Total VC Load [24] = 9088476 flits
Total VC Load [25] = 9059687 flits
Total VC Load [26] = 9090040 flits
Total VC Load [27] = 9055997 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00070209 flits/cycle 
Average VC Load [1] = 0.000703478 flits/cycle 
Average VC Load [2] = 0.000703263 flits/cycle 
Average VC Load [3] = 0.000704106 flits/cycle 
Average VC Load [4] = 2.31353e-07 flits/cycle 
Average VC Load [5] = 3.47029e-07 flits/cycle 
Average VC Load [6] = 2.80928e-07 flits/cycle 
Average VC Load [7] = 2.31353e-07 flits/cycle 
Average VC Load [8] = 0.000275459 flits/cycle 
Average VC Load [9] = 0.000275715 flits/cycle 
Average VC Load [10] = 0.000275632 flits/cycle 
Average VC Load [11] = 0.000275525 flits/cycle 
Average VC Load [12] = 0.00546185 flits/cycle 
Average VC Load [13] = 0.00557313 flits/cycle 
Average VC Load [14] = 0.0054672 flits/cycle 
Average VC Load [15] = 0.00556708 flits/cycle 
Average VC Load [16] = 0.000504002 flits/cycle 
Average VC Load [17] = 0.000504969 flits/cycle 
Average VC Load [18] = 0.000503903 flits/cycle 
Average VC Load [19] = 0.000502945 flits/cycle 
Average VC Load [20] = 0.114243 flits/cycle 
Average VC Load [21] = 0.114437 flits/cycle 
Average VC Load [22] = 0.114981 flits/cycle 
Average VC Load [23] = 0.115015 flits/cycle 
Average VC Load [24] = 0.0750945 flits/cycle 
Average VC Load [25] = 0.0748566 flits/cycle 
Average VC Load [26] = 0.0751074 flits/cycle 
Average VC Load [27] = 0.0748261 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.00615
-------------
Dynamic_Link_Power = 0.0871578
Static_Link_Power = 0.733365
Total_Link_Power = 0.820523
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00370952, Crossbar: 0.00700136, VC allocator: 0.000765894, SW allocator: 0.00215658, Clock: 0.153216, Total: 0.166849
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70576
Dynamic_Router_Power = 0.166849
Static_Router_Power = 1.53891
Total_Router_Power = 1.70576
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.254007
Total_Static_Power = 2.27227
Total_Power = 2.52628
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  14992707
L1_WThru  6191828
L1_Atomic  0
L1_Replacement  32769
Data  0
Data_Done  2988818
Ack  0
Ack_Done  6191828
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  2988818
I  L1_WThru  1859052
I  L1_Atomic  0 <-- 
I  L1_Replacement  31641

S  Load  12003889
S  L1_WThru  4332776
S  L1_Atomic  0 <-- 
S  L1_Replacement  1128

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  2988818

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  2405380
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  3786448

 --- L2TCache ---
 - Event Counts -
L1_GETS  2988818
L1_Write  1859052
L1_Upgrade_T  4009891
L1_Upgrade_NT  322885
L2_Atomic  0
L2_Expire  1
L2_Replacement  28638
L2_Replacement_clean  24115
Data  0
Data_all_Acks  60955
Ack  0
Ack_all  0
WB_Ack  52768
Fwd_GETX  5
Fwd_GETS  10
Inv  0

 - Transitions -
NP  L1_GETS  30484
NP  L1_Write  30471
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  2958065
E  L1_Write  1828581
E  L1_Upgrade_NT  322885
E  L2_Atomic  0 <-- 
E  L2_Replacement  28638
E  L2_Replacement_clean  24115
E  Fwd_GETX  5
E  Fwd_GETS  9
E  Inv  0 <-- 

S  L1_GETS  269
S  L1_Upgrade_T  4009891
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  1
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  30484
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  30471
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  1
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  52768
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  24
L1_GETX  60972
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  38118
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  60995
PUTX_ACC  24118
DATA_ACC  28650

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  14
NP  L1_GETX  38104
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  22845
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  10
MT  L1_GETX  23
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  24115
MT  DATA_ACC  28638

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  14

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  38104

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  60995
MT_MB  PUTX_ACC  2
MT_MB  DATA_ACC  3

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  1
MT_IIB  DATA_ACC  9

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  153
Ifetch  0
Store  122
Inv  0
L1_Replacement  0
Fwd_GETX  18
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  29
DataS_fromL1  0
Data_all_Acks  12
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  16
NP  Ifetch  0 <-- 
NP  Store  12
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  8
I  Ifetch  0 <-- 
I  Store  5
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  35
E  Ifetch  0 <-- 
E  Store  9
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  6
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  94
M  Ifetch  0 <-- 
M  Store  96
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  12
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  24
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  5
IM  Data_all_Acks  12
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  38118
Data  0

 - Transitions -
I  Fetch  38118
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:2988800 full:0 size:[binsize: 1 max: 7 count: 2988800 average: 1.25874 | standard deviation: 0.616183 | 0 2413201 436096 100526 25318 8095 5546 18 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:101639 full:0 size:[binsize: 1 max: 2 count: 101639 average: 1.00002 | standard deviation: 0.00443595 | 0 101637 2 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:101912 full:0 size:[binsize: 1 max: 2 count: 101912 average: 1.00002 | standard deviation: 0.00443001 | 0 101910 2 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:5988295 full:0 size:[binsize: 1 max: 7 count: 5988295 average: 1.20581 | standard deviation: 0.452865 | 0 4868147 1018883 91405 8774 985 99 2 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:2988800 full:0 size:[binsize: 1 max: 2 count: 2988800 average: 1.03098 | standard deviation: 0.173268 | 0 2896203 92597 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:101639 full:0 size:[binsize: 1 max: 1 count: 101639 average:     1 | standard deviation: 0 | 0 101639 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:101912 full:0 size:[binsize: 1 max: 1 count: 101912 average:     1 | standard deviation: 0 | 0 101912 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:5988295 full:0 size:[binsize: 1 max: 2 count: 5988295 average: 1.04068 | standard deviation: 0.197542 | 0 5744707 243588 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:1075195 full:0 size:[binsize: 1 max: 3 count: 1075195 average: 1.04167 | standard deviation: 0.211599 | 0 1032987 39608 2600 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:245584 full:0 size:[binsize: 1 max: 2 count: 245584 average: 1.01738 | standard deviation: 0.130697 | 0 241315 4269 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:661009 full:0 size:[binsize: 1 max: 2 count: 661009 average: 1.0141 | standard deviation: 0.117905 | 0 651689 9320 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:7198858 full:0 size:[binsize: 1 max: 5 count: 7198858 average: 1.16603 | standard deviation: 0.406056 | 0 6092422 1023863 76323 6249 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:1075195 full:0 size:[binsize: 1 max: 2 count: 1075195 average: 1.01375 | standard deviation: 0.116461 | 0 1060409 14786 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:245584 full:0 size:[binsize: 1 max: 2 count: 245584 average: 1.01028 | standard deviation: 0.100875 | 0 243060 2524 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:661009 full:0 size:[binsize: 1 max: 2 count: 661009 average: 1.00114 | standard deviation: 0.0337292 | 0 660257 752 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:7198858 full:0 size:[binsize: 1 max: 5 count: 7198858 average: 1.03855 | standard deviation: 0.193123 | 0 6922046 276284 374 151 3 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:20665 full:0 size:[binsize: 1 max: 2 count: 20665 average: 1.22724 | standard deviation: 0.41907 | 0 15969 4696 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:23857 full:0 size:[binsize: 1 max: 3 count: 23857 average: 1.32276 | standard deviation: 0.46764 | 0 16158 7698 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:15913 full:0 size:[binsize: 1 max: 2 count: 15913 average: 1.30057 | standard deviation: 0.458565 | 0 11130 4783 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:24638 full:0 size:[binsize: 1 max: 2 count: 24638 average: 1.28164 | standard deviation: 0.44982 | 0 17699 6939 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:9227 full:0 size:[binsize: 1 max: 2 count: 9227 average: 1.00011 | standard deviation: 0.010411 | 0 9226 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:6413 full:0 size:[binsize: 1 max: 1 count: 6413 average:     1 | standard deviation: 0 | 0 6413 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:4299 full:0 size:[binsize: 1 max: 1 count: 4299 average:     1 | standard deviation: 0 | 0 4299 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:8711 full:0 size:[binsize: 1 max: 2 count: 8711 average: 1.00011 | standard deviation: 0.010715 | 0 8710 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:15970 full:0 size:[binsize: 1 max: 2 count: 15970 average: 1.00006 | standard deviation: 0.00791336 | 0 15969 1 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:16159 full:0 size:[binsize: 1 max: 1 count: 16159 average:     1 | standard deviation: 0 | 0 16159 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:11130 full:0 size:[binsize: 1 max: 1 count: 11130 average:     1 | standard deviation: 0 | 0 11130 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:17696 full:0 size:[binsize: 1 max: 1 count: 17696 average:     1 | standard deviation: 0 | 0 17696 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.07143 | standard deviation: 0.27735 | 0 13 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:29892 full:0 size:[binsize: 1 max: 2 count: 29892 average: 1.00064 | standard deviation: 0.025212 | 0 29873 19 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:30270 full:0 size:[binsize: 1 max: 2 count: 30270 average: 1.00017 | standard deviation: 0.0128525 | 0 30265 5 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:20212 full:0 size:[binsize: 1 max: 1 count: 20212 average:     1 | standard deviation: 0 | 0 20212 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:33349 full:0 size:[binsize: 1 max: 2 count: 33349 average: 1.00015 | standard deviation: 0.0122448 | 0 33344 5 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:9413 full:0 size:[binsize: 1 max: 2 count: 9413 average: 1.00011 | standard deviation: 0.0103076 | 0 9412 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:10456 full:0 size:[binsize: 1 max: 1 count: 10456 average:     1 | standard deviation: 0 | 0 10456 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:7034 full:0 size:[binsize: 1 max: 1 count: 7034 average:     1 | standard deviation: 0 | 0 7034 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:11215 full:0 size:[binsize: 1 max: 2 count: 11215 average: 1.00027 | standard deviation: 0.0163561 | 0 11212 3 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:30 full:0 size:[binsize: 1 max: 2 count: 30 average: 1.06667 | standard deviation: 0.262613 | 0 28 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:29899 full:0 size:[binsize: 1 max: 2 count: 29899 average: 1.1002 | standard deviation: 0.300289 | 0 26903 2996 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:30271 full:0 size:[binsize: 1 max: 2 count: 30271 average: 1.13782 | standard deviation: 0.344766 | 0 26099 4172 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:20213 full:0 size:[binsize: 1 max: 2 count: 20213 average: 1.10152 | standard deviation: 0.302048 | 0 18161 2052 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:33363 full:0 size:[binsize: 1 max: 4 count: 33363 average: 1.09741 | standard deviation: 0.297362 | 0 30120 3237 5 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:15977 full:0 size:[binsize: 1 max: 1 count: 15977 average:     1 | standard deviation: 0 | 0 15977 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:16161 full:0 size:[binsize: 1 max: 1 count: 16161 average:     1 | standard deviation: 0 | 0 16161 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:11132 full:0 size:[binsize: 1 max: 1 count: 11132 average:     1 | standard deviation: 0 | 0 11132 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:17725 full:0 size:[binsize: 1 max: 1 count: 17725 average:     1 | standard deviation: 0 | 0 17725 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:20672 full:0 size:[binsize: 1 max: 2 count: 20672 average: 1.00402 | standard deviation: 0.0633663 | 0 20589 83 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:23859 full:0 size:[binsize: 1 max: 2 count: 23859 average: 1.00541 | standard deviation: 0.0735322 | 0 23730 129 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:15915 full:0 size:[binsize: 1 max: 2 count: 15915 average: 1.00176 | standard deviation: 0.0419459 | 0 15887 28 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:24668 full:0 size:[binsize: 1 max: 2 count: 24668 average: 1.01824 | standard deviation: 0.133861 | 0 24218 450 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:18640 full:0 size:[binsize: 1 max: 2 count: 18640 average: 1.00005 | standard deviation: 0.00732468 | 0 18639 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:16869 full:0 size:[binsize: 1 max: 1 count: 16869 average:     1 | standard deviation: 0 | 0 16869 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:11333 full:0 size:[binsize: 1 max: 1 count: 11333 average:     1 | standard deviation: 0 | 0 11333 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:19926 full:0 size:[binsize: 1 max: 1 count: 19926 average:     1 | standard deviation: 0 | 0 19926 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:41 full:0 size:[binsize: 1 max: 2 count: 41 average: 1.14634 | standard deviation: 0.387298 | 0 35 6 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:18 full:0 size:[binsize: 1 max: 2 count: 18 average: 1.05556 | standard deviation: 0.242536 | 0 17 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:41 full:0 size:[binsize: 1 max: 2 count: 41 average: 1.04878 | standard deviation: 0.223607 | 0 39 2 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:18 full:0 size:[binsize: 1 max: 1 count: 18 average:     1 | standard deviation: 0 | 0 18 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:41 full:0 size:[binsize: 1 max: 2 count: 41 average: 1.02439 | standard deviation: 0.158114 | 0 40 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:9525 full:0 size:[binsize: 1 max: 1 count: 9525 average:     1 | standard deviation: 0 | 0 9525 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:9529 full:0 size:[binsize: 1 max: 1 count: 9529 average:     1 | standard deviation: 0 | 0 9529 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:9530 full:0 size:[binsize: 1 max: 1 count: 9530 average:     1 | standard deviation: 0 | 0 9530 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:9534 full:0 size:[binsize: 1 max: 1 count: 9534 average:     1 | standard deviation: 0 | 0 9534 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:9525 full:0 size:[binsize: 1 max: 2 count: 9525 average: 1.1978 | standard deviation: 0.398443 | 0 7641 1884 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:9529 full:0 size:[binsize: 1 max: 4 count: 9529 average: 1.17945 | standard deviation: 0.385233 | 0 7823 1703 2 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:9530 full:0 size:[binsize: 1 max: 2 count: 9530 average: 1.16611 | standard deviation: 0.37233 | 0 7947 1583 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:9534 full:0 size:[binsize: 1 max: 3 count: 9534 average: 1.21775 | standard deviation: 0.41325 | 0 7460 2072 2 ]
