<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ib.edu.ar</spirit:vendor>
  <spirit:library>frame_clk_wiz</spirit:library>
  <spirit:name>frame_clk_wiz</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset_0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>clk_wizard_fran_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6a327407</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>clk_wizard_fran_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>22fd88ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>frame_clk_wiz</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2e3190f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_in1_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_out260_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>locked_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vivado_projects/ciaa_sistadq_x16_proj/CIAA_SistAdq_x16.tmp/frame_clk_wiz_v1_0_project/frame_clk_wiz_v1_0_project.srcs/sources_1/bd/clk_wizard_fran/ip/clk_wizard_fran_clk_wiz_0_0/clk_wizard_fran_clk_wiz_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_clk_wiz_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vivado_projects/ciaa_sistadq_x16_proj/CIAA_SistAdq_x16.tmp/frame_clk_wiz_v1_0_project/frame_clk_wiz_v1_0_project.gen/sources_1/bd/clk_wizard_fran/synth/clk_wizard_fran.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vivado_projects/ciaa_sistadq_x16_proj/CIAA_SistAdq_x16.tmp/frame_clk_wiz_v1_0_project/frame_clk_wiz_v1_0_project.gen/sources_1/bd/clk_wizard_fran/clk_wizard_fran_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_clk_wizard_fran</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vivado_projects/ciaa_sistadq_x16_proj/CIAA_SistAdq_x16.tmp/frame_clk_wiz_v1_0_project/frame_clk_wiz_v1_0_project.gen/sources_1/bd/clk_wizard_fran/hdl/clk_wizard_fran_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_10e829f1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vivado_projects/ciaa_sistadq_x16_proj/CIAA_SistAdq_x16.tmp/frame_clk_wiz_v1_0_project/frame_clk_wiz_v1_0_project.srcs/sources_1/bd/clk_wizard_fran/ip/clk_wizard_fran_clk_wiz_0_0/clk_wizard_fran_clk_wiz_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_clk_wiz_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vivado_projects/ciaa_sistadq_x16_proj/CIAA_SistAdq_x16.tmp/frame_clk_wiz_v1_0_project/frame_clk_wiz_v1_0_project.gen/sources_1/bd/clk_wizard_fran/sim/clk_wizard_fran.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vivado_projects/ciaa_sistadq_x16_proj/CIAA_SistAdq_x16.tmp/frame_clk_wiz_v1_0_project/frame_clk_wiz_v1_0_project.gen/sources_1/bd/clk_wizard_fran/hdl/clk_wizard_fran_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vivado_projects/ciaa_sistadq_x16_proj/CIAA_SistAdq_x16.tmp/frame_clk_wiz_v1_0_project/frame_clk_wiz_v1_0_project.srcs/sources_1/bd/clk_wizard_fran/ip/clk_wizard_fran_clk_wiz_0_0/clk_wizard_fran_clk_wiz_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_clk_wiz_0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/frame_clk_wiz_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Frame clocking wizard for CIAA-ACC/AD9249 acquisition system</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">frame_clk_wiz_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Frame Clocking Wizard</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>Instituto Balseiro</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://www.ib.edu.ar</xilinx:vendorURL>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>Emtech:transceiver_xku:frame_clk_wiz:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-09-17T22:23:55Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bb3779_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c2faa8_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fcc978_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d360d00_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708dcdc5_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec0627c_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a10db41_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdaf4b1_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfbe30d_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7832bea_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bc79d2_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da3d0e7_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129417ff_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcbfbb0_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c20c14_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba47ae7_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7988fcb5_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466528_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd164c0_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@946e86f_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b10783_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6578127d_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d57e0e_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0255f8_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78348df8_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a22f9b6_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6842570a_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bae96ce_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2378aca_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6f8b4e_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5fa63_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618b4283_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a3998d_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738b10f1_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4768c7ec_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ebfebc_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a142920_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1610a295_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b29147_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3121d9e3_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360dc3ec_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c67c5b0_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b2a4f4_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aae9ed_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c8bcd8_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172f81e8_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe714fb_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9f6a95_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5436350c_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51dca6f3_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ff3aee_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b91cc26_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fe4f29_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db519c7_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c92ab47_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74133779_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ed3b8b_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ae34e8_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c78ed9_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f7b8eb_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f863a32_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e19823_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462debf8_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5a94fe_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f736fde_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afbce18_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605abb03_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d10fa7_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53933c38_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb1ae8d_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e878c4a_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308f5b22_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6434d022_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ce0af2_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f53429f_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326ccab9_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6e3564_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dbd3f1_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1050faca_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a831a5_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591dc7ea_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3e08a2_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55be9795_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5836aec3_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1734b58f_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2daffa1_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e82e47_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c98407_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41911b6c_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4bd2be_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@878a9fc_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdfc3ef_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2f8bfa_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fb5f78_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794ef2ae_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44279260_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444024f4_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399ee54b_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f44800_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d8c626_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1404cbeb_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465fafae_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dcea41_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c80661_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643cceee_ARCHIVE_LOCATION">/run/media/fran/46FAA90DFAA8FA77/Ventanas/IB/PI/GitHub/PIQuinteros/Fpga/lib/frame_clk_wiz</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4a616d1e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="48590163"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9047398b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1e0115ba"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
