CAPI=2: 2

name: Yasin:BscProject:LdpcLoopWrapperTest
description: LdpcLoopWrapperTest

filesets:
  tb_files:
    files:
      - src/LdpcLoopWrapperTest.sv
      - src/Components/ControlCfg.svh: {is_include_file: true}
      - src/Components/ControlStatusMap.svh: {is_include_file: true}
      - src/Objects/ControlStatusTransaction.svh: {is_include_file: true}
      - src/Objects/DecoderControlItem.svh: {is_include_file: true}
      - src/Objects/EncoderControlItem.svh: {is_include_file: true}
      - src/Env.svh: {is_include_file: true}
      - src/Scoreboard.svh: {is_include_file: true}
    file_type: systemVerilogSource
    depend:
      - Yasin:Axis:AxisVip
      - Yasin:TestInterfaces:AxisIf
      - Yasin:TestInterfaces:ClockIf
      - Yasin:TestInterfaces:ResetIf
      - Yasin:Uvm:AnalysisMap
      - Yasin:Uvm:ConfigDb
      - Yasin:Uvm:ResetVip

targets:
  default: &default
    filesets:
      - tb_files
  test:
    <<: *default
    filesets_append:
      - tb_files
    toplevel: DontCare
