###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Fri Aug 26 06:15:05 2022
#  Design:            Design_Top
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix Design_Top_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_ALU/ALU_Out_reg[0]/CK 
Endpoint:   u_ALU/ALU_Out_reg[0]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.400
+ Phase Shift                  20.000
= Required Time                20.187
- Arrival Time                 18.032
= Slack Time                    2.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |    2.156 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |    2.157 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |    2.193 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |    2.194 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.067 |    2.222 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |    2.223 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.168 |   0.235 |    2.391 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.235 |    2.391 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.148 |   0.383 |    2.539 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.383 |    2.539 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.181 |   0.565 |    2.721 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.002 |   0.567 |    2.723 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 1.018 |   1.585 |    3.741 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.587 |    3.743 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.576 |   2.163 |    4.318 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.164 |    4.320 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.274 |   2.439 |    4.595 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.439 |    4.595 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.254 |   2.692 |    4.848 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.692 |    4.848 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.263 |   2.955 |    5.111 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.955 |    5.111 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.491 |   3.446 |    5.602 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.446 |    5.602 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.750 |    5.906 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.750 |    5.906 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.279 |   4.028 |    6.184 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   4.028 |    6.184 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.471 |   4.499 |    6.655 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.499 |    6.655 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.326 |   4.825 |    6.981 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.825 |    6.981 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.292 |   5.117 |    7.273 | 
     | u_ALU/div_67/U52/S0                      |  v   | u_ALU/N130                       | CLKMX2X2M  | 0.000 |   5.117 |    7.273 | 
     | u_ALU/div_67/U52/Y                       |  v   | u_ALU/div_67/u_div/PartRem[5][1] | CLKMX2X2M  | 0.257 |   5.374 |    7.529 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/A  |  v   | u_ALU/div_67/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.374 |    7.529 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.466 |   5.839 |    7.995 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.839 |    7.995 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.344 |   6.184 |    8.339 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.184 |    8.339 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | ADDFX2M    | 0.317 |   6.501 |    8.657 | 
     | u_ALU/div_67/U67/A                       |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.501 |    8.657 | 
     | u_ALU/div_67/U67/Y                       |  v   | u_ALU/N129                       | AND2X1M    | 0.318 |   6.819 |    8.974 | 
     | u_ALU/div_67/U56/S0                      |  v   | u_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.819 |    8.975 | 
     | u_ALU/div_67/U56/Y                       |  v   | u_ALU/div_67/u_div/PartRem[4][1] | CLKMX2X2M  | 0.269 |   7.087 |    9.243 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/A  |  v   | u_ALU/div_67/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.087 |    9.243 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.475 |   7.562 |    9.718 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.562 |    9.718 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.343 |   7.904 |   10.060 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.904 |   10.060 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.339 |   8.243 |   10.399 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.243 |   10.399 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | ADDFX2M    | 0.319 |   8.562 |   10.718 | 
     | u_ALU/div_67/U69/C                       |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.562 |   10.718 | 
     | u_ALU/div_67/U69/Y                       |  v   | u_ALU/N128                       | AND3X1M    | 0.435 |   8.997 |   11.152 | 
     | u_ALU/div_67/U59/S0                      |  v   | u_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.997 |   11.153 | 
     | u_ALU/div_67/U59/Y                       |  v   | u_ALU/div_67/u_div/PartRem[3][1] | CLKMX2X2M  | 0.291 |   9.288 |   11.443 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/A  |  v   | u_ALU/div_67/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.288 |   11.444 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.484 |   9.771 |   11.927 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.771 |   11.927 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.358 |  10.130 |   12.285 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |  10.130 |   12.286 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.343 |  10.473 |   12.628 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.473 |   12.628 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.342 |  10.814 |   12.970 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.814 |   12.970 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | ADDFX2M    | 0.316 |  11.130 |   13.285 | 
     | u_ALU/div_67/U70/A                       |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  11.130 |   13.285 | 
     | u_ALU/div_67/U70/Y                       |  v   | u_ALU/N127                       | AND2X1M    | 0.369 |  11.499 |   13.654 | 
     | u_ALU/div_67/U61/S0                      |  v   | u_ALU/N127                       | CLKMX2X2M  | 0.000 |  11.499 |   13.655 | 
     | u_ALU/div_67/U61/Y                       |  v   | u_ALU/div_67/u_div/PartRem[2][1] | CLKMX2X2M  | 0.295 |  11.793 |   13.949 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_1/A  |  v   | u_ALU/div_67/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.793 |   13.949 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][2]  | ADDFX2M    | 0.476 |  12.270 |   14.426 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  12.270 |   14.426 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][3]  | ADDFX2M    | 0.340 |  12.610 |   14.766 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.610 |   14.766 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][4]  | ADDFX2M    | 0.342 |  12.952 |   15.108 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.952 |   15.108 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][5]  | ADDFX2M    | 0.345 |  13.297 |   15.453 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  13.297 |   15.453 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][6]  | ADDFX2M    | 0.349 |  13.646 |   15.801 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_6/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.646 |   15.802 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_6/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][7]  | ADDFX2M    | 0.322 |  13.967 |   16.123 | 
     | u_ALU/div_67/U72/A                       |  v   | u_ALU/div_67/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.967 |   16.123 | 
     | u_ALU/div_67/U72/Y                       |  v   | u_ALU/N126                       | AND2X1M    | 0.409 |  14.376 |   16.532 | 
     | u_ALU/div_67/U62/S0                      |  v   | u_ALU/N126                       | CLKMX2X2M  | 0.001 |  14.377 |   16.533 | 
     | u_ALU/div_67/U62/Y                       |  v   | u_ALU/div_67/u_div/PartRem[1][1] | CLKMX2X2M  | 0.275 |  14.652 |   16.808 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_1/A  |  v   | u_ALU/div_67/u_div/PartRem[1][1] | ADDFX2M    | 0.000 |  14.652 |   16.808 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][2]  | ADDFX2M    | 0.469 |  15.121 |   17.276 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][2]  | ADDFX2M    | 0.000 |  15.121 |   17.276 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][3]  | ADDFX2M    | 0.339 |  15.460 |   17.616 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][3]  | ADDFX2M    | 0.000 |  15.460 |   17.616 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][4]  | ADDFX2M    | 0.350 |  15.809 |   17.965 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][4]  | ADDFX2M    | 0.000 |  15.810 |   17.965 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][5]  | ADDFX2M    | 0.346 |  16.155 |   18.311 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][5]  | ADDFX2M    | 0.000 |  16.155 |   18.311 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][6]  | ADDFX2M    | 0.346 |  16.501 |   18.657 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_6/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][6]  | ADDFX2M    | 0.000 |  16.501 |   18.657 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_6/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][7]  | ADDFX2M    | 0.338 |  16.839 |   18.995 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_7/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][7]  | ADDFX2M    | 0.000 |  16.839 |   18.995 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_7/CO |  v   | u_ALU/N125                       | ADDFX2M    | 0.377 |  17.216 |   19.372 | 
     | u_ALU/U68/C0                             |  v   | u_ALU/N125                       | AOI222X1M  | 0.000 |  17.217 |   19.373 | 
     | u_ALU/U68/Y                              |  ^   | u_ALU/n109                       | AOI222X1M  | 0.613 |  17.830 |   19.985 | 
     | u_ALU/U65/A1                             |  ^   | u_ALU/n109                       | AOI31X2M   | 0.000 |  17.830 |   19.986 | 
     | u_ALU/U65/Y                              |  v   | u_ALU/ALU_Out_Comb[0]            | AOI31X2M   | 0.202 |  18.031 |   20.187 | 
     | u_ALU/ALU_Out_reg[0]/D                   |  v   | u_ALU/ALU_Out_Comb[0]            | SDFFRQX2M  | 0.000 |  18.032 |   20.187 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |   -2.156 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |   -2.155 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |   -2.119 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |   -2.118 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |   -2.089 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |   -2.089 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |   -1.921 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |   -1.921 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |   -1.773 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |   -1.772 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |   -1.569 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |   -1.569 | 
     | u_ALU/ALU_Out_reg[0]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.000 |   0.587 |   -1.569 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_ALU/ALU_Out_reg[1]/CK 
Endpoint:   u_ALU/ALU_Out_reg[1]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.399
+ Phase Shift                  20.000
= Required Time                20.188
- Arrival Time                 15.242
= Slack Time                    4.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |    4.947 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |    4.948 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |    4.984 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |    4.984 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.067 |    5.013 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |    5.014 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.168 |   0.235 |    5.182 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.235 |    5.182 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.148 |   0.383 |    5.330 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.383 |    5.330 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.181 |   0.565 |    5.512 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.002 |   0.567 |    5.514 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 1.018 |   1.585 |    6.532 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.587 |    6.534 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.576 |   2.163 |    7.109 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.164 |    7.111 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.274 |   2.439 |    7.386 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.439 |    7.386 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.254 |   2.692 |    7.639 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.692 |    7.639 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.263 |   2.955 |    7.902 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.955 |    7.902 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.491 |   3.446 |    8.393 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.446 |    8.393 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.750 |    8.696 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.750 |    8.697 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.279 |   4.028 |    8.975 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   4.028 |    8.975 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.471 |   4.499 |    9.446 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.499 |    9.446 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.326 |   4.825 |    9.772 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.825 |    9.772 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.292 |   5.117 |   10.064 | 
     | u_ALU/div_67/U52/S0                      |  v   | u_ALU/N130                       | CLKMX2X2M  | 0.000 |   5.117 |   10.064 | 
     | u_ALU/div_67/U52/Y                       |  v   | u_ALU/div_67/u_div/PartRem[5][1] | CLKMX2X2M  | 0.257 |   5.374 |   10.320 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/A  |  v   | u_ALU/div_67/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.374 |   10.320 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.466 |   5.839 |   10.786 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.839 |   10.786 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.344 |   6.184 |   11.130 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.184 |   11.130 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | ADDFX2M    | 0.317 |   6.501 |   11.448 | 
     | u_ALU/div_67/U67/A                       |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.501 |   11.448 | 
     | u_ALU/div_67/U67/Y                       |  v   | u_ALU/N129                       | AND2X1M    | 0.318 |   6.819 |   11.765 | 
     | u_ALU/div_67/U56/S0                      |  v   | u_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.819 |   11.765 | 
     | u_ALU/div_67/U56/Y                       |  v   | u_ALU/div_67/u_div/PartRem[4][1] | CLKMX2X2M  | 0.269 |   7.087 |   12.034 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/A  |  v   | u_ALU/div_67/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.087 |   12.034 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.475 |   7.562 |   12.509 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.562 |   12.509 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.343 |   7.904 |   12.851 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.904 |   12.851 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.339 |   8.243 |   13.190 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.243 |   13.190 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | ADDFX2M    | 0.319 |   8.562 |   13.509 | 
     | u_ALU/div_67/U69/C                       |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.562 |   13.509 | 
     | u_ALU/div_67/U69/Y                       |  v   | u_ALU/N128                       | AND3X1M    | 0.435 |   8.996 |   13.943 | 
     | u_ALU/div_67/U59/S0                      |  v   | u_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.997 |   13.943 | 
     | u_ALU/div_67/U59/Y                       |  v   | u_ALU/div_67/u_div/PartRem[3][1] | CLKMX2X2M  | 0.291 |   9.288 |   14.234 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/A  |  v   | u_ALU/div_67/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.288 |   14.234 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.484 |   9.771 |   14.718 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.771 |   14.718 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.358 |  10.130 |   15.076 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |  10.130 |   15.076 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.343 |  10.473 |   15.419 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.473 |   15.419 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.342 |  10.814 |   15.761 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.814 |   15.761 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | ADDFX2M    | 0.316 |  11.130 |   16.076 | 
     | u_ALU/div_67/U70/A                       |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  11.130 |   16.076 | 
     | u_ALU/div_67/U70/Y                       |  v   | u_ALU/N127                       | AND2X1M    | 0.369 |  11.498 |   16.445 | 
     | u_ALU/div_67/U61/S0                      |  v   | u_ALU/N127                       | CLKMX2X2M  | 0.000 |  11.499 |   16.445 | 
     | u_ALU/div_67/U61/Y                       |  v   | u_ALU/div_67/u_div/PartRem[2][1] | CLKMX2X2M  | 0.295 |  11.793 |   16.740 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_1/A  |  v   | u_ALU/div_67/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.793 |   16.740 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][2]  | ADDFX2M    | 0.476 |  12.270 |   17.217 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  12.270 |   17.217 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][3]  | ADDFX2M    | 0.340 |  12.610 |   17.557 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.610 |   17.557 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][4]  | ADDFX2M    | 0.342 |  12.952 |   17.899 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.952 |   17.899 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][5]  | ADDFX2M    | 0.345 |  13.297 |   18.244 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  13.297 |   18.244 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][6]  | ADDFX2M    | 0.349 |  13.646 |   18.592 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_6/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.646 |   18.592 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_6/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][7]  | ADDFX2M    | 0.322 |  13.967 |   18.914 | 
     | u_ALU/div_67/U72/A                       |  v   | u_ALU/div_67/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.967 |   18.914 | 
     | u_ALU/div_67/U72/Y                       |  v   | u_ALU/N126                       | AND2X1M    | 0.409 |  14.376 |   19.323 | 
     | u_ALU/U72/C0                             |  v   | u_ALU/N126                       | AOI222X1M  | 0.001 |  14.377 |   19.324 | 
     | u_ALU/U72/Y                              |  ^   | u_ALU/n101                       | AOI222X1M  | 0.668 |  15.045 |   19.992 | 
     | u_ALU/U69/A1                             |  ^   | u_ALU/n101                       | AOI31X2M   | 0.000 |  15.045 |   19.992 | 
     | u_ALU/U69/Y                              |  v   | u_ALU/ALU_Out_Comb[1]            | AOI31X2M   | 0.196 |  15.242 |   20.188 | 
     | u_ALU/ALU_Out_reg[1]/D                   |  v   | u_ALU/ALU_Out_Comb[1]            | SDFFRQX2M  | 0.000 |  15.242 |   20.188 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |   -4.947 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |   -4.946 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |   -4.910 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |   -4.909 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |   -4.880 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |   -4.880 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |   -4.712 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |   -4.712 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |   -4.564 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |   -4.563 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |   -4.360 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |   -4.360 | 
     | u_ALU/ALU_Out_reg[1]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.000 |   0.587 |   -4.360 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_ALU/ALU_Out_reg[2]/CK 
Endpoint:   u_ALU/ALU_Out_reg[2]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.395
+ Phase Shift                  20.000
= Required Time                20.192
- Arrival Time                 12.339
= Slack Time                    7.853
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |    7.853 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |    7.854 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |    7.890 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |    7.891 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.067 |    7.920 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |    7.920 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.168 |   0.235 |    8.088 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.235 |    8.089 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.148 |   0.383 |    8.236 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.383 |    8.237 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.181 |   0.565 |    8.418 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.002 |   0.567 |    8.421 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 1.018 |   1.585 |    9.438 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.587 |    9.440 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.576 |   2.163 |   10.016 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.164 |   10.018 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.274 |   2.439 |   10.292 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.439 |   10.292 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.254 |   2.692 |   10.546 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.692 |   10.546 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.263 |   2.955 |   10.808 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.955 |   10.809 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.491 |   3.446 |   11.299 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.446 |   11.299 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.750 |   11.603 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.750 |   11.603 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.279 |   4.028 |   11.882 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   4.028 |   11.882 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.471 |   4.499 |   12.353 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.499 |   12.353 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.326 |   4.825 |   12.678 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.825 |   12.678 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.292 |   5.117 |   12.970 | 
     | u_ALU/div_67/U52/S0                      |  v   | u_ALU/N130                       | CLKMX2X2M  | 0.000 |   5.117 |   12.970 | 
     | u_ALU/div_67/U52/Y                       |  v   | u_ALU/div_67/u_div/PartRem[5][1] | CLKMX2X2M  | 0.257 |   5.374 |   13.227 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/A  |  v   | u_ALU/div_67/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.374 |   13.227 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.466 |   5.839 |   13.693 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.839 |   13.693 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.344 |   6.184 |   14.037 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.184 |   14.037 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | ADDFX2M    | 0.317 |   6.501 |   14.354 | 
     | u_ALU/div_67/U67/A                       |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.501 |   14.354 | 
     | u_ALU/div_67/U67/Y                       |  v   | u_ALU/N129                       | AND2X1M    | 0.318 |   6.819 |   14.672 | 
     | u_ALU/div_67/U56/S0                      |  v   | u_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.819 |   14.672 | 
     | u_ALU/div_67/U56/Y                       |  v   | u_ALU/div_67/u_div/PartRem[4][1] | CLKMX2X2M  | 0.269 |   7.087 |   14.941 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/A  |  v   | u_ALU/div_67/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.087 |   14.941 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.475 |   7.562 |   15.415 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.562 |   15.415 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.343 |   7.904 |   15.758 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.904 |   15.758 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.339 |   8.243 |   16.096 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.243 |   16.096 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | ADDFX2M    | 0.319 |   8.562 |   16.415 | 
     | u_ALU/div_67/U69/C                       |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.562 |   16.415 | 
     | u_ALU/div_67/U69/Y                       |  v   | u_ALU/N128                       | AND3X1M    | 0.435 |   8.997 |   16.850 | 
     | u_ALU/div_67/U59/S0                      |  v   | u_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.997 |   16.850 | 
     | u_ALU/div_67/U59/Y                       |  v   | u_ALU/div_67/u_div/PartRem[3][1] | CLKMX2X2M  | 0.291 |   9.288 |   17.141 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/A  |  v   | u_ALU/div_67/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.288 |   17.141 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.484 |   9.771 |   17.625 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.771 |   17.625 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.358 |  10.130 |   17.983 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |  10.130 |   17.983 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.343 |  10.473 |   18.326 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.473 |   18.326 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.342 |  10.814 |   18.667 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.814 |   18.667 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | ADDFX2M    | 0.316 |  11.130 |   18.983 | 
     | u_ALU/div_67/U70/A                       |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  11.130 |   18.983 | 
     | u_ALU/div_67/U70/Y                       |  v   | u_ALU/N127                       | AND2X1M    | 0.369 |  11.499 |   19.352 | 
     | u_ALU/U76/C0                             |  v   | u_ALU/N127                       | AOI222X1M  | 0.000 |  11.499 |   19.352 | 
     | u_ALU/U76/Y                              |  ^   | u_ALU/n95                        | AOI222X1M  | 0.664 |  12.163 |   20.016 | 
     | u_ALU/U73/A1                             |  ^   | u_ALU/n95                        | AOI31X2M   | 0.000 |  12.163 |   20.016 | 
     | u_ALU/U73/Y                              |  v   | u_ALU/ALU_Out_Comb[2]            | AOI31X2M   | 0.175 |  12.339 |   20.192 | 
     | u_ALU/ALU_Out_reg[2]/D                   |  v   | u_ALU/ALU_Out_Comb[2]            | SDFFRQX2M  | 0.000 |  12.339 |   20.192 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |   -7.853 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |   -7.853 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |   -7.816 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |   -7.816 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |   -7.787 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |   -7.786 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |   -7.618 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |   -7.618 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |   -7.470 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |   -7.470 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |   -7.267 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |   -7.266 | 
     | u_ALU/ALU_Out_reg[2]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.000 |   0.587 |   -7.266 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_ALU/ALU_Out_reg[3]/CK 
Endpoint:   u_ALU/ALU_Out_reg[3]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.403
+ Phase Shift                  20.000
= Required Time                20.184
- Arrival Time                  9.883
= Slack Time                   10.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |   10.301 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |   10.302 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |   10.338 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |   10.339 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.067 |   10.368 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |   10.368 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.168 |   0.235 |   10.536 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.235 |   10.536 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.148 |   0.383 |   10.684 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.383 |   10.684 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.181 |   0.565 |   10.866 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.002 |   0.567 |   10.868 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 1.018 |   1.585 |   11.886 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.587 |   11.888 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.576 |   2.163 |   12.464 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.164 |   12.465 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.274 |   2.439 |   12.740 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.439 |   12.740 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.254 |   2.692 |   12.993 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.692 |   12.993 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.263 |   2.955 |   13.256 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.955 |   13.256 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.491 |   3.446 |   13.747 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.446 |   13.747 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.750 |   14.051 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.750 |   14.051 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.279 |   4.028 |   14.329 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   4.028 |   14.329 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.471 |   4.499 |   14.800 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.499 |   14.800 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.326 |   4.825 |   15.126 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.825 |   15.126 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.292 |   5.117 |   15.418 | 
     | u_ALU/div_67/U52/S0                      |  v   | u_ALU/N130                       | CLKMX2X2M  | 0.000 |   5.117 |   15.418 | 
     | u_ALU/div_67/U52/Y                       |  v   | u_ALU/div_67/u_div/PartRem[5][1] | CLKMX2X2M  | 0.257 |   5.374 |   15.675 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/A  |  v   | u_ALU/div_67/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.374 |   15.675 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.466 |   5.839 |   16.140 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.839 |   16.140 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.344 |   6.184 |   16.485 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.184 |   16.485 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | ADDFX2M    | 0.317 |   6.501 |   16.802 | 
     | u_ALU/div_67/U67/A                       |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.501 |   16.802 | 
     | u_ALU/div_67/U67/Y                       |  v   | u_ALU/N129                       | AND2X1M    | 0.318 |   6.819 |   17.120 | 
     | u_ALU/div_67/U56/S0                      |  v   | u_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.819 |   17.120 | 
     | u_ALU/div_67/U56/Y                       |  v   | u_ALU/div_67/u_div/PartRem[4][1] | CLKMX2X2M  | 0.269 |   7.087 |   17.388 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/A  |  v   | u_ALU/div_67/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.087 |   17.388 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.475 |   7.562 |   17.863 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.562 |   17.863 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.343 |   7.904 |   18.205 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.904 |   18.205 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.339 |   8.243 |   18.544 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.243 |   18.544 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | ADDFX2M    | 0.319 |   8.562 |   18.863 | 
     | u_ALU/div_67/U69/C                       |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.562 |   18.863 | 
     | u_ALU/div_67/U69/Y                       |  v   | u_ALU/N128                       | AND3X1M    | 0.435 |   8.996 |   19.297 | 
     | u_ALU/U80/C0                             |  v   | u_ALU/N128                       | AOI222X1M  | 0.000 |   8.997 |   19.298 | 
     | u_ALU/U80/Y                              |  ^   | u_ALU/n89                        | AOI222X1M  | 0.668 |   9.665 |   19.966 | 
     | u_ALU/U77/A1                             |  ^   | u_ALU/n89                        | AOI31X2M   | 0.000 |   9.665 |   19.966 | 
     | u_ALU/U77/Y                              |  v   | u_ALU/ALU_Out_Comb[3]            | AOI31X2M   | 0.218 |   9.883 |   20.184 | 
     | u_ALU/ALU_Out_reg[3]/D                   |  v   | u_ALU/ALU_Out_Comb[3]            | SDFFRQX2M  | 0.000 |   9.883 |   20.184 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -10.301 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -10.300 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -10.264 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -10.263 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -10.234 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -10.234 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -10.066 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -10.066 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |   -9.918 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |   -9.917 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |   -9.714 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |   -9.714 | 
     | u_ALU/ALU_Out_reg[3]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.000 |   0.587 |   -9.714 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_ALU/ALU_Out_reg[15]/CK 
Endpoint:   u_ALU/ALU_Out_reg[15]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.374
+ Phase Shift                  20.000
= Required Time                20.213
- Arrival Time                  8.405
= Slack Time                   11.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   11.809 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   11.809 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   11.846 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   11.846 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.067 |   11.875 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   11.875 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.168 |   0.235 |   12.044 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.235 |   12.044 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.148 |   0.383 |   12.191 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.384 |   12.192 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.181 |   0.565 |   12.374 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.002 |   0.567 |   12.376 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 1.018 |   1.585 |   13.394 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.587 |   13.395 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.576 |   2.163 |   13.971 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.165 |   13.973 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.306 |   2.470 |   14.279 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.470 |   14.279 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.178 |   2.648 |   14.456 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.648 |   14.456 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.554 |   3.201 |   15.010 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.201 |   15.010 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.763 |   15.572 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.763 |   15.572 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.561 |   4.324 |   16.133 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.324 |   16.133 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.570 |   4.894 |   16.703 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.894 |   16.703 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.469 |   17.278 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.469 |   17.278 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.580 |   6.050 |   17.858 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   6.050 |   17.858 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.178 |   6.228 |   18.036 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.228 |   18.036 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.085 |   6.313 |   18.121 | 
     | u_ALU/mult_63/FS_1/U23/A0         |  v   | u_ALU/mult_63/FS_1/n8           | OA21X1M    | 0.000 |   6.313 |   18.121 | 
     | u_ALU/mult_63/FS_1/U23/Y          |  v   | u_ALU/mult_63/FS_1/n3           | OA21X1M    | 0.406 |   6.719 |   18.527 | 
     | u_ALU/mult_63/FS_1/U20/A0N        |  v   | u_ALU/mult_63/FS_1/n3           | AOI2BB1X1M | 0.000 |   6.719 |   18.527 | 
     | u_ALU/mult_63/FS_1/U20/Y          |  v   | u_ALU/mult_63/FS_1/n18          | AOI2BB1X1M | 0.287 |   7.006 |   18.815 | 
     | u_ALU/mult_63/FS_1/U18/A1         |  v   | u_ALU/mult_63/FS_1/n18          | OA21X1M    | 0.000 |   7.006 |   18.815 | 
     | u_ALU/mult_63/FS_1/U18/Y          |  v   | u_ALU/mult_63/FS_1/n14          | OA21X1M    | 0.422 |   7.428 |   19.237 | 
     | u_ALU/mult_63/FS_1/U13/A1         |  v   | u_ALU/mult_63/FS_1/n14          | OAI21BX1M  | 0.000 |   7.428 |   19.237 | 
     | u_ALU/mult_63/FS_1/U13/Y          |  ^   | u_ALU/mult_63/FS_1/n11          | OAI21BX1M  | 0.286 |   7.714 |   19.523 | 
     | u_ALU/mult_63/FS_1/U11/A1         |  ^   | u_ALU/mult_63/FS_1/n11          | OAI21X1M   | 0.000 |   7.714 |   19.523 | 
     | u_ALU/mult_63/FS_1/U11/Y          |  v   | u_ALU/mult_63/FS_1/n12          | OAI21X1M   | 0.146 |   7.860 |   19.668 | 
     | u_ALU/mult_63/FS_1/U2/B0N         |  v   | u_ALU/mult_63/FS_1/n12          | AOI21BX2M  | 0.000 |   7.860 |   19.668 | 
     | u_ALU/mult_63/FS_1/U2/Y           |  v   | u_ALU/mult_63/FS_1/n1           | AOI21BX2M  | 0.181 |   8.041 |   19.849 | 
     | u_ALU/mult_63/FS_1/U6/B           |  v   | u_ALU/mult_63/FS_1/n1           | XNOR2X2M   | 0.000 |   8.041 |   19.849 | 
     | u_ALU/mult_63/FS_1/U6/Y           |  v   | u_ALU/N124                      | XNOR2X2M   | 0.173 |   8.213 |   20.022 | 
     | u_ALU/U42/A0N                     |  v   | u_ALU/N124                      | OAI2BB1X2M | 0.000 |   8.214 |   20.022 | 
     | u_ALU/U42/Y                       |  v   | u_ALU/ALU_Out_Comb[15]          | OAI2BB1X2M | 0.191 |   8.405 |   20.213 | 
     | u_ALU/ALU_Out_reg[15]/D           |  v   | u_ALU/ALU_Out_Comb[15]          | SDFFRQX2M  | 0.000 |   8.405 |   20.213 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -11.809 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -11.808 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -11.771 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -11.771 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -11.742 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -11.742 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -11.574 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -11.573 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -11.426 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -11.425 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -11.222 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -11.221 | 
     | u_ALU/ALU_Out_reg[15]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.587 |  -11.221 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_ALU/ALU_Out_reg[14]/CK 
Endpoint:   u_ALU/ALU_Out_reg[14]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.375
+ Phase Shift                  20.000
= Required Time                20.212
- Arrival Time                  8.235
= Slack Time                   11.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   11.977 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   11.978 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   12.014 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   12.015 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.067 |   12.044 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   12.044 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.168 |   0.235 |   12.212 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.235 |   12.213 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.148 |   0.383 |   12.360 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.384 |   12.361 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.181 |   0.565 |   12.542 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.002 |   0.567 |   12.545 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 1.018 |   1.585 |   13.562 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.587 |   13.564 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.576 |   2.163 |   14.140 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.165 |   14.142 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.306 |   2.470 |   14.447 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.470 |   14.447 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.178 |   2.648 |   14.625 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.648 |   14.625 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.554 |   3.201 |   15.179 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.201 |   15.179 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.763 |   15.741 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.763 |   15.741 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.561 |   4.324 |   16.301 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.324 |   16.301 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.570 |   4.894 |   16.871 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.894 |   16.871 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.469 |   17.447 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.469 |   17.447 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.580 |   6.050 |   18.027 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   6.050 |   18.027 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.178 |   6.228 |   18.205 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.228 |   18.205 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.085 |   6.313 |   18.290 | 
     | u_ALU/mult_63/FS_1/U23/A0         |  v   | u_ALU/mult_63/FS_1/n8           | OA21X1M    | 0.000 |   6.313 |   18.290 | 
     | u_ALU/mult_63/FS_1/U23/Y          |  v   | u_ALU/mult_63/FS_1/n3           | OA21X1M    | 0.406 |   6.719 |   18.696 | 
     | u_ALU/mult_63/FS_1/U20/A0N        |  v   | u_ALU/mult_63/FS_1/n3           | AOI2BB1X1M | 0.000 |   6.719 |   18.696 | 
     | u_ALU/mult_63/FS_1/U20/Y          |  v   | u_ALU/mult_63/FS_1/n18          | AOI2BB1X1M | 0.287 |   7.006 |   18.983 | 
     | u_ALU/mult_63/FS_1/U18/A1         |  v   | u_ALU/mult_63/FS_1/n18          | OA21X1M    | 0.000 |   7.006 |   18.983 | 
     | u_ALU/mult_63/FS_1/U18/Y          |  v   | u_ALU/mult_63/FS_1/n14          | OA21X1M    | 0.422 |   7.428 |   19.405 | 
     | u_ALU/mult_63/FS_1/U13/A1         |  v   | u_ALU/mult_63/FS_1/n14          | OAI21BX1M  | 0.000 |   7.428 |   19.405 | 
     | u_ALU/mult_63/FS_1/U13/Y          |  ^   | u_ALU/mult_63/FS_1/n11          | OAI21BX1M  | 0.286 |   7.714 |   19.691 | 
     | u_ALU/mult_63/FS_1/U12/C          |  ^   | u_ALU/mult_63/FS_1/n11          | XOR3XLM    | 0.000 |   7.714 |   19.691 | 
     | u_ALU/mult_63/FS_1/U12/Y          |  v   | u_ALU/N123                      | XOR3XLM    | 0.300 |   8.014 |   19.992 | 
     | u_ALU/U41/A0N                     |  v   | u_ALU/N123                      | OAI2BB1X2M | 0.000 |   8.014 |   19.992 | 
     | u_ALU/U41/Y                       |  v   | u_ALU/ALU_Out_Comb[14]          | OAI2BB1X2M | 0.220 |   8.235 |   20.212 | 
     | u_ALU/ALU_Out_reg[14]/D           |  v   | u_ALU/ALU_Out_Comb[14]          | SDFFRQX2M  | 0.000 |   8.235 |   20.212 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -11.977 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -11.977 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -11.940 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -11.940 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -11.911 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -11.910 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -11.742 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -11.742 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -11.594 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -11.594 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -11.391 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -11.390 | 
     | u_ALU/ALU_Out_reg[14]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.587 |  -11.390 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_ALU/ALU_Out_reg[13]/CK 
Endpoint:   u_ALU/ALU_Out_reg[13]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.373
+ Phase Shift                  20.000
= Required Time                20.214
- Arrival Time                  7.779
= Slack Time                   12.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   12.435 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   12.436 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   12.472 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   12.473 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.067 |   12.502 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   12.502 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.168 |   0.235 |   12.670 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.235 |   12.670 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.148 |   0.383 |   12.818 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.384 |   12.819 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.181 |   0.565 |   13.000 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.002 |   0.567 |   13.002 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 1.018 |   1.585 |   14.020 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.587 |   14.022 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.576 |   2.163 |   14.598 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.165 |   14.600 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.306 |   2.470 |   14.905 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.470 |   14.905 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.178 |   2.648 |   15.083 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.648 |   15.083 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.554 |   3.201 |   15.636 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.201 |   15.636 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.763 |   16.198 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.763 |   16.198 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.561 |   4.324 |   16.759 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.324 |   16.759 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.570 |   4.894 |   17.329 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.894 |   17.329 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.469 |   17.904 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.469 |   17.904 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.580 |   6.050 |   18.485 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   6.050 |   18.485 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.178 |   6.228 |   18.663 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.228 |   18.663 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.085 |   6.313 |   18.748 | 
     | u_ALU/mult_63/FS_1/U23/A0         |  v   | u_ALU/mult_63/FS_1/n8           | OA21X1M    | 0.000 |   6.313 |   18.748 | 
     | u_ALU/mult_63/FS_1/U23/Y          |  v   | u_ALU/mult_63/FS_1/n3           | OA21X1M    | 0.406 |   6.719 |   19.154 | 
     | u_ALU/mult_63/FS_1/U20/A0N        |  v   | u_ALU/mult_63/FS_1/n3           | AOI2BB1X1M | 0.000 |   6.719 |   19.154 | 
     | u_ALU/mult_63/FS_1/U20/Y          |  v   | u_ALU/mult_63/FS_1/n18          | AOI2BB1X1M | 0.287 |   7.006 |   19.441 | 
     | u_ALU/mult_63/FS_1/U18/A1         |  v   | u_ALU/mult_63/FS_1/n18          | OA21X1M    | 0.000 |   7.006 |   19.441 | 
     | u_ALU/mult_63/FS_1/U18/Y          |  v   | u_ALU/mult_63/FS_1/n14          | OA21X1M    | 0.422 |   7.428 |   19.863 | 
     | u_ALU/mult_63/FS_1/U14/A          |  v   | u_ALU/mult_63/FS_1/n14          | XNOR2X1M   | 0.000 |   7.428 |   19.863 | 
     | u_ALU/mult_63/FS_1/U14/Y          |  v   | u_ALU/N122                      | XNOR2X1M   | 0.163 |   7.592 |   20.027 | 
     | u_ALU/U40/A0N                     |  v   | u_ALU/N122                      | OAI2BB1X2M | 0.000 |   7.592 |   20.027 | 
     | u_ALU/U40/Y                       |  v   | u_ALU/ALU_Out_Comb[13]          | OAI2BB1X2M | 0.188 |   7.779 |   20.214 | 
     | u_ALU/ALU_Out_reg[13]/D           |  v   | u_ALU/ALU_Out_Comb[13]          | SDFFRQX2M  | 0.000 |   7.779 |   20.214 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -12.435 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -12.434 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -12.398 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -12.397 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -12.368 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -12.368 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -12.200 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -12.200 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -12.052 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -12.051 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -11.848 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -11.848 | 
     | u_ALU/ALU_Out_reg[13]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.587 |  -11.848 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_ALU/ALU_Out_reg[4]/CK 
Endpoint:   u_ALU/ALU_Out_reg[4]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.400
+ Phase Shift                  20.000
= Required Time                20.187
- Arrival Time                  7.645
= Slack Time                   12.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |   12.542 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |   12.542 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |   12.579 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |   12.579 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.067 |   12.608 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |   12.608 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.168 |   0.235 |   12.777 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.235 |   12.777 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.148 |   0.383 |   12.924 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.384 |   12.925 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.181 |   0.565 |   13.107 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.002 |   0.567 |   13.109 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 1.018 |   1.585 |   14.127 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.587 |   14.128 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.576 |   2.163 |   14.704 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.164 |   14.706 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.274 |   2.439 |   14.980 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.439 |   14.980 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.254 |   2.693 |   15.234 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.693 |   15.234 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.263 |   2.955 |   15.497 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.955 |   15.497 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.491 |   3.446 |   15.988 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.446 |   15.988 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.750 |   16.291 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.750 |   16.291 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.279 |   4.029 |   16.570 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   4.029 |   16.570 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.471 |   4.499 |   17.041 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.499 |   17.041 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.326 |   4.825 |   17.366 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.825 |   17.366 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.292 |   5.117 |   17.658 | 
     | u_ALU/div_67/U52/S0                      |  v   | u_ALU/N130                       | CLKMX2X2M  | 0.000 |   5.117 |   17.659 | 
     | u_ALU/div_67/U52/Y                       |  v   | u_ALU/div_67/u_div/PartRem[5][1] | CLKMX2X2M  | 0.257 |   5.374 |   17.915 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/A  |  v   | u_ALU/div_67/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.374 |   17.915 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.466 |   5.839 |   18.381 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.839 |   18.381 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.344 |   6.184 |   18.725 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.184 |   18.725 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | ADDFX2M    | 0.317 |   6.501 |   19.043 | 
     | u_ALU/div_67/U67/A                       |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.501 |   19.043 | 
     | u_ALU/div_67/U67/Y                       |  v   | u_ALU/N129                       | AND2X1M    | 0.318 |   6.819 |   19.360 | 
     | u_ALU/U84/C0                             |  v   | u_ALU/N129                       | AOI222X1M  | 0.000 |   6.819 |   19.360 | 
     | u_ALU/U84/Y                              |  ^   | u_ALU/n83                        | AOI222X1M  | 0.619 |   7.438 |   19.980 | 
     | u_ALU/U81/A1                             |  ^   | u_ALU/n83                        | AOI31X2M   | 0.000 |   7.438 |   19.980 | 
     | u_ALU/U81/Y                              |  v   | u_ALU/ALU_Out_Comb[4]            | AOI31X2M   | 0.207 |   7.645 |   20.187 | 
     | u_ALU/ALU_Out_reg[4]/D                   |  v   | u_ALU/ALU_Out_Comb[4]            | SDFFRQX2M  | 0.000 |   7.645 |   20.187 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -12.542 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -12.541 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -12.504 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -12.504 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -12.475 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -12.475 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -12.307 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -12.306 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -12.159 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -12.158 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -11.955 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -11.954 | 
     | u_ALU/ALU_Out_reg[4]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.000 |   0.587 |  -11.954 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_ALU/ALU_Out_reg[12]/CK 
Endpoint:   u_ALU/ALU_Out_reg[12]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.588
- Setup                         0.373
+ Phase Shift                  20.000
= Required Time                20.214
- Arrival Time                  7.424
= Slack Time                   12.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   12.790 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   12.791 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   12.827 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   12.827 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.067 |   12.856 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   12.857 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.168 |   0.235 |   13.025 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.235 |   13.025 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.148 |   0.383 |   13.173 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.384 |   13.173 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.181 |   0.565 |   13.355 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.002 |   0.567 |   13.357 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 1.018 |   1.585 |   14.375 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.587 |   14.377 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.576 |   2.163 |   14.952 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.165 |   14.954 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.306 |   2.470 |   15.260 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.470 |   15.260 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.178 |   2.648 |   15.437 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.648 |   15.437 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.554 |   3.201 |   15.991 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.201 |   15.991 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.763 |   16.553 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.763 |   16.553 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.561 |   4.324 |   17.114 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.324 |   17.114 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.570 |   4.894 |   17.684 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.894 |   17.684 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.469 |   18.259 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.469 |   18.259 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.580 |   6.050 |   18.839 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   6.050 |   18.839 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.178 |   6.228 |   19.017 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.228 |   19.017 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.085 |   6.313 |   19.102 | 
     | u_ALU/mult_63/FS_1/U23/A0         |  v   | u_ALU/mult_63/FS_1/n8           | OA21X1M    | 0.000 |   6.313 |   19.102 | 
     | u_ALU/mult_63/FS_1/U23/Y          |  v   | u_ALU/mult_63/FS_1/n3           | OA21X1M    | 0.406 |   6.719 |   19.509 | 
     | u_ALU/mult_63/FS_1/U20/A0N        |  v   | u_ALU/mult_63/FS_1/n3           | AOI2BB1X1M | 0.000 |   6.719 |   19.509 | 
     | u_ALU/mult_63/FS_1/U20/Y          |  v   | u_ALU/mult_63/FS_1/n18          | AOI2BB1X1M | 0.287 |   7.006 |   19.796 | 
     | u_ALU/mult_63/FS_1/U19/B          |  v   | u_ALU/mult_63/FS_1/n18          | CLKXOR2X2M | 0.000 |   7.006 |   19.796 | 
     | u_ALU/mult_63/FS_1/U19/Y          |  v   | u_ALU/N121                      | CLKXOR2X2M | 0.238 |   7.244 |   20.034 | 
     | u_ALU/U39/A0N                     |  v   | u_ALU/N121                      | OAI2BB1X2M | 0.000 |   7.244 |   20.034 | 
     | u_ALU/U39/Y                       |  v   | u_ALU/ALU_Out_Comb[12]          | OAI2BB1X2M | 0.180 |   7.424 |   20.214 | 
     | u_ALU/ALU_Out_reg[12]/D           |  v   | u_ALU/ALU_Out_Comb[12]          | SDFFRQX2M  | 0.000 |   7.424 |   20.214 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -12.790 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -12.789 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -12.753 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -12.752 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -12.723 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -12.723 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -12.555 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -12.555 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -12.407 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -12.406 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -12.203 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.588 |  -12.202 | 
     | u_ALU/ALU_Out_reg[12]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.588 |  -12.202 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_ALU/ALU_Out_reg[11]/CK 
Endpoint:   u_ALU/ALU_Out_reg[11]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.373
+ Phase Shift                  20.000
= Required Time                20.215
- Arrival Time                  7.060
= Slack Time                   13.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   13.154 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   13.155 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   13.191 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   13.192 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.067 |   13.221 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   13.221 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.168 |   0.235 |   13.389 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.235 |   13.390 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.148 |   0.383 |   13.537 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.384 |   13.538 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.181 |   0.565 |   13.719 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.002 |   0.567 |   13.722 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 1.018 |   1.585 |   14.739 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.587 |   14.741 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.576 |   2.163 |   15.317 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.165 |   15.319 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.306 |   2.470 |   15.624 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.470 |   15.624 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.178 |   2.648 |   15.802 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.648 |   15.802 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.554 |   3.201 |   16.356 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.201 |   16.356 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.763 |   16.918 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.763 |   16.918 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.561 |   4.324 |   17.478 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.324 |   17.478 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.570 |   4.894 |   18.048 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.894 |   18.048 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.469 |   18.624 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.469 |   18.624 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.580 |   6.050 |   19.204 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   6.050 |   19.204 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.178 |   6.228 |   19.382 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.228 |   19.382 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.085 |   6.313 |   19.467 | 
     | u_ALU/mult_63/FS_1/U23/A0         |  v   | u_ALU/mult_63/FS_1/n8           | OA21X1M    | 0.000 |   6.313 |   19.467 | 
     | u_ALU/mult_63/FS_1/U23/Y          |  v   | u_ALU/mult_63/FS_1/n3           | OA21X1M    | 0.406 |   6.719 |   19.873 | 
     | u_ALU/mult_63/FS_1/U7/A           |  v   | u_ALU/mult_63/FS_1/n3           | XNOR2X1M   | 0.000 |   6.719 |   19.873 | 
     | u_ALU/mult_63/FS_1/U7/Y           |  v   | u_ALU/N120                      | XNOR2X1M   | 0.158 |   6.876 |   20.031 | 
     | u_ALU/U38/A0N                     |  v   | u_ALU/N120                      | OAI2BB1X2M | 0.000 |   6.876 |   20.031 | 
     | u_ALU/U38/Y                       |  v   | u_ALU/ALU_Out_Comb[11]          | OAI2BB1X2M | 0.184 |   7.060 |   20.215 | 
     | u_ALU/ALU_Out_reg[11]/D           |  v   | u_ALU/ALU_Out_Comb[11]          | SDFFRQX2M  | 0.000 |   7.060 |   20.215 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -13.154 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -13.154 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -13.117 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -13.117 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -13.088 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -13.087 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -12.919 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -12.919 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -12.771 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -12.771 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -12.568 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -12.567 | 
     | u_ALU/ALU_Out_reg[11]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.587 |  -12.567 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_ALU/ALU_Out_reg[10]/CK 
Endpoint:   u_ALU/ALU_Out_reg[10]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.373
+ Phase Shift                  20.000
= Required Time                20.214
- Arrival Time                  6.724
= Slack Time                   13.490
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   13.490 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   13.491 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   13.528 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   13.528 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.067 |   13.557 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   13.557 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.168 |   0.235 |   13.725 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.235 |   13.726 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.148 |   0.383 |   13.873 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.384 |   13.874 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.181 |   0.565 |   14.055 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.002 |   0.567 |   14.058 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 1.018 |   1.585 |   15.075 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.587 |   15.077 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.576 |   2.163 |   15.653 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.165 |   15.655 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.306 |   2.470 |   15.960 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.470 |   15.960 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.178 |   2.648 |   16.138 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.648 |   16.138 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.554 |   3.201 |   16.692 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.201 |   16.692 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.763 |   17.254 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.763 |   17.254 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.561 |   4.324 |   17.814 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.324 |   17.814 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.570 |   4.894 |   18.384 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.894 |   18.384 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.469 |   18.960 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.469 |   18.960 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.580 |   6.050 |   19.540 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   6.050 |   19.540 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.178 |   6.228 |   19.718 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.228 |   19.718 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.085 |   6.313 |   19.803 | 
     | u_ALU/mult_63/FS_1/U9/B           |  v   | u_ALU/mult_63/FS_1/n8           | CLKXOR2X2M | 0.000 |   6.313 |   19.803 | 
     | u_ALU/mult_63/FS_1/U9/Y           |  v   | u_ALU/N119                      | CLKXOR2X2M | 0.231 |   6.544 |   20.034 | 
     | u_ALU/U37/A0N                     |  v   | u_ALU/N119                      | OAI2BB1X2M | 0.000 |   6.544 |   20.034 | 
     | u_ALU/U37/Y                       |  v   | u_ALU/ALU_Out_Comb[10]          | OAI2BB1X2M | 0.180 |   6.724 |   20.214 | 
     | u_ALU/ALU_Out_reg[10]/D           |  v   | u_ALU/ALU_Out_Comb[10]          | SDFFRQX2M  | 0.000 |   6.724 |   20.214 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -13.490 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -13.490 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -13.453 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -13.453 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -13.424 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -13.424 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -13.255 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -13.255 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -13.108 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -13.107 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -12.904 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -12.903 | 
     | u_ALU/ALU_Out_reg[10]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.587 |  -12.903 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_ALU/ALU_Out_reg[9]/CK 
Endpoint:   u_ALU/ALU_Out_reg[9]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.374
+ Phase Shift                  20.000
= Required Time                20.214
- Arrival Time                  6.637
= Slack Time                   13.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   13.577 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   13.577 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   13.614 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   13.614 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.067 |   13.643 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   13.643 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.168 |   0.235 |   13.812 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.235 |   13.812 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.148 |   0.383 |   13.959 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.384 |   13.960 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.181 |   0.565 |   14.142 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.002 |   0.567 |   14.144 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 1.018 |   1.585 |   15.162 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.587 |   15.163 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.576 |   2.163 |   15.739 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.165 |   15.741 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.306 |   2.470 |   16.047 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.470 |   16.047 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.178 |   2.648 |   16.224 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.648 |   16.224 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.554 |   3.201 |   16.778 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.201 |   16.778 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.763 |   17.340 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.763 |   17.340 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.561 |   4.324 |   17.901 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.324 |   17.901 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.570 |   4.894 |   18.471 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.894 |   18.471 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.469 |   19.046 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.469 |   19.046 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.580 |   6.050 |   19.626 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   6.050 |   19.626 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.178 |   6.228 |   19.804 | 
     | u_ALU/mult_63/FS_1/U5/A           |  ^   | u_ALU/mult_63/n11               | INVX2M     | 0.000 |   6.228 |   19.804 | 
     | u_ALU/mult_63/FS_1/U5/Y           |  v   | u_ALU/mult_63/FS_1/n2           | INVX2M     | 0.058 |   6.286 |   19.862 | 
     | u_ALU/mult_63/FS_1/U4/B           |  v   | u_ALU/mult_63/FS_1/n2           | XNOR2X2M   | 0.000 |   6.286 |   19.862 | 
     | u_ALU/mult_63/FS_1/U4/Y           |  v   | u_ALU/N118                      | XNOR2X2M   | 0.164 |   6.449 |   20.026 | 
     | u_ALU/U36/A0N                     |  v   | u_ALU/N118                      | OAI2BB1X2M | 0.000 |   6.449 |   20.026 | 
     | u_ALU/U36/Y                       |  v   | u_ALU/ALU_Out_Comb[9]           | OAI2BB1X2M | 0.188 |   6.637 |   20.214 | 
     | u_ALU/ALU_Out_reg[9]/D            |  v   | u_ALU/ALU_Out_Comb[9]           | SDFFRQX2M  | 0.000 |   6.637 |   20.214 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -13.577 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -13.576 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -13.539 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -13.539 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -13.510 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -13.510 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -13.342 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -13.341 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -13.194 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -13.193 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -12.990 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -12.989 | 
     | u_ALU/ALU_Out_reg[9]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.587 |  -12.989 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_ALU/ALU_Out_reg[7]/CK 
Endpoint:   u_ALU/ALU_Out_reg[7]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.394
+ Phase Shift                  20.000
= Required Time                20.194
- Arrival Time                  6.500
= Slack Time                   13.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   13.694 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   13.695 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   13.731 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   13.732 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.067 |   13.761 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   13.761 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.168 |   0.235 |   13.929 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.235 |   13.929 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.148 |   0.383 |   14.077 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.384 |   14.078 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.181 |   0.565 |   14.259 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.002 |   0.567 |   14.261 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 1.018 |   1.585 |   15.279 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.587 |   15.281 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.576 |   2.163 |   15.857 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.165 |   15.859 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.306 |   2.470 |   16.164 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.470 |   16.164 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.178 |   2.648 |   16.342 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.648 |   16.342 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.554 |   3.201 |   16.896 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.201 |   16.896 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.763 |   17.457 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.763 |   17.457 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.561 |   4.324 |   18.018 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.324 |   18.018 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.570 |   4.894 |   18.588 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.894 |   18.588 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.469 |   19.163 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.469 |   19.163 | 
     | u_ALU/mult_63/S4_0/S              |  v   | u_ALU/N116                      | ADDFX2M    | 0.579 |   6.048 |   19.742 | 
     | u_ALU/U94/B0                      |  v   | u_ALU/N116                      | AOI22X1M   | 0.000 |   6.048 |   19.742 | 
     | u_ALU/U94/Y                       |  ^   | u_ALU/n57                       | AOI22X1M   | 0.284 |   6.332 |   20.026 | 
     | u_ALU/U93/A1                      |  ^   | u_ALU/n57                       | AOI31X2M   | 0.000 |   6.332 |   20.026 | 
     | u_ALU/U93/Y                       |  v   | u_ALU/ALU_Out_Comb[7]           | AOI31X2M   | 0.167 |   6.500 |   20.194 | 
     | u_ALU/ALU_Out_reg[7]/D            |  v   | u_ALU/ALU_Out_Comb[7]           | SDFFRQX2M  | 0.000 |   6.500 |   20.194 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -13.694 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -13.693 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -13.657 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -13.656 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -13.628 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -13.627 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -13.459 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -13.459 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -13.311 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -13.310 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -13.107 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -13.107 | 
     | u_ALU/ALU_Out_reg[7]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.587 |  -13.107 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_ALU/ALU_Out_reg[8]/CK 
Endpoint:   u_ALU/ALU_Out_reg[8]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.385
+ Phase Shift                  20.000
= Required Time                20.202
- Arrival Time                  6.504
= Slack Time                   13.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   13.698 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   13.699 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   13.735 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   13.736 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.067 |   13.765 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   13.765 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.168 |   0.235 |   13.933 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.235 |   13.933 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.148 |   0.383 |   14.081 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.384 |   14.082 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.181 |   0.565 |   14.263 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.002 |   0.567 |   14.265 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 1.018 |   1.585 |   15.283 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.587 |   15.285 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.576 |   2.163 |   15.861 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.165 |   15.863 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.306 |   2.470 |   16.168 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.470 |   16.168 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.178 |   2.648 |   16.346 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.648 |   16.346 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.554 |   3.201 |   16.900 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.201 |   16.900 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.763 |   17.461 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.763 |   17.461 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.561 |   4.324 |   18.022 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.324 |   18.022 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.570 |   4.894 |   18.592 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.894 |   18.592 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.469 |   19.167 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.469 |   19.167 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.580 |   6.050 |   19.748 | 
     | u_ALU/mult_63/U30/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | XNOR2X2M   | 0.000 |   6.050 |   19.748 | 
     | u_ALU/mult_63/U30/Y               |  v   | u_ALU/N117                      | XNOR2X2M   | 0.067 |   6.117 |   19.815 | 
     | u_ALU/U101/B0                     |  v   | u_ALU/N117                      | AOI22X1M   | 0.000 |   6.117 |   19.815 | 
     | u_ALU/U101/Y                      |  ^   | u_ALU/n52                       | AOI22X1M   | 0.263 |   6.380 |   20.078 | 
     | u_ALU/U99/A1                      |  ^   | u_ALU/n52                       | AOI21X2M   | 0.000 |   6.380 |   20.078 | 
     | u_ALU/U99/Y                       |  v   | u_ALU/ALU_Out_Comb[8]           | AOI21X2M   | 0.124 |   6.504 |   20.202 | 
     | u_ALU/ALU_Out_reg[8]/D            |  v   | u_ALU/ALU_Out_Comb[8]           | SDFFRQX2M  | 0.000 |   6.504 |   20.202 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -13.698 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -13.697 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -13.661 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -13.660 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -13.632 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -13.631 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -13.463 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -13.463 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -13.315 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -13.314 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -13.111 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -13.111 | 
     | u_ALU/ALU_Out_reg[8]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.587 |  -13.111 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_ALU/ALU_Out_reg[6]/CK 
Endpoint:   u_ALU/ALU_Out_reg[6]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.397
+ Phase Shift                  20.000
= Required Time                20.191
- Arrival Time                  6.116
= Slack Time                   14.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   14.074 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   14.075 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   14.111 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   14.112 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.067 |   14.141 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   14.141 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.168 |   0.235 |   14.309 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.235 |   14.309 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.148 |   0.383 |   14.457 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.384 |   14.458 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.181 |   0.565 |   14.639 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.002 |   0.567 |   14.641 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 1.018 |   1.585 |   15.659 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.587 |   15.661 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.576 |   2.163 |   16.237 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.165 |   16.239 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.306 |   2.470 |   16.544 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.470 |   16.544 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.178 |   2.648 |   16.722 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.648 |   16.722 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.554 |   3.201 |   17.276 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.201 |   17.276 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.763 |   17.838 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.763 |   17.838 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.561 |   4.324 |   18.398 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.324 |   18.398 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.570 |   4.894 |   18.968 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.894 |   18.968 | 
     | u_ALU/mult_63/S1_6_0/S            |  v   | u_ALU/N115                      | ADDFX2M    | 0.600 |   5.494 |   19.568 | 
     | u_ALU/U92/A0                      |  v   | u_ALU/N115                      | AOI222X1M  | 0.000 |   5.494 |   19.568 | 
     | u_ALU/U92/Y                       |  ^   | u_ALU/n70                       | AOI222X1M  | 0.432 |   5.926 |   20.000 | 
     | u_ALU/U89/A1                      |  ^   | u_ALU/n70                       | AOI31X2M   | 0.000 |   5.926 |   20.000 | 
     | u_ALU/U89/Y                       |  v   | u_ALU/ALU_Out_Comb[6]           | AOI31X2M   | 0.190 |   6.116 |   20.191 | 
     | u_ALU/ALU_Out_reg[6]/D            |  v   | u_ALU/ALU_Out_Comb[6]           | SDFFRQX2M  | 0.000 |   6.116 |   20.191 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -14.074 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -14.073 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -14.037 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -14.037 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -14.008 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -14.007 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -13.839 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -13.839 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -13.691 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -13.691 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -13.487 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -13.487 | 
     | u_ALU/ALU_Out_reg[6]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.587 |  -13.487 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_ALU/ALU_Out_reg[5]/CK 
Endpoint:   u_ALU/ALU_Out_reg[5]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.587
- Setup                         0.400
+ Phase Shift                  20.000
= Required Time                20.187
- Arrival Time                  5.912
= Slack Time                   14.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |   14.275 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |   14.276 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |   14.312 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |   14.313 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.067 |   14.342 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |   14.342 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.168 |   0.235 |   14.510 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.235 |   14.510 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.148 |   0.383 |   14.658 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.384 |   14.659 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.181 |   0.565 |   14.840 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.002 |   0.567 |   14.842 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 1.018 |   1.585 |   15.860 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.587 |   15.862 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.576 |   2.163 |   16.438 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.164 |   16.439 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.274 |   2.439 |   16.714 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.439 |   16.714 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.254 |   2.693 |   16.968 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.693 |   16.968 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.263 |   2.955 |   17.230 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.955 |   17.230 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.491 |   3.446 |   17.721 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.446 |   17.721 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.750 |   18.025 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.750 |   18.025 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.279 |   4.028 |   18.304 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   4.028 |   18.304 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.471 |   4.499 |   18.774 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.499 |   18.774 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.326 |   4.825 |   19.100 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.825 |   19.100 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.292 |   5.117 |   19.392 | 
     | u_ALU/U88/C0                             |  v   | u_ALU/N130                       | AOI222X1M  | 0.000 |   5.117 |   19.392 | 
     | u_ALU/U88/Y                              |  ^   | u_ALU/n77                        | AOI222X1M  | 0.588 |   5.705 |   19.980 | 
     | u_ALU/U85/A1                             |  ^   | u_ALU/n77                        | AOI31X2M   | 0.000 |   5.705 |   19.980 | 
     | u_ALU/U85/Y                              |  v   | u_ALU/ALU_Out_Comb[5]            | AOI31X2M   | 0.207 |   5.912 |   20.187 | 
     | u_ALU/ALU_Out_reg[5]/D                   |  v   | u_ALU/ALU_Out_Comb[5]            | SDFFRQX2M  | 0.000 |   5.912 |   20.187 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -14.275 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -14.274 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -14.238 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -14.237 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.067 |  -14.208 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |  -14.208 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.168 |   0.235 |  -14.040 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.235 |  -14.040 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.148 |   0.383 |  -13.892 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.384 |  -13.891 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.203 |   0.587 |  -13.688 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.587 |  -13.688 | 
     | u_ALU/ALU_Out_reg[5]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.000 |   0.587 |  -13.688 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_REG_File/Memory_reg[14][3]/CK 
Endpoint:   u_REG_File/Memory_reg[14][3]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.957
- Arrival Time                  4.023
= Slack Time                   15.934
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.934 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.935 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   15.971 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   15.972 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.001 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.001 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.169 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.169 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.317 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.317 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.499 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.502 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.164 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.164 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.550 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.617 |   17.550 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.705 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.705 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.871 |   17.804 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.871 |   17.804 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.075 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.075 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.796 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.800 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.036 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.036 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.258 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.258 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.316 |   3.640 |   19.574 | 
     | u_REG_File/U397/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.641 |   19.575 | 
     | u_REG_File/U397/Y               |  v   | u_REG_File/n177    | OAI2BB2X1M | 0.381 |   4.023 |   19.956 | 
     | u_REG_File/Memory_reg[14][3]/D  |  v   | u_REG_File/n177    | SDFFRQX1M  | 0.000 |   4.023 |   19.957 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.934 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.933 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.897 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.896 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.867 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.867 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.699 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.699 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.551 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.550 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.365 | 
     | u_REG_File/Memory_reg[14][3]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.364 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_REG_File/Memory_reg[10][5]/CK 
Endpoint:   u_REG_File/Memory_reg[10][5]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.964
- Arrival Time                  4.017
= Slack Time                   15.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.947 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.948 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   15.984 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   15.985 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.014 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.014 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.182 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.183 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.330 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.331 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.512 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.515 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.177 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.178 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.564 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.564 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.718 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.718 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.818 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.818 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.089 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.089 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.810 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.813 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.049 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.049 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.271 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.271 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.329 |   3.653 |   19.600 | 
     | u_REG_File/U359/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.001 |   3.653 |   19.601 | 
     | u_REG_File/U359/Y               |  v   | u_REG_File/n211    | OAI2BB2X1M | 0.364 |   4.017 |   19.964 | 
     | u_REG_File/Memory_reg[10][5]/D  |  v   | u_REG_File/n211    | SDFFRQX1M  | 0.000 |   4.017 |   19.964 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.947 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.947 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.910 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.910 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.881 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.880 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.712 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.712 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.564 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.564 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.378 | 
     | u_REG_File/Memory_reg[10][5]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.571 |  -15.377 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_REG_File/Memory_reg[10][0]/CK 
Endpoint:   u_REG_File/Memory_reg[10][0]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.966
- Arrival Time                  4.018
= Slack Time                   15.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.948 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.948 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   15.985 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   15.985 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.014 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.014 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.183 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.183 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.330 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.331 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.513 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.516 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.177 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.178 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.564 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.617 |   17.564 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.718 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.718 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.871 |   17.818 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.871 |   17.818 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.089 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.089 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.810 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.813 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.049 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.049 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.271 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.271 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.329 |   3.653 |   19.600 | 
     | u_REG_File/U354/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.000 |   3.653 |   19.601 | 
     | u_REG_File/U354/Y               |  v   | u_REG_File/n206    | OAI2BB2X1M | 0.365 |   4.018 |   19.966 | 
     | u_REG_File/Memory_reg[10][0]/D  |  v   | u_REG_File/n206    | SDFFRQX1M  | 0.000 |   4.018 |   19.966 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.948 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.947 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.910 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.910 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.881 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.881 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.713 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.712 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.565 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.564 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.378 | 
     | u_REG_File/Memory_reg[10][0]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.378 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_REG_File/Memory_reg[10][6]/CK 
Endpoint:   u_REG_File/Memory_reg[10][6]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.967
- Arrival Time                  4.008
= Slack Time                   15.959
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.959 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.960 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   15.996 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   15.997 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.026 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.026 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.194 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.194 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.342 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.343 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.524 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.527 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.189 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.190 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.575 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.576 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.730 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.730 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.830 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.830 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.101 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.101 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.821 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.825 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.061 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.061 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.283 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.283 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.329 |   3.653 |   19.612 | 
     | u_REG_File/U360/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.001 |   3.653 |   19.613 | 
     | u_REG_File/U360/Y               |  v   | u_REG_File/n212    | OAI2BB2X1M | 0.354 |   4.008 |   19.967 | 
     | u_REG_File/Memory_reg[10][6]/D  |  v   | u_REG_File/n212    | SDFFRQX1M  | 0.000 |   4.008 |   19.967 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.959 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.958 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.922 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.922 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.893 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.892 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.724 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.724 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.576 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.576 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.390 | 
     | u_REG_File/Memory_reg[10][6]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.571 |  -15.389 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_REG_File/Memory_reg[15][3]/CK 
Endpoint:   u_REG_File/Memory_reg[15][3]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.955
- Arrival Time                  3.994
= Slack Time                   15.962
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.962 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.962 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   15.999 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   15.999 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.028 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.028 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.197 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.197 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.344 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.345 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.527 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.530 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.191 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.192 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.578 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.617 |   17.578 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.732 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.732 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.871 |   17.832 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.871 |   17.832 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.103 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.103 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.824 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.827 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.063 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.063 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.278 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.278 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.316 |   3.632 |   19.593 | 
     | u_REG_File/U341/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.633 |   19.594 | 
     | u_REG_File/U341/Y               |  v   | u_REG_File/n169    | OAI2BB2X1M | 0.361 |   3.994 |   19.955 | 
     | u_REG_File/Memory_reg[15][3]/D  |  v   | u_REG_File/n169    | SDFFRQX1M  | 0.000 |   3.994 |   19.955 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.962 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.961 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.924 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.924 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.895 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.895 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.727 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.726 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.579 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.578 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.396 | 
     | u_REG_File/Memory_reg[15][3]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.568 |  -15.394 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_REG_File/Memory_reg[10][3]/CK 
Endpoint:   u_REG_File/Memory_reg[10][3]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.967
- Arrival Time                  4.004
= Slack Time                   15.962
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.962 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.963 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   15.999 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.000 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.029 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.029 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.197 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.198 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.345 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.346 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.527 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.530 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.192 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.193 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.579 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.579 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.733 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.733 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.833 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.833 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.104 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.104 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.825 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.828 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.064 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.064 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.286 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.286 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.329 |   3.653 |   19.615 | 
     | u_REG_File/U357/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.000 |   3.653 |   19.615 | 
     | u_REG_File/U357/Y               |  v   | u_REG_File/n209    | OAI2BB2X1M | 0.351 |   4.004 |   19.967 | 
     | u_REG_File/Memory_reg[10][3]/D  |  v   | u_REG_File/n209    | SDFFRQX1M  | 0.000 |   4.004 |   19.967 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.962 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.962 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.925 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.925 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.896 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.895 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.727 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.727 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.579 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.579 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.393 | 
     | u_REG_File/Memory_reg[10][3]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.392 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_REG_File/Memory_reg[10][1]/CK 
Endpoint:   u_REG_File/Memory_reg[10][1]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.970
- Arrival Time                  4.004
= Slack Time                   15.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.966 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.966 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.003 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.003 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.032 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.032 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.201 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.201 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.348 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.349 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.531 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.534 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.195 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.196 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.582 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.582 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.736 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.736 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.836 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.836 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.107 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.107 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.828 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.831 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.067 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.067 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.289 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.289 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.329 |   3.653 |   19.618 | 
     | u_REG_File/U355/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.000 |   3.653 |   19.619 | 
     | u_REG_File/U355/Y               |  v   | u_REG_File/n207    | OAI2BB2X1M | 0.351 |   4.004 |   19.970 | 
     | u_REG_File/Memory_reg[10][1]/D  |  v   | u_REG_File/n207    | SDFFRQX1M  | 0.000 |   4.004 |   19.970 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.966 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.965 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.928 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.928 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.899 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.899 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.731 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.730 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.583 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.582 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.396 | 
     | u_REG_File/Memory_reg[10][1]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.000 |   0.570 |  -15.396 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_REG_File/Memory_reg[10][7]/CK 
Endpoint:   u_REG_File/Memory_reg[10][7]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.970
- Arrival Time                  4.003
= Slack Time                   15.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.967 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.968 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.004 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.005 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.034 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.034 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.202 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.203 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.350 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.351 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.532 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.535 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.197 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.198 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.584 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.584 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.738 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.738 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.838 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.838 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.109 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.109 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.830 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.833 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.069 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.069 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.291 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.291 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.329 |   3.653 |   19.620 | 
     | u_REG_File/U361/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.001 |   3.653 |   19.621 | 
     | u_REG_File/U361/Y               |  v   | u_REG_File/n213    | OAI2BB2X1M | 0.350 |   4.003 |   19.970 | 
     | u_REG_File/Memory_reg[10][7]/D  |  v   | u_REG_File/n213    | SDFFRQX1M  | 0.000 |   4.003 |   19.970 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.967 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.967 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.930 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.930 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.901 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.900 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.732 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.732 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.584 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.584 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.398 | 
     | u_REG_File/Memory_reg[10][7]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.397 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_REG_File/Memory_reg[14][6]/CK 
Endpoint:   u_REG_File/Memory_reg[14][6]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.962
- Arrival Time                  3.993
= Slack Time                   15.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.969 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.970 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.006 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.007 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.036 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.036 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.204 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.205 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.352 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.353 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.534 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.537 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.199 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.200 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.586 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.586 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.740 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.740 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.840 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.840 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.111 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.111 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.832 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.835 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.071 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.071 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.293 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.293 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.316 |   3.640 |   19.609 | 
     | u_REG_File/U400/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.641 |   19.610 | 
     | u_REG_File/U400/Y               |  v   | u_REG_File/n180    | OAI2BB2X1M | 0.352 |   3.993 |   19.962 | 
     | u_REG_File/Memory_reg[14][6]/D  |  v   | u_REG_File/n180    | SDFFRQX1M  | 0.000 |   3.993 |   19.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.969 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.969 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.932 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.932 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.903 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.902 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.734 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.734 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.586 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.586 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.403 | 
     | u_REG_File/Memory_reg[14][6]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.568 |  -15.401 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_REG_File/Memory_reg[14][1]/CK 
Endpoint:   u_REG_File/Memory_reg[14][1]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.567
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.964
- Arrival Time                  3.995
= Slack Time                   15.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.969 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.970 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.006 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.007 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.036 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.036 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.204 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.205 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.352 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.353 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.534 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.537 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.199 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.200 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.586 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.586 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.740 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.740 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.840 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.840 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.111 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.111 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.832 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.835 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.071 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.071 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.293 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.293 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.316 |   3.640 |   19.609 | 
     | u_REG_File/U395/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.641 |   19.610 | 
     | u_REG_File/U395/Y               |  v   | u_REG_File/n175    | OAI2BB2X1M | 0.354 |   3.995 |   19.964 | 
     | u_REG_File/Memory_reg[14][1]/D  |  v   | u_REG_File/n175    | SDFFRQX1M  | 0.000 |   3.995 |   19.964 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.969 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.969 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.932 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.932 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.903 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.902 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.734 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.734 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.586 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.586 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.403 | 
     | u_REG_File/Memory_reg[14][1]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.567 |  -15.403 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_REG_File/Memory_reg[10][4]/CK 
Endpoint:   u_REG_File/Memory_reg[10][4]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.968
- Arrival Time                  3.997
= Slack Time                   15.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.972 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.973 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.009 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.010 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.038 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.039 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.207 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.207 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.355 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.355 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.537 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.540 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.202 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.202 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.588 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.588 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.743 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.743 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.842 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.842 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.113 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.113 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.834 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.837 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.073 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.073 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.295 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.296 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.329 |   3.653 |   19.624 | 
     | u_REG_File/U358/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.000 |   3.653 |   19.625 | 
     | u_REG_File/U358/Y               |  v   | u_REG_File/n210    | OAI2BB2X1M | 0.344 |   3.997 |   19.968 | 
     | u_REG_File/Memory_reg[10][4]/D  |  v   | u_REG_File/n210    | SDFFRQX1M  | 0.000 |   3.997 |   19.968 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.972 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.971 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.935 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.934 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.905 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.905 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.737 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.737 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.589 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.588 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.403 | 
     | u_REG_File/Memory_reg[10][4]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.402 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_REG_File/Memory_reg[10][2]/CK 
Endpoint:   u_REG_File/Memory_reg[10][2]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.971
- Arrival Time                  3.997
= Slack Time                   15.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.974 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.975 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.011 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.012 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.041 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.041 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.209 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.209 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.357 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.358 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.539 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.542 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.204 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.205 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.590 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.591 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.745 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.745 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.845 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.845 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.115 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.115 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.836 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.840 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.076 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.076 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.298 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.298 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.329 |   3.653 |   19.627 | 
     | u_REG_File/U356/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.000 |   3.653 |   19.627 | 
     | u_REG_File/U356/Y               |  v   | u_REG_File/n208    | OAI2BB2X1M | 0.344 |   3.997 |   19.971 | 
     | u_REG_File/Memory_reg[10][2]/D  |  v   | u_REG_File/n208    | SDFFRQX1M  | 0.000 |   3.997 |   19.971 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.974 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.973 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.937 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.936 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.907 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.907 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.739 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.739 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.591 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.590 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.405 | 
     | u_REG_File/Memory_reg[10][2]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.404 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_REG_File/Memory_reg[8][4]/CK 
Endpoint:   u_REG_File/Memory_reg[8][4]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.964
- Arrival Time                  3.989
= Slack Time                   15.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.975 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.976 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.012 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.013 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.042 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.042 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.210 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.210 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.358 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.359 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.540 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.543 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.205 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.206 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.591 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.592 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.746 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.746 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.846 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.846 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.117 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.117 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.837 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.841 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.077 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.077 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.299 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.299 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.312 |   3.636 |   19.611 | 
     | u_REG_File/U374/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.637 |   19.612 | 
     | u_REG_File/U374/Y               |  v   | u_REG_File/n226    | OAI2BB2X1M | 0.352 |   3.989 |   19.964 | 
     | u_REG_File/Memory_reg[8][4]/D   |  v   | u_REG_File/n226    | SDFFRQX1M  | 0.000 |   3.989 |   19.964 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -15.975 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.974 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.938 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.937 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.909 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.908 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.740 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.740 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.592 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.591 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.406 | 
     | u_REG_File/Memory_reg[8][4]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.405 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_REG_File/Memory_reg[8][5]/CK 
Endpoint:   u_REG_File/Memory_reg[8][5]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.965
- Arrival Time                  3.989
= Slack Time                   15.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.977 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.978 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.014 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.014 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.043 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.044 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.212 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.212 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.360 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.360 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.542 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.545 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.206 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.207 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.593 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.593 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.748 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.748 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.847 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.847 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.118 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.118 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.839 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.842 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.078 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.078 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.300 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.300 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.312 |   3.636 |   19.613 | 
     | u_REG_File/U375/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.637 |   19.614 | 
     | u_REG_File/U375/Y               |  v   | u_REG_File/n227    | OAI2BB2X1M | 0.351 |   3.989 |   19.965 | 
     | u_REG_File/Memory_reg[8][5]/D   |  v   | u_REG_File/n227    | SDFFRQX1M  | 0.000 |   3.989 |   19.965 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -15.977 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.976 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.940 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.939 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.910 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.910 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.742 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.742 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.594 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.593 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.407 | 
     | u_REG_File/Memory_reg[8][5]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.407 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_REG_File/Memory_reg[14][4]/CK 
Endpoint:   u_REG_File/Memory_reg[14][4]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.966
- Arrival Time                  3.989
= Slack Time                   15.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.977 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.978 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.014 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.015 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.043 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.044 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.212 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.212 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.360 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.360 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.542 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.545 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.207 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.207 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.593 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.593 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.748 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.748 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.847 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.847 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.118 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.118 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.839 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.842 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.078 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.078 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.300 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.301 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.316 |   3.640 |   19.617 | 
     | u_REG_File/U398/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.641 |   19.618 | 
     | u_REG_File/U398/Y               |  v   | u_REG_File/n178    | OAI2BB2X1M | 0.348 |   3.989 |   19.966 | 
     | u_REG_File/Memory_reg[14][4]/D  |  v   | u_REG_File/n178    | SDFFRQX1M  | 0.000 |   3.989 |   19.966 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.977 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.976 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.940 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.939 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.910 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.910 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.742 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.742 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.594 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.593 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.408 | 
     | u_REG_File/Memory_reg[14][4]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.571 |  -15.406 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_REG_File/Memory_reg[8][6]/CK 
Endpoint:   u_REG_File/Memory_reg[8][6]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.967
- Arrival Time                  3.986
= Slack Time                   15.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.981 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.982 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.018 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.019 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.048 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.048 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.216 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.217 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.364 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.365 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.546 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.549 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.211 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.212 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.598 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.617 |   17.598 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.752 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.752 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.871 |   17.852 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.871 |   17.852 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.123 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.123 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.844 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.847 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.083 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.083 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.305 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.305 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.312 |   3.636 |   19.617 | 
     | u_REG_File/U376/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.637 |   19.619 | 
     | u_REG_File/U376/Y               |  v   | u_REG_File/n228    | OAI2BB2X1M | 0.348 |   3.986 |   19.967 | 
     | u_REG_File/Memory_reg[8][6]/D   |  v   | u_REG_File/n228    | SDFFRQX1M  | 0.000 |   3.986 |   19.967 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -15.981 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.981 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.944 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.944 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.915 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.914 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.746 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.746 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.598 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.598 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.412 | 
     | u_REG_File/Memory_reg[8][6]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.571 |  -15.411 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_REG_File/Memory_reg[15][7]/CK 
Endpoint:   u_REG_File/Memory_reg[15][7]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.567
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.963
- Arrival Time                  3.977
= Slack Time                   15.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.986 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.987 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.023 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.024 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.053 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.053 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.221 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.221 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.369 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.370 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.551 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.554 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.216 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.217 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.602 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.603 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.757 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.757 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.857 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.857 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.128 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.128 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.848 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.852 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.088 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.088 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.302 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.302 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.316 |   3.632 |   19.618 | 
     | u_REG_File/U345/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.633 |   19.619 | 
     | u_REG_File/U345/Y               |  v   | u_REG_File/n173    | OAI2BB2X1M | 0.344 |   3.977 |   19.963 | 
     | u_REG_File/Memory_reg[15][7]/D  |  v   | u_REG_File/n173    | SDFFRQX1M  | 0.000 |   3.977 |   19.963 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.986 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.985 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.949 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.948 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.920 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.919 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.751 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.751 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.603 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.603 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.420 | 
     | u_REG_File/Memory_reg[15][7]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.567 |  -15.419 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_REG_File/Memory_reg[15][5]/CK 
Endpoint:   u_REG_File/Memory_reg[15][5]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.962
- Arrival Time                  3.975
= Slack Time                   15.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.986 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.987 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.023 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.024 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.053 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.053 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.221 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.221 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.369 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.370 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.551 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.554 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.216 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.217 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.602 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.603 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.757 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.757 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.857 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.857 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.128 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.128 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.848 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.852 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.088 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.088 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.302 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.302 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.316 |   3.632 |   19.618 | 
     | u_REG_File/U343/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.633 |   19.619 | 
     | u_REG_File/U343/Y               |  v   | u_REG_File/n171    | OAI2BB2X1M | 0.342 |   3.975 |   19.962 | 
     | u_REG_File/Memory_reg[15][5]/D  |  v   | u_REG_File/n171    | SDFFRQX1M  | 0.000 |   3.975 |   19.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.986 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.985 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.949 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.949 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.920 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.919 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.751 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.751 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.603 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.603 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.420 | 
     | u_REG_File/Memory_reg[15][5]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.568 |  -15.418 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_REG_File/Memory_reg[15][0]/CK 
Endpoint:   u_REG_File/Memory_reg[15][0]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.567
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.963
- Arrival Time                  3.976
= Slack Time                   15.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.987 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.988 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.024 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.024 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.053 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.054 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.222 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.222 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.370 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.370 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.552 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.555 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.216 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.217 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.603 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.603 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.758 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.758 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.857 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.857 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.128 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.128 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.849 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.852 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.088 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.088 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.303 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.303 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.316 |   3.632 |   19.619 | 
     | u_REG_File/U338/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.632 |   19.619 | 
     | u_REG_File/U338/Y               |  v   | u_REG_File/n166    | OAI2BB2X1M | 0.343 |   3.976 |   19.963 | 
     | u_REG_File/Memory_reg[15][0]/D  |  v   | u_REG_File/n166    | SDFFRQX1M  | 0.000 |   3.976 |   19.963 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.987 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.986 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.950 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.949 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.920 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.920 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.752 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.752 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.604 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.603 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.421 | 
     | u_REG_File/Memory_reg[15][0]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.567 |  -15.420 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_REG_File/Memory_reg[14][5]/CK 
Endpoint:   u_REG_File/Memory_reg[14][5]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.969
- Arrival Time                  3.982
= Slack Time                   15.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.987 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.988 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.024 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.025 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.054 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.054 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.222 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.222 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.370 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.371 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.552 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.555 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.217 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.218 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.603 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.604 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.758 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.758 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.858 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.858 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.129 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.129 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.849 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.853 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.089 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.089 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.311 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.311 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.316 |   3.640 |   19.627 | 
     | u_REG_File/U399/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.641 |   19.628 | 
     | u_REG_File/U399/Y               |  v   | u_REG_File/n179    | OAI2BB2X1M | 0.340 |   3.982 |   19.969 | 
     | u_REG_File/Memory_reg[14][5]/D  |  v   | u_REG_File/n179    | SDFFRQX1M  | 0.000 |   3.982 |   19.969 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.987 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.986 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.950 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.949 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.921 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.920 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.752 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.752 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.604 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.603 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.418 | 
     | u_REG_File/Memory_reg[14][5]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.571 |  -15.417 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_REG_File/Memory_reg[8][7]/CK 
Endpoint:   u_REG_File/Memory_reg[8][7]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.970
- Arrival Time                  3.982
= Slack Time                   15.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.988 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.988 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.025 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.025 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.054 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.054 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.223 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.223 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.370 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.371 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.553 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.556 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.217 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.218 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.604 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.604 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.758 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.758 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.858 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.858 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.129 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.129 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.850 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.853 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.089 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.089 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.311 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.311 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.312 |   3.636 |   19.624 | 
     | u_REG_File/U377/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.637 |   19.625 | 
     | u_REG_File/U377/Y               |  v   | u_REG_File/n229    | OAI2BB2X1M | 0.345 |   3.982 |   19.970 | 
     | u_REG_File/Memory_reg[8][7]/D   |  v   | u_REG_File/n229    | SDFFRQX1M  | 0.000 |   3.982 |   19.970 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -15.988 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.987 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.950 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.950 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.921 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.921 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.753 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.752 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.605 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.604 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.418 | 
     | u_REG_File/Memory_reg[8][7]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.417 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_REG_File/Memory_reg[8][2]/CK 
Endpoint:   u_REG_File/Memory_reg[8][2]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.969
- Arrival Time                  3.981
= Slack Time                   15.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.988 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.988 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.025 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.025 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.054 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.054 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.223 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.223 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.370 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.371 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.553 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.556 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.217 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.218 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.604 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.604 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.758 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.758 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.858 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.858 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.129 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.129 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.850 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.853 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.089 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.089 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.311 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.311 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.312 |   3.636 |   19.624 | 
     | u_REG_File/U372/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.637 |   19.624 | 
     | u_REG_File/U372/Y               |  v   | u_REG_File/n224    | OAI2BB2X1M | 0.345 |   3.981 |   19.969 | 
     | u_REG_File/Memory_reg[8][2]/D   |  v   | u_REG_File/n224    | SDFFRQX1M  | 0.000 |   3.981 |   19.969 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -15.988 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.987 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.950 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.950 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.921 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.921 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.753 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.752 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.605 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.604 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.418 | 
     | u_REG_File/Memory_reg[8][2]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.418 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_REG_File/Memory_reg[8][0]/CK 
Endpoint:   u_REG_File/Memory_reg[8][0]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.970
- Arrival Time                  3.983
= Slack Time                   15.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.988 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.988 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.025 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.025 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.054 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.055 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.223 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.223 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.371 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.371 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.553 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.556 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.217 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.218 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.604 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.617 |   17.604 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.759 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.759 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.871 |   17.858 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.871 |   17.858 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.129 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.129 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.850 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.853 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.089 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.089 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.311 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.311 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.312 |   3.636 |   19.624 | 
     | u_REG_File/U370/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.000 |   3.636 |   19.624 | 
     | u_REG_File/U370/Y               |  v   | u_REG_File/n222    | OAI2BB2X1M | 0.346 |   3.983 |   19.970 | 
     | u_REG_File/Memory_reg[8][0]/D   |  v   | u_REG_File/n222    | SDFFRQX1M  | 0.000 |   3.983 |   19.970 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -15.988 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.987 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.951 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.950 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.921 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.921 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.753 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.752 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.605 | 
     | REF_CLK_MUX__L2_I2/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.604 | 
     | REF_CLK_MUX__L2_I2/Y           |  ^   | REF_CLK_MUX__L2_N2 | CLKBUFX20M | 0.186 |   0.570 |  -15.418 | 
     | u_REG_File/Memory_reg[8][0]/CK |  ^   | REF_CLK_MUX__L2_N2 | SDFFRQX1M  | 0.001 |   0.571 |  -15.417 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_REG_File/Memory_reg[15][2]/CK 
Endpoint:   u_REG_File/Memory_reg[15][2]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.567
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.963
- Arrival Time                  3.974
= Slack Time                   15.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.989 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.990 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.026 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.027 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.056 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.056 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.224 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.224 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.372 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.373 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.554 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.557 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.219 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.220 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.605 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.606 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.760 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.760 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.860 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.860 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.130 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.130 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.851 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.855 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.091 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.091 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.305 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.305 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.316 |   3.632 |   19.621 | 
     | u_REG_File/U340/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.000 |   3.632 |   19.621 | 
     | u_REG_File/U340/Y               |  v   | u_REG_File/n168    | OAI2BB2X1M | 0.342 |   3.974 |   19.963 | 
     | u_REG_File/Memory_reg[15][2]/D  |  v   | u_REG_File/n168    | SDFFRQX1M  | 0.000 |   3.974 |   19.963 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.989 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.988 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.952 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.951 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.922 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.922 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.754 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.754 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.606 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.606 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.423 | 
     | u_REG_File/Memory_reg[15][2]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.567 |  -15.422 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_REG_File/Memory_reg[15][4]/CK 
Endpoint:   u_REG_File/Memory_reg[15][4]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.962
- Arrival Time                  3.972
= Slack Time                   15.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.989 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.990 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.026 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.027 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.056 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.056 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.224 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.224 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.372 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.373 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.554 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.557 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.219 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.220 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.605 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.606 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.760 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.760 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.860 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.860 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.130 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.130 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.851 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.855 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.091 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.091 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.305 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.305 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.316 |   3.632 |   19.621 | 
     | u_REG_File/U342/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.633 |   19.622 | 
     | u_REG_File/U342/Y               |  v   | u_REG_File/n170    | OAI2BB2X1M | 0.340 |   3.972 |   19.962 | 
     | u_REG_File/Memory_reg[15][4]/D  |  v   | u_REG_File/n170    | SDFFRQX1M  | 0.000 |   3.972 |   19.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.989 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.988 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.952 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.951 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.922 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.922 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.754 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.754 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.606 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.606 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.423 | 
     | u_REG_File/Memory_reg[15][4]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.568 |  -15.421 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_REG_File/Memory_reg[13][0]/CK 
Endpoint:   u_REG_File/Memory_reg[13][0]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.962
- Arrival Time                  3.972
= Slack Time                   15.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.989 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.990 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.026 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.027 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.056 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.056 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.224 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.224 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.372 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.373 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.554 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.557 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.219 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.220 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.605 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.606 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.760 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.760 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.860 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.860 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.131 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.131 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.851 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.855 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.091 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.091 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.305 | 
     | u_REG_File/U260/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.305 | 
     | u_REG_File/U260/Y               |  v   | u_REG_File/n145    | NAND2X2M   | 0.299 |   3.616 |   19.605 | 
     | u_REG_File/U378/A1N             |  v   | u_REG_File/n145    | OAI2BB2X1M | 0.001 |   3.616 |   19.606 | 
     | u_REG_File/U378/Y               |  v   | u_REG_File/n182    | OAI2BB2X1M | 0.356 |   3.972 |   19.962 | 
     | u_REG_File/Memory_reg[13][0]/D  |  v   | u_REG_File/n182    | SDFFRQX1M  | 0.000 |   3.972 |   19.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.989 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.988 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.952 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.952 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.923 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.922 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.754 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.754 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.606 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.606 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.423 | 
     | u_REG_File/Memory_reg[13][0]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.568 |  -15.421 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_REG_File/Memory_reg[8][3]/CK 
Endpoint:   u_REG_File/Memory_reg[8][3]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.968
- Arrival Time                  3.978
= Slack Time                   15.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.989 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.990 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.026 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.027 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.056 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.056 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.224 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.225 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.372 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.373 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.554 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.557 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.219 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.220 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.606 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.617 |   17.606 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.760 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.760 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.871 |   17.860 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.871 |   17.860 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.131 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.131 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.852 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.855 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.091 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.091 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.313 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.313 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.312 |   3.636 |   19.625 | 
     | u_REG_File/U373/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.637 |   19.626 | 
     | u_REG_File/U373/Y               |  v   | u_REG_File/n225    | OAI2BB2X1M | 0.342 |   3.978 |   19.968 | 
     | u_REG_File/Memory_reg[8][3]/D   |  v   | u_REG_File/n225    | SDFFRQX1M  | 0.000 |   3.978 |   19.968 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -15.989 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.989 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.952 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.952 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.923 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.922 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.754 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.754 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.606 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.606 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.420 | 
     | u_REG_File/Memory_reg[8][3]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.419 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_REG_File/Memory_reg[15][6]/CK 
Endpoint:   u_REG_File/Memory_reg[15][6]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.963
- Arrival Time                  3.972
= Slack Time                   15.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.991 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.992 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.028 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.029 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.058 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.058 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.226 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.226 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.374 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.375 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.556 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.559 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.221 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.222 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.607 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.617 |   17.608 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.762 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.762 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.871 |   17.862 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.871 |   17.862 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.132 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.132 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.853 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.857 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.093 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.093 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.307 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.307 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.316 |   3.632 |   19.623 | 
     | u_REG_File/U344/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.633 |   19.624 | 
     | u_REG_File/U344/Y               |  v   | u_REG_File/n172    | OAI2BB2X1M | 0.339 |   3.972 |   19.963 | 
     | u_REG_File/Memory_reg[15][6]/D  |  v   | u_REG_File/n172    | SDFFRQX1M  | 0.000 |   3.972 |   19.963 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.991 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.990 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.954 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.953 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.924 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.924 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.756 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.756 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.608 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.608 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.425 | 
     | u_REG_File/Memory_reg[15][6]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.568 |  -15.423 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_REG_File/Memory_reg[14][0]/CK 
Endpoint:   u_REG_File/Memory_reg[14][0]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.567
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.968
- Arrival Time                  3.976
= Slack Time                   15.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.992 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.993 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.029 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.030 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.059 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.059 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.227 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.227 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.375 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.376 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.557 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.560 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.222 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.223 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.608 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.609 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.763 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.763 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.863 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.863 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.134 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.134 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.854 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.858 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.094 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.094 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.316 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.316 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.316 |   3.640 |   19.632 | 
     | u_REG_File/U394/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.641 |   19.633 | 
     | u_REG_File/U394/Y               |  v   | u_REG_File/n174    | OAI2BB2X1M | 0.335 |   3.976 |   19.968 | 
     | u_REG_File/Memory_reg[14][0]/D  |  v   | u_REG_File/n174    | SDFFRQX1M  | 0.000 |   3.976 |   19.968 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.992 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.991 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.955 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.954 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.926 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.925 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.757 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.757 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.609 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.609 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.426 | 
     | u_REG_File/Memory_reg[14][0]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.567 |  -15.425 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_REG_File/Memory_reg[13][3]/CK 
Endpoint:   u_REG_File/Memory_reg[13][3]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.962
- Arrival Time                  3.969
= Slack Time                   15.994
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.994 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.995 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.031 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.031 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.060 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.061 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.229 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.229 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.377 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.377 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.559 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.562 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.223 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.224 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.610 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.610 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.765 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.765 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.864 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.864 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.135 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.135 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.856 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.859 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.095 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.095 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.310 | 
     | u_REG_File/U260/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.310 | 
     | u_REG_File/U260/Y               |  v   | u_REG_File/n145    | NAND2X2M   | 0.299 |   3.616 |   19.609 | 
     | u_REG_File/U381/A1N             |  v   | u_REG_File/n145    | OAI2BB2X1M | 0.001 |   3.616 |   19.610 | 
     | u_REG_File/U381/Y               |  v   | u_REG_File/n185    | OAI2BB2X1M | 0.352 |   3.969 |   19.962 | 
     | u_REG_File/Memory_reg[13][3]/D  |  v   | u_REG_File/n185    | SDFFRQX1M  | 0.000 |   3.969 |   19.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.994 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.993 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.957 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.956 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.927 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.927 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.759 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.759 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.611 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.610 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.424 | 
     | u_REG_File/Memory_reg[13][3]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.424 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_REG_File/Memory_reg[9][0]/CK 
Endpoint:   u_REG_File/Memory_reg[9][0]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.968
- Arrival Time                  3.973
= Slack Time                   15.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.995 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.996 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.032 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.033 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.062 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.062 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.230 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.230 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.378 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.378 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.560 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.563 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.225 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.225 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.611 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.611 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.766 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.766 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.865 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.865 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.136 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.136 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.857 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.861 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.097 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.097 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.311 | 
     | u_REG_File/U271/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.311 | 
     | u_REG_File/U271/Y               |  v   | u_REG_File/n151    | NAND2X2M   | 0.307 |   3.624 |   19.619 | 
     | u_REG_File/U362/A1N             |  v   | u_REG_File/n151    | OAI2BB2X1M | 0.000 |   3.624 |   19.619 | 
     | u_REG_File/U362/Y               |  v   | u_REG_File/n214    | OAI2BB2X1M | 0.349 |   3.973 |   19.968 | 
     | u_REG_File/Memory_reg[9][0]/D   |  v   | u_REG_File/n214    | SDFFRQX1M  | 0.000 |   3.973 |   19.968 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -15.995 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.994 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.958 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.957 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.928 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.928 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.760 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.760 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.612 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.611 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.426 | 
     | u_REG_File/Memory_reg[9][0]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.425 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_REG_File/Memory_reg[14][2]/CK 
Endpoint:   u_REG_File/Memory_reg[14][2]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.567
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.969
- Arrival Time                  3.972
= Slack Time                   15.997
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.997 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.997 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.034 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.034 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.063 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.063 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.232 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.232 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.379 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.380 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.562 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.565 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.226 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.231 |   17.227 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.613 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.613 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.767 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.767 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.867 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.867 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.138 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.138 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.859 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.862 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.098 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.098 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.320 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.320 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.316 |   3.640 |   19.636 | 
     | u_REG_File/U396/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.641 |   19.637 | 
     | u_REG_File/U396/Y               |  v   | u_REG_File/n176    | OAI2BB2X1M | 0.332 |   3.972 |   19.969 | 
     | u_REG_File/Memory_reg[14][2]/D  |  v   | u_REG_File/n176    | SDFFRQX1M  | 0.000 |   3.972 |   19.969 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.997 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.996 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.959 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.959 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.930 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.930 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.762 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.761 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.614 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.613 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.431 | 
     | u_REG_File/Memory_reg[14][2]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.567 |  -15.430 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_REG_File/Memory_reg[14][7]/CK 
Endpoint:   u_REG_File/Memory_reg[14][7]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.567
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.970
- Arrival Time                  3.972
= Slack Time                   15.997
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   15.997 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   15.998 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.035 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.035 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.064 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.064 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.232 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.233 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.380 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.381 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.562 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.565 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.227 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.228 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.614 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.614 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.768 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.768 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.868 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.868 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.139 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.139 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.860 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.863 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.099 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.099 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.222 |   3.324 |   19.321 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.324 |   19.321 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.316 |   3.640 |   19.637 | 
     | u_REG_File/U401/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.641 |   19.638 | 
     | u_REG_File/U401/Y               |  v   | u_REG_File/n181    | OAI2BB2X1M | 0.331 |   3.972 |   19.970 | 
     | u_REG_File/Memory_reg[14][7]/D  |  v   | u_REG_File/n181    | SDFFRQX1M  | 0.000 |   3.972 |   19.970 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -15.997 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -15.997 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.960 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.960 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.931 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.931 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.762 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.762 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.615 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.614 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.182 |   0.566 |  -15.432 | 
     | u_REG_File/Memory_reg[14][7]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.567 |  -15.430 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_REG_File/Memory_reg[9][3]/CK 
Endpoint:   u_REG_File/Memory_reg[9][3]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.967
- Arrival Time                  3.966
= Slack Time                   16.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.001 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.002 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.038 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.039 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |   16.067 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.068 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |   16.236 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |   16.236 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |   16.384 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |   16.384 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.181 |   0.565 |   16.566 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.568 |   16.569 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.662 |   1.230 |   17.231 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.230 |   17.231 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.386 |   1.616 |   17.617 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.616 |   17.617 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.154 |   1.771 |   17.772 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.771 |   17.772 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.100 |   1.870 |   17.871 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.870 |   17.871 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.271 |   2.141 |   18.142 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.141 |   18.142 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.721 |   2.862 |   18.863 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.866 |   18.866 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.236 |   3.102 |   19.102 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.102 |   19.102 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.214 |   3.316 |   19.317 | 
     | u_REG_File/U271/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.316 |   19.317 | 
     | u_REG_File/U271/Y               |  v   | u_REG_File/n151    | NAND2X2M   | 0.307 |   3.624 |   19.624 | 
     | u_REG_File/U365/A1N             |  v   | u_REG_File/n151    | OAI2BB2X1M | 0.001 |   3.624 |   19.625 | 
     | u_REG_File/U365/Y               |  v   | u_REG_File/n217    | OAI2BB2X1M | 0.342 |   3.966 |   19.967 | 
     | u_REG_File/Memory_reg[9][3]/D   |  v   | u_REG_File/n217    | SDFFRQX1M  | 0.000 |   3.966 |   19.967 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.001 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.000 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.964 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.963 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.067 |  -15.934 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |  -15.934 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.168 |   0.235 |  -15.766 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.235 |  -15.766 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.148 |   0.383 |  -15.618 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.384 |  -15.617 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.186 |   0.569 |  -15.432 | 
     | u_REG_File/Memory_reg[9][3]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.570 |  -15.431 | 
     +------------------------------------------------------------------------------------------------------+ 

