// Seed: 1612978666
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      .id_0(1)
  );
  wire id_5;
  genvar id_6;
  supply1 id_7 = id_1;
  assign id_2 = id_6;
endmodule
module module_1;
  assign id_1 = id_1 ? 1 : id_1;
  wire id_4;
  always @(negedge 1'b0) id_3 = 1;
  wire id_5;
  genvar id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8
  );
  assign modCall_1.id_7 = 0;
  wire id_9;
  wire id_10;
endmodule
