$date
	Fri Aug 22 19:00:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_simple $end
$scope module uut $end
$var wire 1 ! clock $end
$var wire 1 " flush_if_id $end
$var wire 1 # pc_src_ctrl $end
$var wire 1 $ reset $end
$var wire 1 % zero_ex $end
$var wire 32 & write_back_data [31:0] $end
$var wire 5 ' rs2_id [4:0] $end
$var wire 5 ( rs2_ex [4:0] $end
$var wire 5 ) rs1_id [4:0] $end
$var wire 5 * rs1_ex [4:0] $end
$var wire 32 + read_data_wb [31:0] $end
$var wire 32 , read_data_from_mem [31:0] $end
$var wire 32 - read_data2_mem [31:0] $end
$var wire 32 . read_data2_id [31:0] $end
$var wire 32 / read_data2_ex [31:0] $end
$var wire 32 0 read_data1_id [31:0] $end
$var wire 32 1 read_data1_ex [31:0] $end
$var wire 5 2 rd_wb [4:0] $end
$var wire 5 3 rd_mem [4:0] $end
$var wire 5 4 rd_id [4:0] $end
$var wire 5 5 rd_ex [4:0] $end
$var wire 1 6 pc_write $end
$var wire 32 7 pc_prox [31:0] $end
$var wire 32 8 pc_plus4_if [31:0] $end
$var wire 32 9 pc_plus4_id [31:0] $end
$var wire 32 : pc_plus4_ex [31:0] $end
$var wire 32 ; pc_if [31:0] $end
$var wire 32 < instrucao_if [31:0] $end
$var wire 32 = instrucao_id [31:0] $end
$var wire 32 > instrucao_ex [31:0] $end
$var wire 32 ? immediate_id [31:0] $end
$var wire 32 @ immediate_ex [31:0] $end
$var wire 1 A if_id_write $end
$var wire 3 B funct3_mem [2:0] $end
$var wire 2 C forwardB [1:0] $end
$var wire 2 D forwardA [1:0] $end
$var wire 1 E flush_id_ex $end
$var wire 1 F branch_id $end
$var wire 1 G branch_ex $end
$var wire 32 H alu_result_wb [31:0] $end
$var wire 32 I alu_result_mem [31:0] $end
$var wire 32 J alu_result_ex [31:0] $end
$var wire 32 K alu_input2 [31:0] $end
$var wire 32 L alu_input1 [31:0] $end
$var wire 32 M alu_entrada2_final [31:0] $end
$var wire 4 N alu_control_ex [3:0] $end
$var wire 1 O RegWrite_wb $end
$var wire 1 P RegWrite_mem $end
$var wire 1 Q RegWrite_id $end
$var wire 1 R RegWrite_ex $end
$var wire 1 S MemtoReg_wb $end
$var wire 1 T MemtoReg_mem $end
$var wire 1 U MemtoReg_id $end
$var wire 1 V MemtoReg_ex $end
$var wire 1 W MemWrite_mem $end
$var wire 1 X MemWrite_id $end
$var wire 1 Y MemWrite_ex $end
$var wire 1 Z MemRead_mem $end
$var wire 1 [ MemRead_id $end
$var wire 1 \ MemRead_ex $end
$var wire 1 ] ALUSrc_id $end
$var wire 1 ^ ALUSrc_ex $end
$var wire 2 _ ALUOp_id [1:0] $end
$var wire 2 ` ALUOp_ex [1:0] $end
$scope module ALUSrc_mux $end
$var wire 1 ^ seletor $end
$var wire 32 a saida [31:0] $end
$var wire 32 b entrada2 [31:0] $end
$var wire 32 c entrada1 [31:0] $end
$var parameter 32 d WIDTH $end
$upscope $end
$scope module InstMem $end
$var wire 32 e instrucao [31:0] $end
$var wire 32 f endereco [31:0] $end
$var integer 32 g i [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 h entrada2 [31:0] $end
$var wire 1 % zero $end
$var wire 32 i entrada1 [31:0] $end
$var wire 4 j alu_control [3:0] $end
$var reg 32 k resultado [31:0] $end
$upscope $end
$scope module aluCtrl $end
$var wire 3 l funct3 [2:0] $end
$var wire 7 m funct7 [6:0] $end
$var wire 2 n ALUOp [1:0] $end
$var reg 4 o alu_control [3:0] $end
$upscope $end
$scope module ctrl $end
$var wire 7 p opcode [6:0] $end
$var reg 2 q ALUOp [1:0] $end
$var reg 1 ] ALUSrc $end
$var reg 1 F Branch $end
$var reg 1 [ MemRead $end
$var reg 1 X MemWrite $end
$var reg 1 U MemtoReg $end
$var reg 1 Q RegWrite $end
$upscope $end
$scope module dataMem $end
$var wire 1 ! clock $end
$var wire 32 r read_data [31:0] $end
$var wire 32 s write_data [31:0] $end
$var wire 3 t funct3 [2:0] $end
$var wire 32 u endereco [31:0] $end
$var wire 1 W MemWrite $end
$var wire 1 Z MemRead $end
$var reg 32 v read_data_reg [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 w i [31:0] $end
$upscope $end
$upscope $end
$scope module ex_mem_reg $end
$var wire 32 x alu_result_ex [31:0] $end
$var wire 1 ! clock $end
$var wire 3 y funct3_ex [2:0] $end
$var wire 1 $ reset $end
$var wire 32 z read_data2_ex [31:0] $end
$var wire 5 { rd_ex [4:0] $end
$var wire 1 R RegWrite_ex $end
$var wire 1 V MemtoReg_ex $end
$var wire 1 Y MemWrite_ex $end
$var wire 1 \ MemRead_ex $end
$var reg 1 Z MemRead_mem $end
$var reg 1 W MemWrite_mem $end
$var reg 1 T MemtoReg_mem $end
$var reg 1 P RegWrite_mem $end
$var reg 32 | alu_result_mem [31:0] $end
$var reg 3 } funct3_mem [2:0] $end
$var reg 5 ~ rd_mem [4:0] $end
$var reg 32 !" read_data2_mem [31:0] $end
$upscope $end
$scope module fwd_mux_A $end
$var wire 32 "" entrada2 [31:0] $end
$var wire 2 #" seletor [1:0] $end
$var wire 32 $" entrada3 [31:0] $end
$var wire 32 %" entrada1 [31:0] $end
$var parameter 32 &" WIDTH $end
$var reg 32 '" saida [31:0] $end
$upscope $end
$scope module fwd_mux_B $end
$var wire 32 (" entrada2 [31:0] $end
$var wire 2 )" seletor [1:0] $end
$var wire 32 *" entrada3 [31:0] $end
$var wire 32 +" entrada1 [31:0] $end
$var parameter 32 ," WIDTH $end
$var reg 32 -" saida [31:0] $end
$upscope $end
$scope module fwd_unit $end
$var wire 1 P RegWrite_mem $end
$var wire 5 ." rd_mem [4:0] $end
$var wire 5 /" rs2_ex [4:0] $end
$var wire 5 0" rs1_ex [4:0] $end
$var wire 5 1" rd_wb [4:0] $end
$var wire 1 O RegWrite_wb $end
$var reg 2 2" forwardA [1:0] $end
$var reg 2 3" forwardB [1:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 5 4" rs1_id [4:0] $end
$var wire 5 5" rs2_id [4:0] $end
$var wire 5 6" rd_ex [4:0] $end
$var wire 1 \ MemRead_ex $end
$var reg 1 E flush_id_ex $end
$var reg 1 A if_id_write $end
$var reg 1 6 pc_write $end
$upscope $end
$scope module id_ex_reg $end
$var wire 2 7" ALUOp_id [1:0] $end
$var wire 1 ] ALUSrc_id $end
$var wire 1 [ MemRead_id $end
$var wire 1 X MemWrite_id $end
$var wire 1 U MemtoReg_id $end
$var wire 1 Q RegWrite_id $end
$var wire 1 F branch_id $end
$var wire 1 ! clock $end
$var wire 1 E flush $end
$var wire 5 8" rd_id [4:0] $end
$var wire 1 $ reset $end
$var wire 5 9" rs1_id [4:0] $end
$var wire 5 :" rs2_id [4:0] $end
$var wire 32 ;" read_data2_id [31:0] $end
$var wire 32 <" read_data1_id [31:0] $end
$var wire 32 =" pc_plus4_id [31:0] $end
$var wire 32 >" instrucao_id [31:0] $end
$var wire 32 ?" immediate_id [31:0] $end
$var reg 2 @" ALUOp_ex [1:0] $end
$var reg 1 ^ ALUSrc_ex $end
$var reg 1 \ MemRead_ex $end
$var reg 1 Y MemWrite_ex $end
$var reg 1 V MemtoReg_ex $end
$var reg 1 R RegWrite_ex $end
$var reg 1 G branch_ex $end
$var reg 32 A" immediate_ex [31:0] $end
$var reg 32 B" instrucao_ex [31:0] $end
$var reg 32 C" pc_plus4_ex [31:0] $end
$var reg 5 D" rd_ex [4:0] $end
$var reg 32 E" read_data1_ex [31:0] $end
$var reg 32 F" read_data2_ex [31:0] $end
$var reg 5 G" rs1_ex [4:0] $end
$var reg 5 H" rs2_ex [4:0] $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 ! clock $end
$var wire 1 " flush $end
$var wire 32 I" instrucao_if [31:0] $end
$var wire 32 J" pc_plus4_if [31:0] $end
$var wire 1 $ reset $end
$var wire 1 K" stall $end
$var reg 32 L" instrucao_id [31:0] $end
$var reg 32 M" pc_plus4_id [31:0] $end
$upscope $end
$scope module immGen $end
$var wire 32 N" instrucao [31:0] $end
$var wire 7 O" opcode [6:0] $end
$var reg 32 P" imm_out [31:0] $end
$upscope $end
$scope module mem_wb_reg $end
$var wire 1 T MemtoReg_mem $end
$var wire 1 P RegWrite_mem $end
$var wire 32 Q" alu_result_mem [31:0] $end
$var wire 1 ! clock $end
$var wire 5 R" rd_mem [4:0] $end
$var wire 32 S" read_data_mem [31:0] $end
$var wire 1 $ reset $end
$var reg 1 S MemtoReg_wb $end
$var reg 1 O RegWrite_wb $end
$var reg 32 T" alu_result_wb [31:0] $end
$var reg 5 U" rd_wb [4:0] $end
$var reg 32 V" read_data_wb [31:0] $end
$upscope $end
$scope module pc_mux $end
$var wire 32 W" entrada1 [31:0] $end
$var wire 32 X" entrada2 [31:0] $end
$var wire 1 # seletor $end
$var wire 32 Y" saida [31:0] $end
$var parameter 32 Z" WIDTH $end
$upscope $end
$scope module pc_reg $end
$var wire 1 ! clock $end
$var wire 32 [" pc_prox [31:0] $end
$var wire 1 6 pc_write $end
$var wire 1 $ reset $end
$var reg 32 \" pc [31:0] $end
$upscope $end
$scope module registradores $end
$var wire 1 O RegWrite $end
$var wire 1 ! clock $end
$var wire 5 ]" rd [4:0] $end
$var wire 5 ^" rs1 [4:0] $end
$var wire 5 _" rs2 [4:0] $end
$var wire 32 `" write_data [31:0] $end
$var reg 32 a" read_data1 [31:0] $end
$var reg 32 b" read_data2 [31:0] $end
$var integer 32 c" i [31:0] $end
$upscope $end
$scope module write_back_mux $end
$var wire 32 d" entrada1 [31:0] $end
$var wire 32 e" entrada2 [31:0] $end
$var wire 1 S seletor $end
$var wire 32 f" saida [31:0] $end
$var parameter 32 g" WIDTH $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 g"
b100000 Z"
b100000 ,"
b100000 &"
b100000 d
$end
#0
$dumpvars
b0 f"
b0 e"
b0 d"
b100000 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b100 ["
b100 Y"
b0 X"
b100 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
0K"
b100 J"
b111100000000000100010011 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b100000000 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b1101 g
b0 f
b111100000000000100010011 e
b0 c
b0 b
b0 a
b0 `
b0 _
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
0G
0F
0E
b0 D
b0 C
b0 B
1A
b0 @
b0 ?
b0 >
b0 =
b111100000000000100010011 <
b0 ;
b0 :
b0 9
b100 8
b100 7
16
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
1%
1$
0#
z"
0!
$end
#5000
1!
#10000
0!
0$
#15000
b1111 ?
b1111 ?"
b1111 P"
1]
1Q
b1000000001000000100011 <
b1000000001000000100011 e
b1000000001000000100011 I"
b1000 7
b1000 Y"
b1000 ["
b10011 O"
b10011 p
b10 4
b10 8"
b1111 '
b1111 5"
b1111 :"
b1111 _"
b1000 8
b1000 J"
b1000 W"
b100 ;
b100 f
b100 \"
b111100000000000100010011 =
b111100000000000100010011 >"
b111100000000000100010011 L"
b111100000000000100010011 N"
b100 9
b100 ="
b100 M"
1!
#20000
0!
#25000
0%
b1111 J
b1111 k
b1111 x
b1111 X"
1X
0Q
1]
b1111 M
b1111 a
b1111 h
b100011 O"
b100011 p
b0 4
b0 8"
b10 '
b10 5"
b10 :"
b10 _"
b0 ?
b0 ?"
b0 P"
b110010000000000000110010011 <
b110010000000000000110010011 e
b110010000000000000110010011 I"
b1100 7
b1100 Y"
b1100 ["
b111100000000000100010011 >
b111100000000000100010011 B"
1R
1^
b10 5
b10 {
b10 6"
b10 D"
b1111 (
b1111 /"
b1111 H"
b1111 @
b1111 b
b1111 A"
b100 :
b100 C"
b1000000001000000100011 =
b1000000001000000100011 >"
b1000000001000000100011 L"
b1000000001000000100011 N"
b1000 9
b1000 ="
b1000 M"
b1100 8
b1100 J"
b1100 W"
b1000 ;
b1000 f
b1000 \"
1!
#30000
0!
#35000
1Q
1]
0X
1%
b0 J
b0 k
b0 x
b0 X"
b1111 K
b1111 c
b1111 z
b1111 -"
b1100000001000100100011 <
b1100000001000100100011 e
b1100000001000100100011 I"
b10000 7
b10000 Y"
b10000 ["
b10011 O"
b10011 p
b11 4
b11 8"
b100 '
b100 5"
b100 :"
b100 _"
b1100100 ?
b1100100 ?"
b1100100 P"
b1 y
b1 l
b0 M
b0 a
b0 h
b10 C
b10 )"
b10 3"
b10000 8
b10000 J"
b10000 W"
b1100 ;
b1100 f
b1100 \"
b110010000000000000110010011 =
b110010000000000000110010011 >"
b110010000000000000110010011 L"
b110010000000000000110010011 N"
b1100 9
b1100 ="
b1100 M"
b1000000001000000100011 >
b1000000001000000100011 B"
0R
1Y
b0 5
b0 {
b0 6"
b0 D"
b10 (
b10 /"
b10 H"
b0 @
b0 b
b0 A"
b1000 :
b1000 C"
1P
b10 3
b10 ~
b10 ."
b10 R"
b1111 I
b1111 u
b1111 |
b1111 ""
b1111 ("
b1111 Q"
1!
#40000
0!
#45000
0%
b1100100 J
b1100100 k
b1100100 x
b1100100 X"
1X
0Q
1]
b1111 &
b1111 $"
b1111 *"
b1111 `"
b1111 f"
b0 K
b0 c
b0 z
b0 -"
b0 y
b11 m
b0 l
b0 C
b0 )"
b0 3"
b1100100 M
b1100100 a
b1100100 h
b100011 O"
b100011 p
b10 4
b10 8"
b11 '
b11 5"
b11 :"
b11 _"
b10 ?
b10 ?"
b10 P"
b1001000000011 <
b1001000000011 e
b1001000000011 I"
b10100 7
b10100 Y"
b10100 ["
1O
b10 2
b10 1"
b10 U"
b10 ]"
b1111 H
b1111 T"
b1111 d"
b1 B
b1 t
b1 }
0P
1W
b0 3
b0 ~
b0 ."
b0 R"
b1111 -
b1111 s
b1111 !"
b0 I
b0 u
b0 |
b0 ""
b0 ("
b0 Q"
b110010000000000000110010011 >
b110010000000000000110010011 B"
1R
0Y
b11 5
b11 {
b11 6"
b11 D"
b100 (
b100 /"
b100 H"
b1100100 @
b1100100 b
b1100100 A"
b1100 :
b1100 C"
b1100000001000100100011 =
b1100000001000100100011 >"
b1100000001000100100011 L"
b1100000001000100100011 N"
b10000 9
b10000 ="
b10000 M"
b10100 8
b10100 J"
b10100 W"
b10000 ;
b10000 f
b10000 \"
1!
#50000
0!
#55000
1U
1[
1Q
1]
0X
b10 J
b10 k
b10 x
b10 X"
b1000000001001010000011 <
b1000000001001010000011 e
b1000000001001010000011 I"
b11000 7
b11000 Y"
b11000 ["
b11 O"
b11 p
b100 4
b100 8"
b0 '
b0 5"
b0 :"
b0 _"
b0 ?
b0 ?"
b0 P"
b1 y
b0 m
b1 l
b10 M
b10 a
b10 h
b1100100 K
b1100100 c
b1100100 z
b1100100 -"
b10 C
b10 )"
b10 3"
b0 &
b0 $"
b0 *"
b0 `"
b0 f"
b11000 8
b11000 J"
b11000 W"
b10100 ;
b10100 f
b10100 \"
b1001000000011 =
b1001000000011 >"
b1001000000011 L"
b1001000000011 N"
b10100 9
b10100 ="
b10100 M"
b1100000001000100100011 >
b1100000001000100100011 B"
0R
1Y
b10 5
b10 {
b10 6"
b10 D"
b11 (
b11 /"
b11 H"
b10 @
b10 b
b10 A"
b10000 :
b10000 C"
b0 B
b0 t
b0 }
1P
0W
b11 3
b11 ~
b11 ."
b11 R"
b0 -
b0 s
b0 !"
b1100100 I
b1100100 u
b1100100 |
b1100100 ""
b1100100 ("
b1100100 Q"
0O
b0 2
b0 1"
b0 U"
b0 ]"
b0 H
b0 T"
b0 d"
1!
#60000
0!
#65000
1%
b0 J
b0 k
b0 x
b0 X"
b1111 .
b1111 ;"
b1111 b"
b1100100 &
b1100100 $"
b1100100 *"
b1100100 `"
b1100100 f"
b0 K
b0 c
b0 z
b0 -"
b0 C
b0 )"
b0 3"
b0 M
b0 a
b0 h
b101 4
b101 8"
b10 '
b10 5"
b10 :"
b10 _"
b10 ?
b10 ?"
b10 P"
b1000000010000101000001100110011 <
b1000000010000101000001100110011 e
b1000000010000101000001100110011 I"
b11100 7
b11100 Y"
b11100 ["
1O
b11 2
b11 1"
b11 U"
b11 ]"
b1100100 H
b1100100 T"
b1100100 d"
b1 B
b1 t
b1 }
0P
1W
b10 3
b10 ~
b10 ."
b10 R"
b1100100 -
b1100100 s
b1100100 !"
b10 I
b10 u
b10 |
b10 ""
b10 ("
b10 Q"
b1001000000011 >
b1001000000011 B"
1R
0Y
1V
1\
b100 5
b100 {
b100 6"
b100 D"
b0 (
b0 /"
b0 H"
b0 @
b0 b
b0 A"
b10100 :
b10100 C"
b1000000001001010000011 =
b1000000001001010000011 >"
b1000000001001010000011 L"
b1000000001001010000011 N"
b11000 9
b11000 ="
b11000 M"
b11100 8
b11100 J"
b11100 W"
b11000 ;
b11000 f
b11000 \"
1!
#70000
0!
#75000
1K"
b10 _
b10 q
b10 7"
0U
1Q
0]
0[
1E
0A
06
b0 .
b0 ;"
b0 b"
0%
b10 J
b10 k
b10 x
b10 X"
b10000101110001110110011 <
b10000101110001110110011 e
b10000101110001110110011 I"
b100000 7
b100000 Y"
b100000 ["
b110011 O"
b110011 p
b110 4
b110 8"
b100 '
b100 5"
b100 :"
b100 _"
b101 )
b101 4"
b101 9"
b101 ^"
b0 ?
b0 ?"
b0 P"
b10 M
b10 a
b10 h
b1111 ,
b1111 r
b1111 S"
b1111 v
b1111 K
b1111 c
b1111 z
b1111 -"
b10 &
b10 $"
b10 *"
b10 `"
b10 f"
b100000 8
b100000 J"
b100000 W"
b11100 ;
b11100 f
b11100 \"
b1000000010000101000001100110011 =
b1000000010000101000001100110011 >"
b1000000010000101000001100110011 L"
b1000000010000101000001100110011 N"
b11100 9
b11100 ="
b11100 M"
b1000000001001010000011 >
b1000000001001010000011 B"
b101 5
b101 {
b101 6"
b101 D"
b10 (
b10 /"
b10 H"
b10 @
b10 b
b10 A"
b1111 /
b1111 +"
b1111 F"
b11000 :
b11000 C"
1P
0W
1T
1Z
b100 3
b100 ~
b100 ."
b100 R"
b0 -
b0 s
b0 !"
b0 I
b0 u
b0 |
b0 ""
b0 ("
b0 Q"
0O
b10 2
b10 1"
b10 U"
b10 ]"
b10 H
b10 T"
b10 d"
1!
#80000
0!
#85000
b10001 J
b10001 k
b10001 x
b10001 X"
0K"
b1111 &
b1111 $"
b1111 *"
b1111 `"
b1111 f"
b1100100 ,
b1100100 r
b1100100 S"
b1100100 v
b10 L
b10 i
b10 '"
b1 C
b1 )"
b1 3"
b10 D
b10 #"
b10 2"
b1111 K
b1111 c
b1111 z
b1111 -"
b0 y
b0 l
b1111 M
b1111 a
b1111 h
0E
1A
16
1O
1S
b100 2
b100 1"
b100 U"
b100 ]"
b0 H
b0 T"
b0 d"
b1111 +
b1111 V"
b1111 e"
b101 3
b101 ~
b101 ."
b101 R"
b1111 -
b1111 s
b1111 !"
b10 I
b10 u
b10 |
b10 ""
b10 ("
b10 Q"
b110 5
b110 {
b110 6"
b110 D"
b100 (
b100 /"
b100 H"
b101 *
b101 0"
b101 G"
b0 @
b0 b
b0 A"
b0 /
b0 +"
b0 F"
b11100 :
b11100 C"
b10011 >
b10011 B"
0R
0^
0V
0\
1!
#90000
0!
#95000
b1 N
b1 j
b1 o
b1100100 J
b1100100 k
b1100100 x
b1100100 X"
b0 M
b0 a
b0 h
b111100110111010000010011 <
b111100110111010000010011 e
b111100110111010000010011 I"
b100100 7
b100100 Y"
b100100 ["
b111 4
b111 8"
b100000 m
b0 ,
b0 r
b0 S"
b0 v
b1100100 L
b1100100 i
b1100100 '"
b0 K
b0 c
b0 z
b0 -"
b0 C
b0 )"
b0 3"
b1 D
b1 #"
b1 2"
b1100100 &
b1100100 $"
b1100100 *"
b1100100 `"
b1100100 f"
b100100 8
b100100 J"
b100100 W"
b100000 ;
b100000 f
b100000 \"
b10000101110001110110011 =
b10000101110001110110011 >"
b10000101110001110110011 L"
b10000101110001110110011 N"
b100000 9
b100000 ="
b100000 M"
b1000000010000101000001100110011 >
b1000000010000101000001100110011 B"
b10 `
b10 n
b10 @"
1R
b0 B
b0 t
b0 }
0P
0T
0Z
b110 3
b110 ~
b110 ."
b110 R"
b10001 I
b10001 u
b10001 |
b10001 ""
b10001 ("
b10001 Q"
b101 2
b101 1"
b101 U"
b101 ]"
b10 H
b10 T"
b10 d"
b1100100 +
b1100100 V"
b1100100 e"
b1111 .
b1111 ;"
b1111 b"
1!
#100000
0!
#105000
b1111 J
b1111 k
b1111 x
b1111 X"
b0 L
b0 i
b0 '"
b11 N
b11 j
b11 o
b1111 M
b1111 a
b1111 h
b1111 ?
b1111 ?"
b1111 P"
1]
b0 _
b0 q
b0 7"
1Q
b0 .
b0 ;"
b0 b"
b10001 &
b10001 $"
b10001 *"
b10001 `"
b10001 f"
b0 D
b0 #"
b0 2"
b110 y
b0 m
b110 l
b1111 K
b1111 c
b1111 z
b1111 -"
b10011 O"
b10011 p
b1000 4
b1000 8"
b1111 '
b1111 5"
b1111 :"
b1111 _"
b110 )
b110 4"
b110 9"
b110 ^"
b10000111101010010110011 <
b10000111101010010110011 e
b10000111101010010110011 I"
b101000 7
b101000 Y"
b101000 ["
0O
0S
b110 2
b110 1"
b110 U"
b110 ]"
b10001 H
b10001 T"
b10001 d"
b0 +
b0 V"
b0 e"
1P
b0 -
b0 s
b0 !"
b1100100 I
b1100100 u
b1100100 |
b1100100 ""
b1100100 ("
b1100100 Q"
b10000101110001110110011 >
b10000101110001110110011 B"
b111 5
b111 {
b111 6"
b111 D"
b1111 /
b1111 +"
b1111 F"
b100000 :
b100000 C"
b111100110111010000010011 =
b111100110111010000010011 >"
b111100110111010000010011 L"
b111100110111010000010011 N"
b100100 9
b100100 ="
b100100 M"
b101000 8
b101000 J"
b101000 W"
b100100 ;
b100100 f
b100100 \"
b0 0
b0 <"
b0 a"
1!
#110000
0!
#115000
b10 _
b10 q
b10 7"
1Q
0]
b1111 .
b1111 ;"
b1111 b"
b100 J
b100 k
b100 x
b100 X"
b10100100000010001100011 <
b10100100000010001100011 e
b10100100000010001100011 I"
b101100 7
b101100 Y"
b101100 ["
b110011 O"
b110011 p
b1001 4
b1001 8"
b100 '
b100 5"
b100 :"
b100 _"
b111 )
b111 4"
b111 9"
b111 ^"
b0 ?
b0 ?"
b0 P"
b111 y
b111 l
b10 N
b10 j
b10 o
b1100100 L
b1100100 i
b1100100 '"
b0 K
b0 c
b0 z
b0 -"
b1 D
b1 #"
b1 2"
b1100100 &
b1100100 $"
b1100100 *"
b1100100 `"
b1100100 f"
b101100 8
b101100 J"
b101100 W"
b101000 ;
b101000 f
b101000 \"
b10000111101010010110011 =
b10000111101010010110011 >"
b10000111101010010110011 L"
b10000111101010010110011 N"
b101000 9
b101000 ="
b101000 M"
b111100110111010000010011 >
b111100110111010000010011 B"
b0 `
b0 n
b0 @"
1^
b1000 5
b1000 {
b1000 6"
b1000 D"
b1111 (
b1111 /"
b1111 H"
b110 *
b110 0"
b110 G"
b1111 @
b1111 b
b1111 A"
b0 /
b0 +"
b0 F"
b100100 :
b100100 C"
b110 B
b110 t
b110 }
b111 3
b111 ~
b111 ."
b111 R"
b1111 -
b1111 s
b1111 !"
b1111 I
b1111 u
b1111 |
b1111 ""
b1111 ("
b1111 Q"
1O
b1100100 H
b1100100 T"
b1100100 d"
1!
#120000
0!
#125000
1%
b0 J
b0 k
b0 x
b0 X"
b1111 L
b1111 i
b1111 '"
b1000 ?
b1000 ?"
b1000 P"
1F
b1 _
b1 q
b1 7"
0Q
b1100100 .
b1100100 ;"
b1100100 b"
b1111 0
b1111 <"
b1111 a"
b1111 &
b1111 $"
b1111 *"
b1111 `"
b1111 f"
b101 y
b101 l
b1001 N
b1001 j
b1001 o
b1 D
b1 #"
b1 2"
b1111 K
b1111 c
b1111 z
b1111 -"
b1100011 O"
b1100011 p
b1000 4
b1000 8"
b101 '
b101 5"
b101 :"
b101 _"
b100 )
b100 4"
b100 9"
b100 ^"
b100000000010100010011 <
b100000000010100010011 e
b100000000010100010011 I"
b110000 7
b110000 Y"
b110000 ["
b111 2
b111 1"
b111 U"
b111 ]"
b1111 H
b1111 T"
b1111 d"
b111 B
b111 t
b111 }
b1000 3
b1000 ~
b1000 ."
b1000 R"
b0 -
b0 s
b0 !"
b100 I
b100 u
b100 |
b100 ""
b100 ("
b100 Q"
b10000111101010010110011 >
b10000111101010010110011 B"
b10 `
b10 n
b10 @"
0^
b1001 5
b1001 {
b1001 6"
b1001 D"
b100 (
b100 /"
b100 H"
b111 *
b111 0"
b111 G"
b0 @
b0 b
b0 A"
b1111 /
b1111 +"
b1111 F"
b101000 :
b101000 C"
b10100100000010001100011 =
b10100100000010001100011 >"
b10100100000010001100011 L"
b10100100000010001100011 N"
b101100 9
b101100 ="
b101100 M"
b110000 8
b110000 J"
b110000 W"
b101100 ;
b101100 f
b101100 \"
1!
#130000
0!
#135000
1]
1Q
b0 _
b0 q
b0 7"
0F
b0 .
b0 ;"
b0 b"
b0 0
b0 <"
b0 a"
0%
b11111111111111111111111110101011 J
b11111111111111111111111110101011 k
b11111111111111111111111110101011 x
b11111111111111111111111110101011 X"
b1100100 M
b1100100 a
b1100100 h
b10011 <
b10011 e
b10011 I"
b110100 7
b110100 Y"
b110100 ["
b10011 O"
b10011 p
b1010 4
b1010 8"
b1 '
b1 5"
b1 :"
b1 _"
b0 )
b0 4"
b0 9"
b0 ^"
b1 ?
b1 ?"
b1 P"
b0 y
b0 l
b1 N
b1 j
b1 o
0#
b1100100 K
b1100100 c
b1100100 z
b1100100 -"
b0 D
b0 #"
b0 2"
b100 &
b100 $"
b100 *"
b100 `"
b100 f"
b110100 8
b110100 J"
b110100 W"
b110000 ;
b110000 f
b110000 \"
b100000000010100010011 =
b100000000010100010011 >"
b100000000010100010011 L"
b100000000010100010011 N"
b110000 9
b110000 ="
b110000 M"
b10100100000010001100011 >
b10100100000010001100011 B"
b1 `
b1 n
b1 @"
0R
1G
b1000 5
b1000 {
b1000 6"
b1000 D"
b101 (
b101 /"
b101 H"
b100 *
b100 0"
b100 G"
b1000 @
b1000 b
b1000 A"
b1100100 /
b1100100 +"
b1100100 F"
b1111 1
b1111 %"
b1111 E"
b101100 :
b101100 C"
b101 B
b101 t
b101 }
b1001 3
b1001 ~
b1001 ."
b1001 R"
b1111 -
b1111 s
b1111 !"
b0 I
b0 u
b0 |
b0 ""
b0 ("
b0 Q"
b1000 2
b1000 1"
b1000 U"
b1000 ]"
b100 H
b100 T"
b100 d"
1!
#140000
0!
#145000
b1 J
b1 k
b1 x
b1 X"
b0 &
b0 $"
b0 *"
b0 `"
b0 f"
b0 N
b0 j
b0 o
b1 M
b1 a
b1 h
b0 K
b0 c
b0 z
b0 -"
b0 L
b0 i
b0 '"
b0 4
b0 8"
b0 '
b0 5"
b0 :"
b0 _"
b0 ?
b0 ?"
b0 P"
bx <
bx e
bx I"
b111000 7
b111000 Y"
b111000 ["
b1001 2
b1001 1"
b1001 U"
b1001 ]"
b0 H
b0 T"
b0 d"
b0 B
b0 t
b0 }
0P
b1000 3
b1000 ~
b1000 ."
b1000 R"
b1100100 -
b1100100 s
b1100100 !"
b11111111111111111111111110101011 I
b11111111111111111111111110101011 u
b11111111111111111111111110101011 |
b11111111111111111111111110101011 ""
b11111111111111111111111110101011 ("
b11111111111111111111111110101011 Q"
b100000000010100010011 >
b100000000010100010011 B"
b0 `
b0 n
b0 @"
1R
1^
0G
b1010 5
b1010 {
b1010 6"
b1010 D"
b1 (
b1 /"
b1 H"
b0 *
b0 0"
b0 G"
b1 @
b1 b
b1 A"
b0 /
b0 +"
b0 F"
b0 1
b0 %"
b0 E"
b110000 :
b110000 C"
b10011 =
b10011 >"
b10011 L"
b10011 N"
b110100 9
b110100 ="
b110100 M"
b111000 8
b111000 J"
b111000 W"
b110100 ;
b110100 f
b110100 \"
1!
#150000
0!
#155000
0Q
0]
bx .
bx ;"
bx b"
bx 0
bx <"
bx a"
1%
b0 J
b0 k
b0 x
b0 X"
b111100 7
b111100 Y"
b111100 ["
bx O"
bx p
bx 4
bx 8"
bx '
bx 5"
bx :"
bx _"
bx )
bx 4"
bx 9"
bx ^"
b0 ?
b0 ?"
b0 P"
b0 M
b0 a
b0 h
b11111111111111111111111110101011 &
b11111111111111111111111110101011 $"
b11111111111111111111111110101011 *"
b11111111111111111111111110101011 `"
b11111111111111111111111110101011 f"
b111100 8
b111100 J"
b111100 W"
b111000 ;
b111000 f
b111000 \"
bx =
bx >"
bx L"
bx N"
b111000 9
b111000 ="
b111000 M"
b10011 >
b10011 B"
b0 5
b0 {
b0 6"
b0 D"
b0 (
b0 /"
b0 H"
b0 @
b0 b
b0 A"
b110100 :
b110100 C"
1P
b1010 3
b1010 ~
b1010 ."
b1010 R"
b0 -
b0 s
b0 !"
b1 I
b1 u
b1 |
b1 ""
b1 ("
b1 Q"
0O
b1000 2
b1000 1"
b1000 U"
b1000 ]"
b11111111111111111111111110101011 H
b11111111111111111111111110101011 T"
b11111111111111111111111110101011 d"
1!
#160000
0!
#165000
x%
bx J
bx k
bx x
bx X"
b1 &
b1 $"
b1 *"
b1 `"
b1 f"
bx y
bx m
bx l
bx M
bx a
bx h
bx K
bx c
bx z
bx -"
bx L
bx i
bx '"
b1000000 7
b1000000 Y"
b1000000 ["
1O
b1010 2
b1010 1"
b1010 U"
b1010 ]"
b1 H
b1 T"
b1 d"
b0 3
b0 ~
b0 ."
b0 R"
b0 I
b0 u
b0 |
b0 ""
b0 ("
b0 Q"
bx >
bx B"
0R
0^
bx 5
bx {
bx 6"
bx D"
bx (
bx /"
bx H"
bx *
bx 0"
bx G"
bx /
bx +"
bx F"
bx 1
bx %"
bx E"
b111000 :
b111000 C"
b111100 9
b111100 ="
b111100 M"
b1000000 8
b1000000 J"
b1000000 W"
b111100 ;
b111100 f
b111100 \"
1!
#170000
0!
#175000
b1000100 7
b1000100 Y"
b1000100 ["
b0 &
b0 $"
b0 *"
b0 `"
b0 f"
b1000100 8
b1000100 J"
b1000100 W"
b1000000 ;
b1000000 f
b1000000 \"
b1000000 9
b1000000 ="
b1000000 M"
b111100 :
b111100 C"
bx B
bx t
bx }
0P
bx 3
bx ~
bx ."
bx R"
bx -
bx s
bx !"
bx I
bx u
bx |
bx ""
bx ("
bx Q"
b0 2
b0 1"
b0 U"
b0 ]"
b0 H
b0 T"
b0 d"
1!
#180000
0!
#185000
bx &
bx $"
bx *"
bx `"
bx f"
b1001000 7
b1001000 Y"
b1001000 ["
0O
bx 2
bx 1"
bx U"
bx ]"
bx H
bx T"
bx d"
b1000000 :
b1000000 C"
b1000100 9
b1000100 ="
b1000100 M"
b1001000 8
b1001000 J"
b1001000 W"
b1000100 ;
b1000100 f
b1000100 \"
1!
#190000
0!
#195000
b1001100 7
b1001100 Y"
b1001100 ["
b1001100 8
b1001100 J"
b1001100 W"
b1001000 ;
b1001000 f
b1001000 \"
b1001000 9
b1001000 ="
b1001000 M"
b1000100 :
b1000100 C"
1!
#200000
0!
#205000
b1010000 7
b1010000 Y"
b1010000 ["
b1001000 :
b1001000 C"
b1001100 9
b1001100 ="
b1001100 M"
b1010000 8
b1010000 J"
b1010000 W"
b1001100 ;
b1001100 f
b1001100 \"
1!
#210000
0!
#215000
b1010100 7
b1010100 Y"
b1010100 ["
b1010100 8
b1010100 J"
b1010100 W"
b1010000 ;
b1010000 f
b1010000 \"
b1010000 9
b1010000 ="
b1010000 M"
b1001100 :
b1001100 C"
1!
#220000
0!
#225000
b1011000 7
b1011000 Y"
b1011000 ["
b1010000 :
b1010000 C"
b1010100 9
b1010100 ="
b1010100 M"
b1011000 8
b1011000 J"
b1011000 W"
b1010100 ;
b1010100 f
b1010100 \"
1!
#230000
0!
#235000
b1011100 7
b1011100 Y"
b1011100 ["
b1011100 8
b1011100 J"
b1011100 W"
b1011000 ;
b1011000 f
b1011000 \"
b1011000 9
b1011000 ="
b1011000 M"
b1010100 :
b1010100 C"
1!
#240000
0!
#245000
b1100000 7
b1100000 Y"
b1100000 ["
b1011000 :
b1011000 C"
b1011100 9
b1011100 ="
b1011100 M"
b1100000 8
b1100000 J"
b1100000 W"
b1011100 ;
b1011100 f
b1011100 \"
1!
#250000
0!
#255000
b1100100 7
b1100100 Y"
b1100100 ["
b1100100 8
b1100100 J"
b1100100 W"
b1100000 ;
b1100000 f
b1100000 \"
b1100000 9
b1100000 ="
b1100000 M"
b1011100 :
b1011100 C"
1!
#260000
0!
#265000
b1101000 7
b1101000 Y"
b1101000 ["
b1100000 :
b1100000 C"
b1100100 9
b1100100 ="
b1100100 M"
b1101000 8
b1101000 J"
b1101000 W"
b1100100 ;
b1100100 f
b1100100 \"
1!
#270000
0!
#275000
b1101100 7
b1101100 Y"
b1101100 ["
b1101100 8
b1101100 J"
b1101100 W"
b1101000 ;
b1101000 f
b1101000 \"
b1101000 9
b1101000 ="
b1101000 M"
b1100100 :
b1100100 C"
1!
#280000
0!
#285000
b1110000 7
b1110000 Y"
b1110000 ["
b1101000 :
b1101000 C"
b1101100 9
b1101100 ="
b1101100 M"
b1110000 8
b1110000 J"
b1110000 W"
b1101100 ;
b1101100 f
b1101100 \"
1!
#290000
0!
#295000
b1110100 7
b1110100 Y"
b1110100 ["
b1110100 8
b1110100 J"
b1110100 W"
b1110000 ;
b1110000 f
b1110000 \"
b1110000 9
b1110000 ="
b1110000 M"
b1101100 :
b1101100 C"
1!
#300000
0!
#305000
b1111000 7
b1111000 Y"
b1111000 ["
b1110000 :
b1110000 C"
b1110100 9
b1110100 ="
b1110100 M"
b1111000 8
b1111000 J"
b1111000 W"
b1110100 ;
b1110100 f
b1110100 \"
1!
#310000
0!
#315000
b1111100 7
b1111100 Y"
b1111100 ["
b1111100 8
b1111100 J"
b1111100 W"
b1111000 ;
b1111000 f
b1111000 \"
b1111000 9
b1111000 ="
b1111000 M"
b1110100 :
b1110100 C"
1!
#320000
0!
#325000
b10000000 7
b10000000 Y"
b10000000 ["
b1111000 :
b1111000 C"
b1111100 9
b1111100 ="
b1111100 M"
b10000000 8
b10000000 J"
b10000000 W"
b1111100 ;
b1111100 f
b1111100 \"
1!
#330000
0!
#335000
b10000100 7
b10000100 Y"
b10000100 ["
b10000100 8
b10000100 J"
b10000100 W"
b10000000 ;
b10000000 f
b10000000 \"
b10000000 9
b10000000 ="
b10000000 M"
b1111100 :
b1111100 C"
1!
#340000
0!
#345000
b10001000 7
b10001000 Y"
b10001000 ["
b10000000 :
b10000000 C"
b10000100 9
b10000100 ="
b10000100 M"
b10001000 8
b10001000 J"
b10001000 W"
b10000100 ;
b10000100 f
b10000100 \"
1!
#350000
0!
#355000
b10001100 7
b10001100 Y"
b10001100 ["
b10001100 8
b10001100 J"
b10001100 W"
b10001000 ;
b10001000 f
b10001000 \"
b10001000 9
b10001000 ="
b10001000 M"
b10000100 :
b10000100 C"
1!
#360000
0!
#365000
b10010000 7
b10010000 Y"
b10010000 ["
b10001000 :
b10001000 C"
b10001100 9
b10001100 ="
b10001100 M"
b10010000 8
b10010000 J"
b10010000 W"
b10001100 ;
b10001100 f
b10001100 \"
1!
#370000
0!
#375000
b10010100 7
b10010100 Y"
b10010100 ["
b10010100 8
b10010100 J"
b10010100 W"
b10010000 ;
b10010000 f
b10010000 \"
b10010000 9
b10010000 ="
b10010000 M"
b10001100 :
b10001100 C"
1!
#380000
0!
#385000
b10011000 7
b10011000 Y"
b10011000 ["
b10010000 :
b10010000 C"
b10010100 9
b10010100 ="
b10010100 M"
b10011000 8
b10011000 J"
b10011000 W"
b10010100 ;
b10010100 f
b10010100 \"
1!
#390000
0!
#395000
b10011100 7
b10011100 Y"
b10011100 ["
b10011100 8
b10011100 J"
b10011100 W"
b10011000 ;
b10011000 f
b10011000 \"
b10011000 9
b10011000 ="
b10011000 M"
b10010100 :
b10010100 C"
1!
#400000
0!
#405000
b10100000 7
b10100000 Y"
b10100000 ["
b10011000 :
b10011000 C"
b10011100 9
b10011100 ="
b10011100 M"
b10100000 8
b10100000 J"
b10100000 W"
b10011100 ;
b10011100 f
b10011100 \"
1!
#410000
0!
#415000
b10100100 7
b10100100 Y"
b10100100 ["
b10100100 8
b10100100 J"
b10100100 W"
b10100000 ;
b10100000 f
b10100000 \"
b10100000 9
b10100000 ="
b10100000 M"
b10011100 :
b10011100 C"
1!
#420000
0!
#425000
b10101000 7
b10101000 Y"
b10101000 ["
b10100000 :
b10100000 C"
b10100100 9
b10100100 ="
b10100100 M"
b10101000 8
b10101000 J"
b10101000 W"
b10100100 ;
b10100100 f
b10100100 \"
1!
#430000
0!
#435000
b10101100 7
b10101100 Y"
b10101100 ["
b10101100 8
b10101100 J"
b10101100 W"
b10101000 ;
b10101000 f
b10101000 \"
b10101000 9
b10101000 ="
b10101000 M"
b10100100 :
b10100100 C"
1!
#440000
0!
#445000
b10110000 7
b10110000 Y"
b10110000 ["
b10101000 :
b10101000 C"
b10101100 9
b10101100 ="
b10101100 M"
b10110000 8
b10110000 J"
b10110000 W"
b10101100 ;
b10101100 f
b10101100 \"
1!
#450000
0!
#455000
b10110100 7
b10110100 Y"
b10110100 ["
b10110100 8
b10110100 J"
b10110100 W"
b10110000 ;
b10110000 f
b10110000 \"
b10110000 9
b10110000 ="
b10110000 M"
b10101100 :
b10101100 C"
1!
#460000
0!
#465000
b10111000 7
b10111000 Y"
b10111000 ["
b10110000 :
b10110000 C"
b10110100 9
b10110100 ="
b10110100 M"
b10111000 8
b10111000 J"
b10111000 W"
b10110100 ;
b10110100 f
b10110100 \"
1!
#470000
0!
#475000
b10111100 7
b10111100 Y"
b10111100 ["
b10111100 8
b10111100 J"
b10111100 W"
b10111000 ;
b10111000 f
b10111000 \"
b10111000 9
b10111000 ="
b10111000 M"
b10110100 :
b10110100 C"
1!
#480000
0!
#485000
b11000000 7
b11000000 Y"
b11000000 ["
b10111000 :
b10111000 C"
b10111100 9
b10111100 ="
b10111100 M"
b11000000 8
b11000000 J"
b11000000 W"
b10111100 ;
b10111100 f
b10111100 \"
1!
#490000
0!
#495000
b11000100 7
b11000100 Y"
b11000100 ["
b11000100 8
b11000100 J"
b11000100 W"
b11000000 ;
b11000000 f
b11000000 \"
b11000000 9
b11000000 ="
b11000000 M"
b10111100 :
b10111100 C"
1!
#500000
0!
#505000
b11001000 7
b11001000 Y"
b11001000 ["
b11000000 :
b11000000 C"
b11000100 9
b11000100 ="
b11000100 M"
b11001000 8
b11001000 J"
b11001000 W"
b11000100 ;
b11000100 f
b11000100 \"
1!
#510000
0!
