<stg><name>dut_matrix_multiply_alt2</name>


<trans_list>

<trans id="98" from="1" to="2">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="15">
<condition id="93">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="5">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="6">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="10" to="11">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="11" to="12">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="12" to="13">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="13" to="14">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="14" to="2">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="64">
<![CDATA[
:0  %sum_mult = alloca [1000 x float], align 4

]]></node>
<StgValue><ssdm name="sum_mult"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten2 = phi i20 [ 0, %0 ], [ %indvar_flatten_next2, %ifBlock ]

]]></node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %Col_assign_3 = phi i10 [ 0, %0 ], [ %tmp_i_i_mid2_v, %ifBlock ]

]]></node>
<StgValue><ssdm name="Col_assign_3"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:3  %Row_assign = phi i4 [ 0, %0 ], [ %tmp_40_mid2, %ifBlock ]

]]></node>
<StgValue><ssdm name="Row_assign"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:4  %Col_assign = phi i7 [ 0, %0 ], [ %c, %ifBlock ]

]]></node>
<StgValue><ssdm name="Col_assign"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:5  %exitcond_flatten2 = icmp eq i20 %indvar_flatten2, -264576

]]></node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:6  %indvar_flatten_next2 = add i20 %indvar_flatten2, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten2, label %7, label %.reset7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset7:3  %exitcond_flatten = icmp eq i11 %indvar_flatten, 1000

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset7:4  %Row_assign_mid = select i1 %exitcond_flatten, i4 0, i4 %Row_assign

]]></node>
<StgValue><ssdm name="Row_assign_mid"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:15  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset7:16  %exitcond = icmp eq i7 %Col_assign, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:17  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset7:18  %r = add i4 %Row_assign_mid, 1

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:20  %tmp_53 = or i1 %exitcond_mid, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset7:21  %Col_assign_mid2 = select i1 %tmp_53, i7 0, i7 %Col_assign

]]></node>
<StgValue><ssdm name="Col_assign_mid2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset7:22  %tmp_40_mid2 = select i1 %exitcond_mid, i4 %r, i4 %Row_assign_mid

]]></node>
<StgValue><ssdm name="tmp_40_mid2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset7:0  %k = add i10 %Col_assign_3, 1

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset7:5  %tmp_mid1 = icmp eq i10 %k, 0

]]></node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset7:6  %tmp2 = icmp eq i10 %Col_assign_3, 0

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset7:7  %tmp_mid2 = select i1 %exitcond_flatten, i1 %tmp_mid1, i1 %tmp2

]]></node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset7:8  %tmp_mid1_23 = icmp eq i10 %k, -241

]]></node>
<StgValue><ssdm name="tmp_mid1_23"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset7:9  %tmp_1 = icmp eq i10 %Col_assign_3, -241

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset7:10  %tmp_mid2_24 = select i1 %exitcond_flatten, i1 %tmp_mid1_23, i1 %tmp_1

]]></node>
<StgValue><ssdm name="tmp_mid2_24"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset7:11  %tmp_i_i_mid2_v = select i1 %exitcond_flatten, i10 %k, i10 %Col_assign_3

]]></node>
<StgValue><ssdm name="tmp_i_i_mid2_v"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="14" op_0_bw="10">
<![CDATA[
.reset7:12  %tmp_i_i_mid2_cast2 = zext i10 %tmp_i_i_mid2_v to i14

]]></node>
<StgValue><ssdm name="tmp_i_i_mid2_cast2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="14" op_0_bw="4">
<![CDATA[
.reset7:24  %tmp_40_mid2_cast = zext i4 %tmp_40_mid2 to i14

]]></node>
<StgValue><ssdm name="tmp_40_mid2_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset7:25  %tmp_54 = mul i14 %tmp_40_mid2_cast, 784

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset7:26  %tmp_55 = add i14 %tmp_i_i_mid2_cast2, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="17" op_0_bw="10">
<![CDATA[
.reset7:13  %tmp_i_i_mid2_cast = zext i10 %tmp_i_i_mid2_v to i17

]]></node>
<StgValue><ssdm name="tmp_i_i_mid2_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset7:14  %tmp_s = mul i17 %tmp_i_i_mid2_cast, 100

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="14">
<![CDATA[
.reset7:27  %tmp_62_cast = sext i14 %tmp_55 to i64

]]></node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:28  %A_addr = getelementptr [7840 x float]* %A, i64 0, i64 %tmp_62_cast

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="13">
<![CDATA[
.reset7:33  %cast_in_a = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="cast_in_a"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="17" op_0_bw="7">
<![CDATA[
.reset7:35  %tmp_i_i4_cast = zext i7 %Col_assign_mid2 to i17

]]></node>
<StgValue><ssdm name="tmp_i_i4_cast"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset7:36  %tmp_57 = add i17 %tmp_i_i4_cast, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="17">
<![CDATA[
.reset7:37  %tmp_64_cast = zext i17 %tmp_57 to i64

]]></node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:38  %B_addr = getelementptr [78400 x float]* %B, i64 0, i64 %tmp_64_cast

]]></node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="17">
<![CDATA[
.reset7:43  %cast_in_b = load float* %B_addr, align 4

]]></node>
<StgValue><ssdm name="cast_in_b"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="11" op_0_bw="4">
<![CDATA[
.reset7:23  %tmp_40_mid2_cast1 = zext i4 %tmp_40_mid2 to i11

]]></node>
<StgValue><ssdm name="tmp_40_mid2_cast1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset7:29  %tmp_56 = mul i11 %tmp_40_mid2_cast1, 100

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="13">
<![CDATA[
.reset7:33  %cast_in_a = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="cast_in_a"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="11" op_0_bw="7">
<![CDATA[
.reset7:34  %tmp_i_i4_cast2 = zext i7 %Col_assign_mid2 to i11

]]></node>
<StgValue><ssdm name="tmp_i_i4_cast2"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset7:39  %tmp_58 = add i11 %tmp_i_i4_cast2, %tmp_56

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="11">
<![CDATA[
.reset7:40  %tmp_65_cast = sext i11 %tmp_58 to i64

]]></node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:41  %C_addr = getelementptr [1000 x float]* %C, i64 0, i64 %tmp_65_cast

]]></node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:42  %sum_mult_addr = getelementptr [1000 x float]* %sum_mult, i64 0, i64 %tmp_65_cast

]]></node>
<StgValue><ssdm name="sum_mult_addr"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="17">
<![CDATA[
.reset7:43  %cast_in_b = load float* %B_addr, align 4

]]></node>
<StgValue><ssdm name="cast_in_b"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

]]></node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="10">
<![CDATA[
.reset7:45  %sum_mult_load = load float* %sum_mult_addr, align 4

]]></node>
<StgValue><ssdm name="sum_mult_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

]]></node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="10">
<![CDATA[
.reset7:45  %sum_mult_load = load float* %sum_mult_addr, align 4

]]></node>
<StgValue><ssdm name="sum_mult_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

]]></node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset7:1  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @a_col_loop_a_row_loop_b_col_lo)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset7:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784000, i64 784000, i64 784000)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset7:19  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @a_row_loop_b_col_loop_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset7:30  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1809) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset7:31  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1809)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset7:32  call void (...)* @_ssdm_op_SpecPipeline(i32 100, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

]]></node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset7:46  br i1 %tmp_mid2, label %2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store float %mult, float* %sum_mult_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fadd float %sum_mult_load, %mult

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fadd float %sum_mult_load, %mult

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fadd float %sum_mult_load, %mult

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="83" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fadd float %sum_mult_load, %mult

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="84" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fadd float %sum_mult_load, %mult

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_mid2_24, label %4, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
<literal name="tmp_mid2_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store float %tmp_42, float* %sum_mult_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
<literal name="tmp_mid2_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
<literal name="tmp_mid2_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store float %tmp_42, float* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
<literal name="tmp_mid2_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %ifBlock

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ifBlock

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1809, i32 %tmp_41)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ifBlock:1  %c = add i7 %Col_assign_mid2, 1

]]></node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ifBlock:2  %indvar_flatten_op = add i11 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
ifBlock:3  %indvar_flatten_next = select i1 %exitcond_flatten, i11 1, i11 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0">
<![CDATA[
ifBlock:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
