<DOC>
<DOCNO>
EP-0016636
</DOCNO>
<TEXT>
<DATE>
19801001
</DATE>
<IPC-CLASSIFICATIONS>
H01L-21/8247 H01L-21/8246 G11C-27/04 H01L-29/792 H01L-27/112 G11C-17/04 G11C-27/00 H01L-27/105 H01L-29/02 H01L-29/10 H01L-29/762 H01L-21/339 H01L-29/788 H01L-29/66 <main>H01L-27/10</main> H01L-21/02 G11C-17/00 H01L-21/70 
</IPC-CLASSIFICATIONS>
<TITLE>
ccd read-only memory.
</TITLE>
<APPLICANT>
hughes aircraft cous<sep>hughes aircraft company<sep>hughes aircraft company7200 hughes terrace, p.o. box 80028los angeles, california 90080-0028us<sep>hughes aircraft company<sep>
</APPLICANT>
<INVENTOR>
nash greg<sep>nash, greg<sep>nash, greg2027 linda flora drivelos angeles californiaus<sep>nash, greg<sep>nash, greg2027 linda flora drivelos angeles californiaus<sep>
</INVENTOR>
<ABSTRACT>
the specification describes a high capacity non-volatile  ccd read only memory system that includes a plurality of  memory cells.  selected ones of the memory cells include a  double-diffused region (34) having a first (36) and second  (38) implant or diffusion under a clocked electrode (24)  whereby the first implant or diffusion (36) provides a fixed  charge required for rom operation, and the charge and  polarity of said second implant or diffusion (38) provides a  neutralizing effect on the surface potential under the clocked  electrode (24) and above the double implanted or double  diffused region (34).  
</ABSTRACT>
<DESCRIPTION>
ccd read-only memory and method of fabrication thereof the invention relates to a ccd (chearge-coupled device) read-only memory (rom). there are two basic classes of solid state read-only memories (hereinafter reffered tzo as roms)namely, random access memories and serial access memories. random access mos roms are generally well known. they typically consist of a matrix of metal-oxide silicon-field-effect transistors (mosfets) that have been constructed with an alterable threshold voltage which is used to electrically indicate the storage of a binary "1" or "0". the second class of roms i.e., serial access memories are not known to be presentlycommercially available as mos devices. a typical solid-state rondom access rom is a mnos (metal nitride oxide semiconductor) memory device such as described by frohman and dentchowsky in procoedings iebe, vol. 58, august 1970 pages 1207 - 1219. the mnos structure describd in this publicationis configured in the form of a field-effect transistor fabricated on a semiconductor substrate having an insulated gate electrode and source and drain terminals that "current access" the stored charge in the transistors. a composite insulating layer disposed between the gate electrode and the semiconductor substance of the transistor consists of a thin layer of silicon oxide on er of silicon nitride has been applied. by voltage pulse on the gate electrode, charge carriers are transported from the semiconductor substrate to to the thin silicon oxide layer by meaiis of a phenomena known as tunnelling. the number of charge carriers trapped at the interface of the silicon oxide layer and the silicon nitride layer detemines the threshold voltage of tiie transistor, which voltage i. turn controls the magnitude cf +'e current flow between the source and drain trials for a specified read voltage on the gate electrode. however, the problem encountered with this prior mnos structure is that it requires at least one transistor per bit of binary information, so that the packing density is very small and limited. another method of determining the threshold voltage of a field-effect transistor gate in the above type of mnos structure is by injection of charge created during an avalanche breakdown in the seniconductor substrate of the transistor. a semiconductor memory device using this principle is known in the art as a famos (floating-gate avalanche metal oxide semiconductor) structure, and one such structure of this typ is described by dov frohman and bentchowsky in ieee journal of solid-state circuits, vol so6, october, 1971i pages 301-306. the device described in he latter publication is a field-effect transistor with a source, a drain, and an insulated floating gate e) ectrode in the form of a nonconnected conductive layer which is usually surrounded by insulating material and disposed above the surface of the semiconductor substrate. by applying a reverse bias of sufficient magnitude across the source substrate pn junction or the drain-supstrate pn junction to produce avalanche breakdown, charge carriers are generated at the junction. on account of the electrical field applied across the pn junction at reverse breakdown, the energy of these charge carriers
</DESCRIPTION>
<CLAIMS>
claims:    1. a non-volatile ccd read-only memory (rom) comprising a   semiconductor    substrate of a predetermined   conductivity    type and a plurality of   charge    transfer electrodes selectively   spaccd    above, and insulaied from, a major surface of the substrate and arranged to define a series of memory cells in the substrate, characterized in that selected ones of the   memory    cells include a double conductivity type region (34) consisting of a first region (38) adjacent said   or    surface and of a first conductivity type   which    is different   fro    said predetermined conductivity type of the substrate (12),  and a second   region    (38) adjacent said first region (36)   and    of a second conductivity type which is the   sa-.-.e    as the conductivity type of   th2    substrate (12) but has a higher impurity   concentration     2. a read-only memory according to claim 1, characterized in that said series of memory cells (50 to 72) includes input   (50),    output (72) and intermediate (52-70) cells, and there are provided input means (42) coupled to the input cell   (50),    output means (44)   coddled    to the output cell (72), a feedback connection (80) from the   output    means (44) to the input means (42j, and a clocking signal source (74)   coupled    to said electrodes (16 to 32) to transfer charges between successive ones of said memory cells,   whereby    said first   region    (36) provides a fixed charge representative of   r0'    information,  while said second region (38) has a nentralizing effect on the surface potential of said double conductivity type region (34).    3. a read-only memory according to   claim    1 or 2, characterized in that the semiconductor substrate (12) has   e      resistivity    of between o.i and 1014 ohm   cm,    the first region (36) has an   ir--qurity      conce.,tration    of between 1012 and 1020   charge    carriers per cubic   centireter,    and the second   region    (38) has approximately the same impurity concentration   8; ;    the first region (36) but an opposite polarity. whereby the resulting neutralizing effect enables the substrate (12) to receive a fixed charge as necessary for rom operation withour significantly chanping the surface potential of the substrate and thus the clocked ccd operation.     4. a read-only-memory (rom) structure for providing nonvolatile storage of binary information, said   structure    comprising:  a) a semiconductive   substrate    of a first conductivity-type, having first and   second    major surfaces,  b)   2    plurality of adjacent charge-coupled-device (ccd) memory cell   including    input,   output    and   inte--      mediate      cod    cells cascaded therebetween, each   ccii    including predefined adjacent surface portions of said substrate and being further defined by separate plurali- ties of clocked electrodes selectively spaced above and insulated from said substrate to define,  when   energized1    a series of charge storage sites in said substrate , and  c) selective ones of said cells   including    fixed charge areas   defined      by:     i) a first region of a   second    conductivity- type   adjacent    to said first major   surface,    of said sub strate,    ii)    a second region of the same   conductivity-    type   or      said    substrate, and of higher impurity concentration than said substrate,  directly adjacent to said first region,  whereby when   clocking    signals are applied to said pluralities of electrodes so as to step    charge    packets   between      successive      ones    of said cells,   including    said storage sites,   said    first region provides a   fled    charge required for memory   in      ro      operation,    and the   charge    and polarity of said   second    region provides a neutralizing   .ffct    on the surface potential of said substrate above said first and second regions.   5. a nenvolatile read-only-memory (rom) structure having selectively spaced regions that store charge in a substrate, comprising:  a) a pemiconductive substrate of a first  conductivity-type, having first and second major   surfaces,     b) a   plurality    of adjacent charge-coupled- device   (ccd)    memory cells including input,   output    and intermediate ccd cells cascaded therebetween, each ccd cell including   redefined    adjacent surface portions of said substrate and being further defined by scparate   pluralities    of clocked electrodes selectively   spiced    above said substrate portions, so as to define, when energized,  a series of charge storage sites in said   substrate 1 and     c) selective ones of said cells including a fixed charge region defined by:  i) a first ion-implanted or diffused region of a second conductivity-type adjacent to one of said surface portions of said substrate and   directly    beneath a selected one of said clocked electrodes1  ii) a second ion-implanted or diffused region of the same conductivity-type of said substrate, and higher in impurity concentration than said substrate, directly adjacent to said first region,  whereby   when      clocking    signals are applied to said clocked electrodes so as to step charge packets between successive ones of said storage sites,   said first region provides a fixed charge representative of rom non-volatile memory information and the charge and   polarity of said second region or provides a neutralizing    effect on the surface   potcl,tial    of said   substrate    portions directly beneath one of said clocked clectrodes and above   safd    first and second   regions.      6 , a system for   providing      nonvolatile    storage of information, said system comprising:  a) a   se-miconduetive    substrate of a first conductivity-type having first and second major surfaces,     b) a plurality of adjacent charge-coupled device (ccd) memory cells including input,   output    and intermediate ccd cells cascaded therebetween, each cell including predefined adjacent surface portions   or    said substrate   and    being further defined by   separate    pluralities of   clocked    electrodes selectively spaced above said substrate to define,   when    energized,  a   series    of   charge    storage sites in said   substrate,     c)   input    circuit means coupled   @@    said   input    cell for   providing    charge   thereto 1     d) output circuit   means    coupled to said output cell for converting binary   in2ormation      therefrom1     e) means for feeding   back      t)e      information    from said output circuit means to said   input    circuit means, and  f) selected ones of said cells including fixed charge regions defined   by: :     i) a first ion-implanted or diffused region of a second conductivity-type adjacent to une of said surface porectly of said   substrate    and   directly    beneath a selected one of said clocked electrodes,   ano     ii) a second   ion-implanted    or diffused region of the same conductivity-type of said substrate   but    higher in   impurity    concentration than   paii      suostrate,    directly adjacent to said first region,  whereby when   clocking      signals    are   appliec-'    to said clocked electrodes so as to   step      charge    packets between successive ones of said storage   zites, said first region provides a fixed   charge    representative of rom memory information and the charge and polarity of said second region provides a neutralizing   effect    or; the surface potential of said substrate portions directly beneath selected ones of said clocked electrodes and above said first   ard    second regions.     7.   a      method    of fabricating   a    nonvolatile   read-only    memory (rom) cell having selectively   spaced      regions    of fixed stored charge in a substrate,   comprising      the    steps of: :  a) providing a semiconductor substrate of a first conductivity-type having first and second major surfaces,  b) forming a first region of   2    second   coluduc-    tivity-type adjacent to said first major surface,  c) forming a second region of the   same    conduct tivity-type as said substrate directly adjacent to said first region,    whereby    said first region provides a fixed charge required for   ron    operation, and the opposite charge of said second region provides a neutralizing effect on the surface potential of said substrate above said first and second regions.   8. a method of fabricating a nonvelatile   read-only-    memory (rom) cell having a   lineÂ¯    array of charge transfer electrodes selectively distributed above the surface of a semiconductor substrate to define, when energized, a series of charge storage sites in said substrate, and having means for applying clocking signals to said electrodes so as to step   charge    packets between successive ones of said storage sites, comprising the steps of: :  a) providing a semiconductive substrate of   a    first conductivity-type having first and   second      major      surfaces,     b) providing said 1 linear array of electrodes selectively distributed adjacent to and electrically insulated from said first   mawol-      surface    of said   scnli-    conductive substrate,  c) forming a first   region    of a second conduc- tivity-type adjacent to said first major surface and  underneath one of said electrodes  d) forming a   second      region    of the same   conductivity-type    as said substrate adjacent said first   region,     whereby said first region piovides a fixed    charge required for a desired   non-vo tile    memory in rom operation and   t3)e    electrical charge of said second region which is opposite in polarity to said fixed charge provides a neutralizing effect on the surface   potentia ]     of said substrate above said first and second   regions     
</CLAIMS>
</TEXT>
</DOC>
