{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556722678115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556722678115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 17:57:57 2019 " "Processing started: Wed May 01 17:57:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556722678115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722678115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722678115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556722678871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556722678871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oscill-BEH " "Found design unit 1: Oscill-BEH" {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscill " "Found entity 1: Oscill" {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen-BEH " "Found design unit 1: gen-BEH" {  } { { "gen.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697475 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-BEH " "Found design unit 1: Timer-BEH" {  } { { "Timer.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-BEH " "Found design unit 1: Main-BEH" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697491 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697491 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shll-SYN " "Found design unit 1: shll-SYN" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697491 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLL " "Found entity 1: SHLL" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMSERIAL-BEH " "Found design unit 1: ROMSERIAL-BEH" {  } { { "ROMSERIAL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697491 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMSERIAL " "Found entity 1: ROMSERIAL" {  } { { "ROMSERIAL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697506 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697506 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartRX-SYN " "Found design unit 1: uartRX-SYN" {  } { { "uartRX.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697506 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "uartRX.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_altfp_mult_tao-RTL " "Found design unit 1: MUL_altfp_mult_tao-RTL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697569 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mul-RTL " "Found design unit 2: mul-RTL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1451 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697569 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_altfp_mult_tao " "Found entity 1: MUL_altfp_mult_tao" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697569 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUL " "Found entity 2: MUL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_int_to_float.vhd 20 10 " "Found 20 design units, including 10 entities, in source file conv_int_to_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_qvf-RTL " "Found design unit 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL " "Found design unit 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL " "Found design unit 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL " "Found design unit 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL " "Found design unit 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL " "Found design unit 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL " "Found design unit 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL " "Found design unit 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_h1n-RTL " "Found design unit 9: CONV_INT_TO_FLOAT_altfp_convert_h1n-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 conv_int_to_float-RTL " "Found design unit 10: conv_int_to_float-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_qvf " "Found entity 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7 " "Found entity 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8 " "Found entity 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_ENTITY_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7 " "Found entity 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_ENTITY_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8 " "Found entity 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_ENTITY_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7 " "Found entity 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_ENTITY_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8 " "Found entity 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_ENTITY_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6 " "Found entity 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_ENTITY_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_h1n " "Found entity 9: CONV_INT_TO_FLOAT_altfp_convert_h1n" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""} { "Info" "ISGN_ENTITY_NAME" "10 CONV_INT_TO_FLOAT " "Found entity 10: CONV_INT_TO_FLOAT" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDSUB_altbarrel_shift_35e-RTL " "Found design unit 1: ADDSUB_altbarrel_shift_35e-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADDSUB_altbarrel_shift_olb-RTL " "Found design unit 2: ADDSUB_altbarrel_shift_olb-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ADDSUB_altpriority_encoder_3e8-RTL " "Found design unit 3: ADDSUB_altpriority_encoder_3e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ADDSUB_altpriority_encoder_6e8-RTL " "Found design unit 4: ADDSUB_altpriority_encoder_6e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ADDSUB_altpriority_encoder_be8-RTL " "Found design unit 5: ADDSUB_altpriority_encoder_be8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ADDSUB_altpriority_encoder_3v7-RTL " "Found design unit 6: ADDSUB_altpriority_encoder_3v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ADDSUB_altpriority_encoder_6v7-RTL " "Found design unit 7: ADDSUB_altpriority_encoder_6v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ADDSUB_altpriority_encoder_bv7-RTL " "Found design unit 8: ADDSUB_altpriority_encoder_bv7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ADDSUB_altpriority_encoder_r08-RTL " "Found design unit 9: ADDSUB_altpriority_encoder_r08-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ADDSUB_altpriority_encoder_rf8-RTL " "Found design unit 10: ADDSUB_altpriority_encoder_rf8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ADDSUB_altpriority_encoder_qb6-RTL " "Found design unit 11: ADDSUB_altpriority_encoder_qb6-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ADDSUB_altpriority_encoder_nh8-RTL " "Found design unit 12: ADDSUB_altpriority_encoder_nh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ADDSUB_altpriority_encoder_qh8-RTL " "Found design unit 13: ADDSUB_altpriority_encoder_qh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ADDSUB_altpriority_encoder_vh8-RTL " "Found design unit 14: ADDSUB_altpriority_encoder_vh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ADDSUB_altpriority_encoder_fj8-RTL " "Found design unit 15: ADDSUB_altpriority_encoder_fj8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDSUB_altpriority_encoder_n28-RTL " "Found design unit 16: ADDSUB_altpriority_encoder_n28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDSUB_altpriority_encoder_q28-RTL " "Found design unit 17: ADDSUB_altpriority_encoder_q28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 ADDSUB_altpriority_encoder_v28-RTL " "Found design unit 18: ADDSUB_altpriority_encoder_v28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 ADDSUB_altpriority_encoder_f48-RTL " "Found design unit 19: ADDSUB_altpriority_encoder_f48-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 ADDSUB_altpriority_encoder_e48-RTL " "Found design unit 20: ADDSUB_altpriority_encoder_e48-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 ADDSUB_altfp_add_sub_mal-RTL " "Found design unit 21: ADDSUB_altfp_add_sub_mal-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1548 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 addsub-RTL " "Found design unit 22: addsub-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4859 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB_altbarrel_shift_35e " "Found entity 1: ADDSUB_altbarrel_shift_35e" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDSUB_altbarrel_shift_olb " "Found entity 2: ADDSUB_altbarrel_shift_olb" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADDSUB_altpriority_encoder_3e8 " "Found entity 3: ADDSUB_altpriority_encoder_3e8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADDSUB_altpriority_encoder_6e8 " "Found entity 4: ADDSUB_altpriority_encoder_6e8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "5 ADDSUB_altpriority_encoder_be8 " "Found entity 5: ADDSUB_altpriority_encoder_be8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADDSUB_altpriority_encoder_3v7 " "Found entity 6: ADDSUB_altpriority_encoder_3v7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "7 ADDSUB_altpriority_encoder_6v7 " "Found entity 7: ADDSUB_altpriority_encoder_6v7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "8 ADDSUB_altpriority_encoder_bv7 " "Found entity 8: ADDSUB_altpriority_encoder_bv7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "9 ADDSUB_altpriority_encoder_r08 " "Found entity 9: ADDSUB_altpriority_encoder_r08" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "10 ADDSUB_altpriority_encoder_rf8 " "Found entity 10: ADDSUB_altpriority_encoder_rf8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "11 ADDSUB_altpriority_encoder_qb6 " "Found entity 11: ADDSUB_altpriority_encoder_qb6" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "12 ADDSUB_altpriority_encoder_nh8 " "Found entity 12: ADDSUB_altpriority_encoder_nh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "13 ADDSUB_altpriority_encoder_qh8 " "Found entity 13: ADDSUB_altpriority_encoder_qh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "14 ADDSUB_altpriority_encoder_vh8 " "Found entity 14: ADDSUB_altpriority_encoder_vh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDSUB_altpriority_encoder_fj8 " "Found entity 15: ADDSUB_altpriority_encoder_fj8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDSUB_altpriority_encoder_n28 " "Found entity 16: ADDSUB_altpriority_encoder_n28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "17 ADDSUB_altpriority_encoder_q28 " "Found entity 17: ADDSUB_altpriority_encoder_q28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "18 ADDSUB_altpriority_encoder_v28 " "Found entity 18: ADDSUB_altpriority_encoder_v28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "19 ADDSUB_altpriority_encoder_f48 " "Found entity 19: ADDSUB_altpriority_encoder_f48" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "20 ADDSUB_altpriority_encoder_e48 " "Found entity 20: ADDSUB_altpriority_encoder_e48" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "21 ADDSUB_altfp_add_sub_mal " "Found entity 21: ADDSUB_altfp_add_sub_mal" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "22 ADDSUB " "Found entity 22: ADDSUB" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADSR-SYN " "Found design unit 1: ADSR-SYN" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADSR " "Found entity 1: ADSR" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_float_to_int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file conv_float_to_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_00g-RTL " "Found design unit 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_h1n-RTL " "Found design unit 2: CONV_FLOAT_TO_INT_altfp_convert_h1n-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 conv_float_to_int-RTL " "Found design unit 3: conv_float_to_int-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697756 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_00g " "Found entity 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697756 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_h1n " "Found entity 2: CONV_FLOAT_TO_INT_altfp_convert_h1n" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697756 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_FLOAT_TO_INT " "Found entity 3: CONV_FLOAT_TO_INT" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK " "Found entity 1: BLOCK" {  } { { "BLOCK.bdf" "" { Schematic "C:/Users/Evgeniy/Documents/GitHub/Diplom/BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block1-Syn " "Found design unit 1: Block1-Syn" {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUTtonProc-SYN " "Found design unit 1: BUTtonProc-SYN" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697772 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonProc " "Found entity 1: ButtonProc" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_OSCILL-BEH " "Found design unit 1: TB_OSCILL-BEH" {  } { { "TB_OSCILL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/TB_OSCILL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697772 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_OSCILL " "Found entity 1: TB_OSCILL" {  } { { "TB_OSCILL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/TB_OSCILL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722697772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722697772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556722698444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 Main.vhd(23) " "Verilog HDL or VHDL warning at Main.vhd(23): object \"c2\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556722698444 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "octave_sig Main.vhd(39) " "VHDL Signal Declaration warning at Main.vhd(39): used explicit default value for signal \"octave_sig\" because signal was never assigned a value" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1556722698444 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:UPLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:UPLL\"" {  } { { "Main.vhd" "UPLL" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:UPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:UPLL\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:UPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:UPLL\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:UPLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:UPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698538 ""}  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722698538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722698616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722698616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 ROM1:UROM1 " "Elaborating entity \"ROM1\" for hierarchy \"ROM1:UROM1\"" {  } { { "Main.vhd" "UROM1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM1:UROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM1:UROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "altsyncram_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1:UROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM1:UROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1:UROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM1:UROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SIN.mif " "Parameter \"init_file\" = \"SIN.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698725 ""}  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722698725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unr3 " "Found entity 1: altsyncram_unr3" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722698803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722698803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_unr3 ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated " "Elaborating entity \"altsyncram_unr3\" for hierarchy \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:UADD " "Elaborating entity \"ADD\" for hierarchy \"ADD:UADD\"" {  } { { "Main.vhd" "UADD" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add ADD:UADD\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"ADD:UADD\|parallel_add:parallel_add_component\"" {  } { { "ADD.vhd" "parallel_add_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADD:UADD\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"ADD:UADD\|parallel_add:parallel_add_component\"" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADD:UADD\|parallel_add:parallel_add_component " "Instantiated megafunction \"ADD:UADD\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722698913 ""}  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722698913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_8ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_8ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_8ve " "Found entity 1: par_add_8ve" {  } { { "db/par_add_8ve.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/par_add_8ve.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722698991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722698991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_8ve ADD:UADD\|parallel_add:parallel_add_component\|par_add_8ve:auto_generated " "Elaborating entity \"par_add_8ve\" for hierarchy \"ADD:UADD\|parallel_add:parallel_add_component\|par_add_8ve:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonProc ButtonProc:UBut " "Elaborating entity \"ButtonProc\" for hierarchy \"ButtonProc:UBut\"" {  } { { "Main.vhd" "UBut" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722698991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHLL ButtonProc:UBut\|SHLL:\\USHLL:0:U " "Elaborating entity \"SHLL\" for hierarchy \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\"" {  } { { "ButtonProc.vhd" "\\USHLL:0:U" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "SHLL.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 4 " "Parameter \"lpm_widthdist\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699053 ""}  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722699053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_tkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_tkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_tkb " "Found entity 1: lpm_clshift_tkb" {  } { { "db/lpm_clshift_tkb.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/lpm_clshift_tkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722699069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722699069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_tkb ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_tkb:auto_generated " "Elaborating entity \"lpm_clshift_tkb\" for hierarchy \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_tkb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:BlockU1 " "Elaborating entity \"Block1\" for hierarchy \"Block1:BlockU1\"" {  } { { "Main.vhd" "BlockU1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699272 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ATTACK_TIME Block1.vhd(93) " "VHDL Signal Declaration warning at Block1.vhd(93): used implicit default value for signal \"ATTACK_TIME\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722699272 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DECAY_TIME Block1.vhd(94) " "VHDL Signal Declaration warning at Block1.vhd(94): used implicit default value for signal \"DECAY_TIME\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722699272 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RELEASE_TIME Block1.vhd(95) " "VHDL Signal Declaration warning at Block1.vhd(95): used implicit default value for signal \"RELEASE_TIME\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722699272 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ATTACK_DELTA Block1.vhd(97) " "VHDL Signal Declaration warning at Block1.vhd(97): used implicit default value for signal \"ATTACK_DELTA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722699272 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DECAY_DELTA Block1.vhd(98) " "VHDL Signal Declaration warning at Block1.vhd(98): used implicit default value for signal \"DECAY_DELTA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722699272 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SUSTAIN_LEVEL Block1.vhd(99) " "VHDL Signal Declaration warning at Block1.vhd(99): used implicit default value for signal \"SUSTAIN_LEVEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722699272 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RELEASE_DELTA Block1.vhd(100) " "VHDL Signal Declaration warning at Block1.vhd(100): used implicit default value for signal \"RELEASE_DELTA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722699288 "|Main|Block1:BlockU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill Block1:BlockU1\|Oscill:Oscill_inst " "Elaborating entity \"Oscill\" for hierarchy \"Block1:BlockU1\|Oscill:Oscill_inst\"" {  } { { "Block1.vhd" "Oscill_inst" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen Block1:BlockU1\|Oscill:Oscill_inst\|gen:Ugen " "Elaborating entity \"gen\" for hierarchy \"Block1:BlockU1\|Oscill:Oscill_inst\|gen:Ugen\"" {  } { { "Oscill.vhd" "Ugen" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst " "Elaborating entity \"CONV_INT_TO_FLOAT\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\"" {  } { { "Block1.vhd" "CONV_INT_TO_FLOAT_inst" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altfp_convert_h1n Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component " "Elaborating entity \"CONV_INT_TO_FLOAT_altfp_convert_h1n\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "CONV_INT_TO_FLOAT_altfp_convert_h1n_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altbarrel_shift_qvf Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altbarrel_shift_qvf:altbarrel_shift5 " "Elaborating entity \"CONV_INT_TO_FLOAT_altbarrel_shift_qvf\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altbarrel_shift_qvf:altbarrel_shift5\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altbarrel_shift5" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_rb6 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_rb6\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder2" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_bv7 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_bv7\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder6" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_6v7 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_6v7\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder8" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_3v7 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_3v7\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder10" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_3e8 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_3e8\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder11" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_6e8 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_6e8\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder9" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_be8 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_be8\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder7" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub1\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "add_sub1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub1\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1027 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699616 ""}  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1027 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722699616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_43j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_43j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_43j " "Found entity 1: add_sub_43j" {  } { { "db/add_sub_43j.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_43j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722699678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722699678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_43j Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub1\|add_sub_43j:auto_generated " "Elaborating entity \"add_sub_43j\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub1\|add_sub_43j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub3\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "add_sub3" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub3\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1038 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699710 ""}  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1038 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722699710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r2j " "Found entity 1: add_sub_r2j" {  } { { "db/add_sub_r2j.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_r2j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722699788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722699788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r2j Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub3\|add_sub_r2j:auto_generated " "Elaborating entity \"add_sub_r2j\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_add_sub:add_sub3\|add_sub_r2j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_compare:cmpr4\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "cmpr4" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_compare:cmpr4\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1056 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699850 ""}  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1056 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722699850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h2i " "Found entity 1: cmpr_h2i" {  } { { "db/cmpr_h2i.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_h2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722699928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722699928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h2i Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_compare:cmpr4\|cmpr_h2i:auto_generated " "Elaborating entity \"cmpr_h2i\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component\|lpm_compare:cmpr4\|cmpr_h2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL Block1:BlockU1\|MUL:MUL_inst " "Elaborating entity \"MUL\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\"" {  } { { "Block1.vhd" "MUL_inst" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_altfp_mult_tao Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component " "Elaborating entity \"MUL_altfp_mult_tao\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\"" {  } { { "MUL.vhd" "MUL_altfp_mult_tao_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MUL.vhd" "exp_add_adder" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1311 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722699975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722699975 ""}  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1311 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722699975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdj " "Found entity 1: add_sub_tdj" {  } { { "db/add_sub_tdj.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_tdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722700053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722700053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdj Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated " "Elaborating entity \"add_sub_tdj\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MUL.vhd" "exp_adj_adder" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1342 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700069 ""}  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1342 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722700069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722700131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722700131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MUL.vhd" "exp_bias_subtr" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1354 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700163 ""}  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1354 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722700163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722700225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722700225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:man_round_adder\"" {  } { { "MUL.vhd" "man_round_adder" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:man_round_adder\"" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1368 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700241 ""}  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1368 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722700241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722700319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722700319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_mult:man_product2_mult\"" {  } { { "MUL.vhd" "man_product2_mult" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_mult:man_product2_mult\"" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1413 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700413 ""}  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1413 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722700413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722700491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722700491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_FLOAT_TO_INT Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst " "Elaborating entity \"CONV_FLOAT_TO_INT\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\"" {  } { { "Block1.vhd" "CONV_FLOAT_TO_INT_inst" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_FLOAT_TO_INT_altfp_convert_h1n Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component " "Elaborating entity \"CONV_FLOAT_TO_INT_altfp_convert_h1n\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "CONV_FLOAT_TO_INT_altfp_convert_h1n_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_FLOAT_TO_INT_altbarrel_shift_00g Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6 " "Elaborating entity \"CONV_FLOAT_TO_INT_altbarrel_shift_00g\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "altbarrel_shift6" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub4\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub4" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub4\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1619 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700569 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1619 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722700569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub5\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub5" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub5\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1631 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700585 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1631 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722700585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o1j " "Found entity 1: add_sub_o1j" {  } { { "db/add_sub_o1j.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_o1j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722700663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722700663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o1j Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub5\|add_sub_o1j:auto_generated " "Elaborating entity \"add_sub_o1j\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub5\|add_sub_o1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub7\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub7" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub7\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1643 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700678 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1643 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722700678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vhj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vhj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vhj " "Found entity 1: add_sub_vhj" {  } { { "db/add_sub_vhj.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_vhj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722700756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722700756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vhj Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub7\|add_sub_vhj:auto_generated " "Elaborating entity \"add_sub_vhj\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub7\|add_sub_vhj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub8\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub8" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub8\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1663 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700772 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1663 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722700772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_igj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_igj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_igj " "Found entity 1: add_sub_igj" {  } { { "db/add_sub_igj.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_igj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722700850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722700850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_igj Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub8\|add_sub_igj:auto_generated " "Elaborating entity \"add_sub_igj\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_add_sub:add_sub8\|add_sub_igj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr1\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "cmpr1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr1\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1687 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700881 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1687 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722700881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kci " "Found entity 1: cmpr_kci" {  } { { "db/cmpr_kci.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_kci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722700960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722700960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kci Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated " "Elaborating entity \"cmpr_kci\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr2\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "cmpr2" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr2\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1698 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722700975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722700975 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1698 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722700975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a2i " "Found entity 1: cmpr_a2i" {  } { { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_a2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722701038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722701038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a2i Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr2\|cmpr_a2i:auto_generated " "Elaborating entity \"cmpr_a2i\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:cmpr2\|cmpr_a2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:max_shift_compare\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "max_shift_compare" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:max_shift_compare\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722701069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722701069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722701069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722701069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722701069 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722701069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b2i " "Found entity 1: cmpr_b2i" {  } { { "db/cmpr_b2i.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_b2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722701147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722701147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b2i Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:max_shift_compare\|cmpr_b2i:auto_generated " "Elaborating entity \"cmpr_b2i\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component\|lpm_compare:max_shift_compare\|cmpr_b2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADSR Block1:BlockU1\|ADSR:ADSR_inst " "Elaborating entity \"ADSR\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\"" {  } { { "Block1.vhd" "ADSR_inst" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701147 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data1 ADSR.vhd(33) " "VHDL Signal Declaration warning at ADSR.vhd(33): used explicit default value for signal \"data1\" because signal was never assigned a value" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1556722701147 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB " "Elaborating entity \"ADDSUB\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\"" {  } { { "ADSR.vhd" "UADDSUB" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altfp_add_sub_mal Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component " "Elaborating entity \"ADDSUB_altfp_add_sub_mal\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\"" {  } { { "ADDSUB.vhd" "ADDSUB_altfp_add_sub_mal_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altbarrel_shift_35e Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"ADDSUB_altbarrel_shift_35e\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "ADDSUB.vhd" "lbarrel_shift" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altbarrel_shift_olb Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"ADDSUB_altbarrel_shift_olb\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "ADDSUB.vhd" "rbarrel_shift" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_qb6 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"ADDSUB_altpriority_encoder_qb6\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "ADDSUB.vhd" "leading_zeroes_cnt" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_r08 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"ADDSUB_altpriority_encoder_r08\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "ADDSUB.vhd" "altpriority_encoder7" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_be8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"ADDSUB_altpriority_encoder_be8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "ADDSUB.vhd" "altpriority_encoder10" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_6e8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"ADDSUB_altpriority_encoder_6e8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "ADDSUB.vhd" "altpriority_encoder11" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_3e8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"ADDSUB_altpriority_encoder_3e8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "ADDSUB.vhd" "altpriority_encoder13" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_bv7 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"ADDSUB_altpriority_encoder_bv7\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "ADDSUB.vhd" "altpriority_encoder9" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_6v7 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"ADDSUB_altpriority_encoder_6v7\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "ADDSUB.vhd" "altpriority_encoder15" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_3v7 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"ADDSUB_altpriority_encoder_3v7\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "ADDSUB.vhd" "altpriority_encoder17" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_rf8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"ADDSUB_altpriority_encoder_rf8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "ADDSUB.vhd" "altpriority_encoder8" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_e48 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"ADDSUB_altpriority_encoder_e48\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "ADDSUB.vhd" "trailing_zeros_cnt" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_fj8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"ADDSUB_altpriority_encoder_fj8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "ADDSUB.vhd" "altpriority_encoder21" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_vh8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"ADDSUB_altpriority_encoder_vh8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "ADDSUB.vhd" "altpriority_encoder23" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_qh8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"ADDSUB_altpriority_encoder_qh8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "ADDSUB.vhd" "altpriority_encoder25" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_nh8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"ADDSUB_altpriority_encoder_nh8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "ADDSUB.vhd" "altpriority_encoder27" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_f48 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"ADDSUB_altpriority_encoder_f48\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "ADDSUB.vhd" "altpriority_encoder22" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_v28 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"ADDSUB_altpriority_encoder_v28\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "ADDSUB.vhd" "altpriority_encoder30" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722701991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_q28 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"ADDSUB_altpriority_encoder_q28\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "ADDSUB.vhd" "altpriority_encoder32" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_n28 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\|ADDSUB_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"ADDSUB_altpriority_encoder_n28\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\|ADDSUB_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "ADDSUB.vhd" "altpriority_encoder34" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\"" {  } { { "ADDSUB.vhd" "add_sub1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702100 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722702163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722702163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\"" {  } { { "ADDSUB.vhd" "add_sub2" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702194 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\"" {  } { { "ADDSUB.vhd" "add_sub3" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702210 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722702288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722702288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\"" {  } { { "ADDSUB.vhd" "add_sub4" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702303 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722702366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722702366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\"" {  } { { "ADDSUB.vhd" "add_sub5" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702397 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_adj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adj " "Found entity 1: add_sub_adj" {  } { { "db/add_sub_adj.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722702460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722702460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_adj Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated " "Elaborating entity \"add_sub_adj\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\"" {  } { { "ADDSUB.vhd" "add_sub6" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702475 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ADDSUB.vhd" "man_2comp_res_lower" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702507 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdl " "Found entity 1: add_sub_pdl" {  } { { "db/add_sub_pdl.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_pdl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722702585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722702585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdl Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated " "Elaborating entity \"add_sub_pdl\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ADDSUB.vhd" "man_2comp_res_upper0" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702600 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uuk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uuk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uuk " "Found entity 1: add_sub_uuk" {  } { { "db/add_sub_uuk.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_uuk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722702678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722702678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uuk Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated " "Elaborating entity \"add_sub_uuk\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ADDSUB.vhd" "man_2comp_res_upper1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702694 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "ADDSUB.vhd" "man_add_sub_upper0" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702725 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "man_add_sub_upper1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702741 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ADDSUB.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702757 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722702850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722702850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702866 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722702928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722702928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ADDSUB.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722702960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722702960 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722702960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722703022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722703022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722703038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Block1:BlockU1\|ADSR:ADSR_inst\|Timer:UTIMER " "Elaborating entity \"Timer\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|Timer:UTIMER\"" {  } { { "ADSR.vhd" "UTIMER" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722703038 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM1:UROM2\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722705725 "|Main|ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556722705725 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556722705725 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "353 " "Ignored 353 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "353 " "Ignored 353 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1556722706944 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1556722706944 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556722709069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556722710116 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "150 " "150 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722711413 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[7\] " "Logic cell \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[7\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[7\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[6\] " "Logic cell \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[6\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[6\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[5\] " "Logic cell \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[5\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[5\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[8\] " "Logic cell \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[8\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[8\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[0\] " "Logic cell \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[0\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[0\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[4\] " "Logic cell \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[4\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[4\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[3\] " "Logic cell \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[3\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[3\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[2\] " "Logic cell \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[2\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[2\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[1\] " "Logic cell \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[1\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[1\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[7\] " "Logic cell \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[7\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[7\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[6\] " "Logic cell \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[6\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[6\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[5\] " "Logic cell \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[5\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[5\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[8\] " "Logic cell \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[8\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[8\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[0\] " "Logic cell \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[0\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[0\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[4\] " "Logic cell \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[4\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[4\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[3\] " "Logic cell \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[3\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[3\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[2\] " "Logic cell \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[2\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[2\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""} { "Info" "ISCL_SCL_CELL_NAME" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[1\] " "Logic cell \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\|add_sub_cella\[1\]\"" {  } { { "db/add_sub_adj.tdf" "add_sub_cella\[1\]" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722711522 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1556722711522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556722714257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722714257 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 149 0 0 } } { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 113 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556722714772 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[11\] " "No output dependent on input pin \"button\[11\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[10\] " "No output dependent on input pin \"button\[10\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[9\] " "No output dependent on input pin \"button\[9\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[8\] " "No output dependent on input pin \"button\[8\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[7\] " "No output dependent on input pin \"button\[7\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[6\] " "No output dependent on input pin \"button\[6\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[5\] " "No output dependent on input pin \"button\[5\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[4\] " "No output dependent on input pin \"button\[4\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[3\] " "No output dependent on input pin \"button\[3\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[2\] " "No output dependent on input pin \"button\[2\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[1\] " "No output dependent on input pin \"button\[1\]\"" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556722714929 "|Main|button[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556722714929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1869 " "Implemented 1869 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556722714929 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556722714929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1828 " "Implemented 1828 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556722714929 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556722714929 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556722714929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556722714929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "762 " "Peak virtual memory: 762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556722715022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 17:58:35 2019 " "Processing ended: Wed May 01 17:58:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556722715022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556722715022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556722715022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722715022 ""}
