
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 669.094 ; gain = 180.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/debounce.vhd:7' bound to instance 'd1' of component 'debounce' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/debounce.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/debounce.vhd:17]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/debounce.vhd:7' bound to instance 'd2' of component 'debounce' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:115]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:125]
INFO: [Synth 8-3491] module 'ssd_muxer' declared at 'C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/ssd_muxer.vhd:13' bound to instance 'mux1' of component 'ssd_muxer' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:178]
INFO: [Synth 8-638] synthesizing module 'ssd_muxer' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/ssd_muxer.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ssd_muxer' (2#1) [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/ssd_muxer.vhd:33]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/encoder.vhd:34' bound to instance 'enc1' of component 'encoder' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:196]
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/encoder.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/encoder.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'encoder' (3#1) [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/encoder.vhd:45]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/encoder.vhd:34' bound to instance 'enc2' of component 'encoder' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:206]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/encoder.vhd:34' bound to instance 'enc3' of component 'encoder' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:216]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Downloads/encoder.vhd:34' bound to instance 'enc4' of component 'encoder' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 726.340 ; gain = 237.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 730.781 ; gain = 241.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 730.781 ; gain = 241.824
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 853.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 853.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 853.344 ; gain = 364.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 853.344 ; gain = 364.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 853.344 ; gain = 364.387
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    rest |                            00001 |                              000
                kounting |                            10000 |                              001
               wait4zero |                            01000 |                              010
             singlepulse |                            00100 |                              011
                deadtime |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'accumulator_reg' [C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 853.344 ; gain = 364.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
Module ssd_muxer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 853.344 ; gain = 364.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 853.344 ; gain = 364.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 853.344 ; gain = 364.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 853.344 ; gain = 364.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 860.605 ; gain = 371.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 860.605 ; gain = 371.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 860.605 ; gain = 371.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 860.605 ; gain = 371.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 860.605 ; gain = 371.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 860.605 ; gain = 371.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    26|
|3     |LUT1   |     4|
|4     |LUT2   |    15|
|5     |LUT3   |    12|
|6     |LUT4   |    22|
|7     |LUT5   |    26|
|8     |LUT6   |    69|
|9     |MUXF7  |    10|
|10    |FDRE   |    70|
|11    |LDC    |     8|
|12    |IBUF   |    11|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   294|
|2     |  d1     |debounce   |    45|
|3     |  d2     |debounce_0 |    45|
|4     |  mux1   |ssd_muxer  |    49|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 860.605 ; gain = 371.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 860.605 ; gain = 249.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 860.605 ; gain = 371.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 876.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 876.695 ; gain = 577.895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 876.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/workspaces/ECGR2181workspace/computer_assignment_4/computer_assignment_4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  2 18:09:52 2020...
