{
  "module_name": "ar5523_hw.h",
  "hash_id": "9f97575f335e4b9759b9a76b7ca5967dd7057cce3d86ceee601391de6ee2534f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ar5523/ar5523_hw.h",
  "human_readable_source": " \n\n \nstruct ar5523_fwblock {\n\t__be32\t\tflags;\n#define AR5523_WRITE_BLOCK\t(1 << 4)\n\n\t__be32\tlen;\n#define AR5523_MAX_FWBLOCK_SIZE\t2048\n\n\t__be32\t\ttotal;\n\t__be32\t\tremain;\n\t__be32\t\trxtotal;\n\t__be32\t\tpad[123];\n} __packed;\n\n#define AR5523_MAX_RXCMDSZ\t1024\n#define AR5523_MAX_TXCMDSZ\t1024\n\nstruct ar5523_cmd_hdr {\n\t__be32\t\tlen;\n\t__be32\t\tcode;\n \n \n#define\tWDCMSG_HOST_AVAILABLE\t\t0x01\n#define WDCMSG_BIND\t\t\t0x02\n#define WDCMSG_TARGET_RESET\t\t0x03\n#define WDCMSG_TARGET_GET_CAPABILITY\t0x04\n#define WDCMSG_TARGET_SET_CONFIG\t0x05\n#define WDCMSG_TARGET_GET_STATUS\t0x06\n#define WDCMSG_TARGET_GET_STATS\t\t0x07\n#define WDCMSG_TARGET_START\t\t0x08\n#define WDCMSG_TARGET_STOP\t\t0x09\n#define WDCMSG_TARGET_ENABLE\t\t0x0a\n#define WDCMSG_TARGET_DISABLE\t\t0x0b\n#define\tWDCMSG_CREATE_CONNECTION\t0x0c\n#define WDCMSG_UPDATE_CONNECT_ATTR\t0x0d\n#define\tWDCMSG_DELETE_CONNECT\t\t0x0e\n#define\tWDCMSG_SEND\t\t\t0x0f\n#define WDCMSG_FLUSH\t\t\t0x10\n \n#define\tWDCMSG_STATS_UPDATE\t\t0x11\n#define\tWDCMSG_BMISS\t\t\t0x12\n#define\tWDCMSG_DEVICE_AVAIL\t\t0x13\n#define\tWDCMSG_SEND_COMPLETE\t\t0x14\n#define\tWDCMSG_DATA_AVAIL\t\t0x15\n#define\tWDCMSG_SET_PWR_MODE\t\t0x16\n#define\tWDCMSG_BMISS_ACK\t\t0x17\n#define\tWDCMSG_SET_LED_STEADY\t\t0x18\n#define\tWDCMSG_SET_LED_BLINK\t\t0x19\n \n#define\tWDCMSG_SETUP_BEACON_DESC\t0x1a\n#define\tWDCMSG_BEACON_INIT\t\t0x1b\n#define\tWDCMSG_RESET_KEY_CACHE\t\t0x1c\n#define\tWDCMSG_RESET_KEY_CACHE_ENTRY\t0x1d\n#define\tWDCMSG_SET_KEY_CACHE_ENTRY\t0x1e\n#define\tWDCMSG_SET_DECOMP_MASK\t\t0x1f\n#define\tWDCMSG_SET_REGULATORY_DOMAIN\t0x20\n#define\tWDCMSG_SET_LED_STATE\t\t0x21\n#define\tWDCMSG_WRITE_ASSOCID\t\t0x22\n#define\tWDCMSG_SET_STA_BEACON_TIMERS\t0x23\n#define\tWDCMSG_GET_TSF\t\t\t0x24\n#define\tWDCMSG_RESET_TSF\t\t0x25\n#define\tWDCMSG_SET_ADHOC_MODE\t\t0x26\n#define\tWDCMSG_SET_BASIC_RATE\t\t0x27\n#define\tWDCMSG_MIB_CONTROL\t\t0x28\n#define\tWDCMSG_GET_CHANNEL_DATA\t\t0x29\n#define\tWDCMSG_GET_CUR_RSSI\t\t0x2a\n#define\tWDCMSG_SET_ANTENNA_SWITCH\t0x2b\n#define\tWDCMSG_USE_SHORT_SLOT_TIME\t0x2f\n#define\tWDCMSG_SET_POWER_MODE\t\t0x30\n#define\tWDCMSG_SETUP_PSPOLL_DESC\t0x31\n#define\tWDCMSG_SET_RX_MULTICAST_FILTER\t0x32\n#define\tWDCMSG_RX_FILTER\t\t0x33\n#define\tWDCMSG_PER_CALIBRATION\t\t0x34\n#define\tWDCMSG_RESET\t\t\t0x35\n#define\tWDCMSG_DISABLE\t\t\t0x36\n#define\tWDCMSG_PHY_DISABLE\t\t0x37\n#define\tWDCMSG_SET_TX_POWER_LIMIT\t0x38\n#define\tWDCMSG_SET_TX_QUEUE_PARAMS\t0x39\n#define\tWDCMSG_SETUP_TX_QUEUE\t\t0x3a\n#define\tWDCMSG_RELEASE_TX_QUEUE\t\t0x3b\n#define\tWDCMSG_SET_DEFAULT_KEY\t\t0x43\n\n\t__u32\t\tpriv;\t \n\t__be32\t\tmagic;\n\t__be32\t\treserved2[4];\n};\n\nstruct ar5523_cmd_host_available {\n\t__be32\tsw_ver_major;\n\t__be32\tsw_ver_minor;\n\t__be32\tsw_ver_patch;\n\t__be32\tsw_ver_build;\n} __packed;\n\n#define\tATH_SW_VER_MAJOR\t1\n#define\tATH_SW_VER_MINOR\t5\n#define\tATH_SW_VER_PATCH\t0\n#define\tATH_SW_VER_BUILD\t9999\n\nstruct ar5523_chunk {\n\tu8\t\tseqnum;\t\t \n\tu8\t\tflags;\n#define\tUATH_CFLAGS_FINAL\t0x01\t \n#define\tUATH_CFLAGS_RXMSG\t0x02\t \n#define\tUATH_CFLAGS_DEBUG\t0x04\t \n\t__be16\t\tlength;\t\t \n\t \n} __packed;\n\n \nstruct ar5523_rx_desc {\n\t__be32\tlen;\t\t \n\t__be32\tcode;\t\t \n\t__be32\tgennum;\t\t \n\t__be32\tstatus;\t\t \n#define\tUATH_STATUS_OK\t\t\t0\n#define\tUATH_STATUS_STOP_IN_PROGRESS\t1\n#define\tUATH_STATUS_CRC_ERR\t\t2\n#define\tUATH_STATUS_PHY_ERR\t\t3\n#define\tUATH_STATUS_DECRYPT_CRC_ERR\t4\n#define\tUATH_STATUS_DECRYPT_MIC_ERR\t5\n#define\tUATH_STATUS_DECOMP_ERR\t\t6\n#define\tUATH_STATUS_KEY_ERR\t\t7\n#define\tUATH_STATUS_ERR\t\t\t8\n\t__be32\ttstamp_low;\t \n\t__be32\ttstamp_high;\t \n\t__be32\tframelen;\t \n\t__be32\trate;\t\t \n\t__be32\tantenna;\n\t__be32\trssi;\n\t__be32\tchannel;\n\t__be32\tphyerror;\n\t__be32\tconnix;\t\t \n\t__be32\tdecrypterror;\n\t__be32\tkeycachemiss;\n\t__be32\tpad;\t\t \n} __packed;\n\nstruct ar5523_tx_desc {\n\t__be32\tmsglen;\n\tu32\tmsgid;\t\t \n\t__be32\ttype;\t\t \n\t__be32\ttxqid;\t\t \n#define\tUATH_TXQID_MASK\t\t0x0f\n#define\tUATH_TXQID_MINRATE\t0x10\t \n#define\tUATH_TXQID_FF\t\t0x20\t \n\t__be32\tconnid;\t\t \n#define UATH_ID_INVALID\t0xffffffff\t \n\t__be32\tflags;\t\t \n#define UATH_TX_NOTIFY\t(1 << 24)\t \n\t__be32\tbuflen;\t\t \n} __packed;\n\n\n#define AR5523_ID_BSS\t\t2\n#define AR5523_ID_BROADCAST\t0xffffffff\n\n \nstruct ar5523_write_mac {\n\t__be32\treg;\n\t__be32\tlen;\n\tu8\t\tdata[32];\n} __packed;\n\nstruct ar5523_cmd_rateset {\n\t__u8\t\tlength;\n#define AR5523_MAX_NRATES\t32\n\t__u8\t\tset[AR5523_MAX_NRATES];\n};\n\nstruct ar5523_cmd_set_associd {\t\t \n\t__be32\tdefaultrateix;\n\t__be32\tassocid;\n\t__be32\ttimoffset;\n\t__be32\tturboprime;\n\t__u8\tbssid[6];\n} __packed;\n\n \nstruct ar5523_cmd_reset {\n\t__be32\tflags;\t\t \n#define\tUATH_CHAN_TURBO\t0x0100\n#define\tUATH_CHAN_CCK\t0x0200\n#define\tUATH_CHAN_OFDM\t0x0400\n#define\tUATH_CHAN_2GHZ\t0x1000\n#define\tUATH_CHAN_5GHZ\t0x2000\n\t__be32\tfreq;\t\t \n\t__be32\tmaxrdpower;\n\t__be32\tcfgctl;\n\t__be32\ttwiceantennareduction;\n\t__be32\tchannelchange;\n\t__be32\tkeeprccontent;\n} __packed;\n\n \nstruct ar5523_cmd_rates {\n\t__be32\tconnid;\n\t__be32\tkeeprccontent;\n\t__be32\tsize;\n\tstruct ar5523_cmd_rateset rateset;\n} __packed;\n\nenum {\n\tWLAN_MODE_NONE = 0,\n\tWLAN_MODE_11b,\n\tWLAN_MODE_11a,\n\tWLAN_MODE_11g,\n\tWLAN_MODE_11a_TURBO,\n\tWLAN_MODE_11g_TURBO,\n\tWLAN_MODE_11a_TURBO_PRIME,\n\tWLAN_MODE_11g_TURBO_PRIME,\n\tWLAN_MODE_11a_XR,\n\tWLAN_MODE_11g_XR,\n};\n\nstruct ar5523_cmd_connection_attr {\n\t__be32\tlongpreambleonly;\n\tstruct ar5523_cmd_rateset\trateset;\n\t__be32\twlanmode;\n} __packed;\n\n \nstruct ar5523_cmd_create_connection {\n\t__be32\tconnid;\n\t__be32\tbssid;\n\t__be32\tsize;\n\tstruct ar5523_cmd_connection_attr\tconnattr;\n} __packed;\n\nstruct ar5523_cmd_ledsteady {\t\t \n\t__be32\tlednum;\n#define UATH_LED_LINK\t\t0\n#define UATH_LED_ACTIVITY\t1\n\t__be32\tledmode;\n#define UATH_LED_OFF\t0\n#define UATH_LED_ON\t1\n} __packed;\n\nstruct ar5523_cmd_ledblink {\t\t \n\t__be32\tlednum;\n\t__be32\tledmode;\n\t__be32\tblinkrate;\n\t__be32\tslowmode;\n} __packed;\n\nstruct ar5523_cmd_ledstate {\t\t \n\t__be32\tconnected;\n} __packed;\n\nstruct ar5523_cmd_txq_attr {\n\t__be32\tpriority;\n\t__be32\taifs;\n\t__be32\tlogcwmin;\n\t__be32\tlogcwmax;\n\t__be32\tbursttime;\n\t__be32\tmode;\n\t__be32\tqflags;\n} __packed;\n\nstruct ar5523_cmd_txq_setup {\t\t \n\t__be32\tqid;\n\t__be32\tlen;\n\tstruct ar5523_cmd_txq_attr attr;\n} __packed;\n\nstruct ar5523_cmd_rx_filter {\t\t \n\t__be32\tbits;\n#define UATH_FILTER_RX_UCAST\t\t0x00000001\n#define UATH_FILTER_RX_MCAST\t\t0x00000002\n#define UATH_FILTER_RX_BCAST\t\t0x00000004\n#define UATH_FILTER_RX_CONTROL\t\t0x00000008\n#define UATH_FILTER_RX_BEACON\t\t0x00000010\t \n#define UATH_FILTER_RX_PROM\t\t0x00000020\t \n#define UATH_FILTER_RX_PHY_ERR\t\t0x00000040\t \n#define UATH_FILTER_RX_PHY_RADAR\t0x00000080\t \n#define UATH_FILTER_RX_XR_POOL\t\t0x00000400\t \n#define UATH_FILTER_RX_PROBE_REQ\t0x00000800\n\t__be32\top;\n#define UATH_FILTER_OP_INIT\t\t0x0\n#define UATH_FILTER_OP_SET\t\t0x1\n#define UATH_FILTER_OP_CLEAR\t\t0x2\n#define UATH_FILTER_OP_TEMP\t\t0x3\n#define UATH_FILTER_OP_RESTORE\t\t0x4\n} __packed;\n\nenum {\n\tCFG_NONE,\t\t\t \n\tCFG_REG_DOMAIN,\t\t\t \n\tCFG_RATE_CONTROL_ENABLE,\n\tCFG_DEF_XMIT_DATA_RATE,\t\t \n\tCFG_HW_TX_RETRIES,\n\tCFG_SW_TX_RETRIES,\n\tCFG_SLOW_CLOCK_ENABLE,\n\tCFG_COMP_PROC,\n\tCFG_USER_RTS_THRESHOLD,\n\tCFG_XR2NORM_RATE_THRESHOLD,\n\tCFG_XRMODE_SWITCH_COUNT,\n\tCFG_PROTECTION_TYPE,\n\tCFG_BURST_SEQ_THRESHOLD,\n\tCFG_ABOLT,\n\tCFG_IQ_LOG_COUNT_MAX,\n\tCFG_MODE_CTS,\n\tCFG_WME_ENABLED,\n\tCFG_GPRS_CBR_PERIOD,\n\tCFG_SERVICE_TYPE,\n\t \n\tCFG_MAC_ADDR,\n\tCFG_DEBUG_EAR,\n\tCFG_INIT_REGS,\n\t \n\tCFG_DEBUG_ID,\n\tCFG_COMP_WIN_SZ,\n\tCFG_DIVERSITY_CTL,\n\tCFG_TP_SCALE,\n\tCFG_TPC_HALF_DBM5,\n\tCFG_TPC_HALF_DBM2,\n\tCFG_OVERRD_TX_POWER,\n\tCFG_USE_32KHZ_CLOCK,\n\tCFG_GMODE_PROTECTION,\n\tCFG_GMODE_PROTECT_RATE_INDEX,\n\tCFG_GMODE_NON_ERP_PREAMBLE,\n\tCFG_WDC_TRANSPORT_CHUNK_SIZE,\n};\n\nenum {\n\t \n\tCAP_NONE,\n\tCAP_ALL,\t\t\t \n\tCAP_TARGET_VERSION,\n\tCAP_TARGET_REVISION,\n\tCAP_MAC_VERSION,\n\tCAP_MAC_REVISION,\n\tCAP_PHY_REVISION,\n\tCAP_ANALOG_5GHz_REVISION,\n\tCAP_ANALOG_2GHz_REVISION,\n\t \n\tCAP_DEBUG_WDCMSG_SUPPORT,\n\n\tCAP_REG_DOMAIN,\n\tCAP_COUNTRY_CODE,\n\tCAP_REG_CAP_BITS,\n\n\tCAP_WIRELESS_MODES,\n\tCAP_CHAN_SPREAD_SUPPORT,\n\tCAP_SLEEP_AFTER_BEACON_BROKEN,\n\tCAP_COMPRESS_SUPPORT,\n\tCAP_BURST_SUPPORT,\n\tCAP_FAST_FRAMES_SUPPORT,\n\tCAP_CHAP_TUNING_SUPPORT,\n\tCAP_TURBOG_SUPPORT,\n\tCAP_TURBO_PRIME_SUPPORT,\n\tCAP_DEVICE_TYPE,\n\tCAP_XR_SUPPORT,\n\tCAP_WME_SUPPORT,\n\tCAP_TOTAL_QUEUES,\n\tCAP_CONNECTION_ID_MAX,\t\t \n\n\tCAP_LOW_5GHZ_CHAN,\n\tCAP_HIGH_5GHZ_CHAN,\n\tCAP_LOW_2GHZ_CHAN,\n\tCAP_HIGH_2GHZ_CHAN,\n\n\tCAP_MIC_AES_CCM,\n\tCAP_MIC_CKIP,\n\tCAP_MIC_TKIP,\n\tCAP_MIC_TKIP_WME,\n\tCAP_CIPHER_AES_CCM,\n\tCAP_CIPHER_CKIP,\n\tCAP_CIPHER_TKIP,\n\n\tCAP_TWICE_ANTENNAGAIN_5G,\n\tCAP_TWICE_ANTENNAGAIN_2G,\n};\n\nenum {\n\tST_NONE,                     \n\tST_ALL,\n\tST_SERVICE_TYPE,\n\tST_WLAN_MODE,\n\tST_FREQ,\n\tST_BAND,\n\tST_LAST_RSSI,\n\tST_PS_FRAMES_DROPPED,\n\tST_CACHED_DEF_ANT,\n\tST_COUNT_OTHER_RX_ANT,\n\tST_USE_FAST_DIVERSITY,\n\tST_MAC_ADDR,\n\tST_RX_GENERATION_NUM,\n\tST_TX_QUEUE_DEPTH,\n\tST_SERIAL_NUMBER,\n\tST_WDC_TRANSPORT_CHUNK_SIZE,\n};\n\nenum {\n\tTARGET_DEVICE_AWAKE,\n\tTARGET_DEVICE_SLEEP,\n\tTARGET_DEVICE_PWRDN,\n\tTARGET_DEVICE_PWRSAVE,\n\tTARGET_DEVICE_SUSPEND,\n\tTARGET_DEVICE_RESUME,\n};\n\n \n#define IEEE80211_2ADDR_LEN\t16\n\n#define AR5523_MIN_RXBUFSZ\t\t\t\t\\\n\t(((sizeof(__be32) + IEEE80211_2ADDR_LEN +\t\\\n\t   sizeof(struct ar5523_rx_desc)) + 3) & ~3)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}