// Seed: 1608451483
module module_0 (
    input logic id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input logic id_7
    , id_8,
    input id_9,
    input id_10
);
  type_15(
      .id_0(id_4)
  );
  initial
    @(posedge id_9) begin
      id_5 = 1;
    end
  logic id_11;
  assign id_1 = 1;
endmodule
`define pp_1 0
`define pp_2 0
