ÿØÿÛ«symbol
  «type: X»
  «description: Opamp (.subckt IN+ IN- Vdd Vss OUT)»
  «library file: |.subckt LMX24_LM2902 IN+ IN- VCC VEE OUT\n.model BB_SW VSWITCH(Ron=50 Roff=1e12 Von=700e-3 Voff=0)\n.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=250e-3 Voff=0)\n.model OL_SW VSWITCH(Ron=1e-3 Roff=1e9 Von=900e-3 Voff=800e-3)\n.model OR_SW VSWITCH(Ron=10e-3 Roff=1e9 Von=1e-3 Voff=0)\n.model R_NOISELESS RES(T_ABS=-273.15)\nI_OS ESDn MID -18N\nI_B 37 MID -20N\nV_GRp 57 MID 180\nV_GRn 58 MID -180\nV_ISCp 51 MID 40\nV_ISCn 52 MID -40\nV_ORn 45 VCLP -1.2\nV11 56 44 0\nV_ORp 43 VCLP 1.2\nV12 55 42 0\nV4 33 OUT 0\nVCM_MIN 79 VEE_B 0\nVCM_MAX 80 VCC_B -1.5\nI_Q VCC VEE 175U\nV_OS 86 37 1.8M\nR61 MID 22 R_NOISELESS 8.001K\nC16 22 23 19.89P\nR58 23 22 R_NOISELESS 100MEG\nGVCCS2 23 MID VEE_B MID -992.9M\nR57 MID 23 R_NOISELESS 1\nXU3 VCC_B VEE_B 24 25 26 27 MID PHASEREV_0\nXU1 VIMON MID CRS CRS_DIST_0\nC21 28 29 313.8N\nC22 30 31 636.6F\nR70 31 MID R_NOISELESS 2.5\nR67 31 30 R_NOISELESS 10K\nR66 30 MID R_NOISELESS 1\nXU2 31 MID MID 32 VCCS_LIM_ZO_0\nGVCCS4 30 MID 29 MID -4.3\nR65 29 MID R_NOISELESS 3.03K\nR64 29 28 R_NOISELESS 10K\nR63 28 MID R_NOISELESS 1\nGVCCS3 28 MID CL_CLAMP 33 -90\nR62 32 MID R_NOISELESS 1\nC29 34 MID 47F\nR78 MID 34 R_NOISELESS 1MEG\nGVCCS9 34 MID 35 MID -1U\nXU5 36 MID MID CLAMP CRS MID VCCS_LIM_2_EN_0\nC28 38 MID 1P\nR77 39 38 R_NOISELESS 100\nC27 40 MID 1P\nR76 41 40 R_NOISELESS 100\nR75 MID 42 R_NOISELESS 1\nGVCCS8 42 MID 43 MID -1\nR74 44 MID R_NOISELESS 1\nGVCCS7 44 MID 45 MID -1\nXi_nn ESDn MID FEMT_0\nXi_np MID 37 FEMT_0\nXe_n ESDp 37 VNSE_0\nC25 35 MID 47F\nR69 MID 35 R_NOISELESS 1MEG\nGVCCS6 35 MID VSENSE MID -1U\nC20 CLAMP MID 9N\nR68 MID CLAMP R_NOISELESS 1MEG\nR44 MID 36 R_NOISELESS 1MEG\nXVCCS_LIM_1 46 27 MID 36 VCCS_LIM_1_0\nRdummy MID 33 R_NOISELESS 25K\nRx 33 32 R_NOISELESS 250K\nR56 MID 47 R_NOISELESS 1K\nC15 47 48 1.592P\nR55 48 47 R_NOISELESS 100MEG\nGVCCS1 48 MID VCC_B MID -100M\nR54 MID 48 R_NOISELESS 1\nR49 MID 49 R_NOISELESS 4.616K\nC14 49 50 26.53P\nR48 50 49 R_NOISELESS 100MEG\nG_adjust 50 MID ESDp MID -685.2M\nRsrc MID 50 R_NOISELESS 1\nXIQPos VIMON MID MID VCC VCCS_LIMIT_IQ_0\nXIQNeg MID VIMON VEE MID VCCS_LIMIT_IQ_0\nC_DIFF ESDp ESDn 1P\nXCL_AMP 51 52 VIMON MID 53 54 CLAMP_AMP_LO_0\nSOR_SWp CLAMP 55 CLAMP 55 S_VSWITCH_1\nSOR_SWn 56 CLAMP 56 CLAMP S_VSWITCH_2\nXGR_AMP 57 58 59 MID 60 61 CLAMP_AMP_HI_0\nR39 57 MID R_NOISELESS 1T\nR37 58 MID R_NOISELESS 1T\nR42 VSENSE 59 R_NOISELESS 1M\nC19 59 MID 1F\nR38 60 MID R_NOISELESS 1\nR36 MID 61 R_NOISELESS 1\nR40 60 62 R_NOISELESS 1M\nR41 61 63 R_NOISELESS 1M\nC17 62 MID 1F\nC18 MID 63 1F\nXGR_SRC 62 63 CLAMP MID VCCS_LIM_GR_0\nR21 53 MID R_NOISELESS 1\nR20 MID 54 R_NOISELESS 1\nR29 53 64 R_NOISELESS 1M\nR30 54 65 R_NOISELESS 1M\nC9 64 MID 1F\nC8 MID 65 1F\nXCL_SRC 64 65 CL_CLAMP MID VCCS_LIM_4_0\nR22 51 MID R_NOISELESS 1T\nR19 MID 52 R_NOISELESS 1T\nXCLAWp VIMON MID 66 VCC_B VCCS_LIM_CLAW+_0\nXCLAWn MID VIMON VEE_B 67 VCCS_LIM_CLAW-_0\nR12 66 VCC_B R_NOISELESS 1K\nR16 66 68 R_NOISELESS 1M\nR13 VEE_B 67 R_NOISELESS 1K\nR17 69 67 R_NOISELESS 1M\nC6 69 MID 1F\nC5 MID 68 1F\nG2 VCC_CLP MID 68 MID -1M\nR15 VCC_CLP MID R_NOISELESS 1K\nG3 VEE_CLP MID 69 MID -1M\nR14 MID VEE_CLP R_NOISELESS 1K\nXCLAW_AMP VCC_CLP VEE_CLP VOUT_S MID 70 71 CLAMP_AMP_LO_0\nR26 VCC_CLP MID R_NOISELESS 1T\nR23 VEE_CLP MID R_NOISELESS 1T\nR25 70 MID R_NOISELESS 1\nR24 MID 71 R_NOISELESS 1\nR27 70 72 R_NOISELESS 1M\nR28 71 73 R_NOISELESS 1M\nC11 72 MID 1F\nC10 MID 73 1F\nXCLAW_SRC 72 73 CLAW_CLAMP MID VCCS_LIM_3_0\nH2 41 MID V11 -1\nH3 39 MID V12 1\nC12 SW_OL MID 100P\nR32 74 SW_OL R_NOISELESS 100\nR31 74 MID R_NOISELESS 1\nXOL_SENSE MID 74 40 38 OL_SENSE_0\nS1 28 29 SW_OL MID S_VSWITCH_3\nH1 75 MID V4 1K\nS7 VEE OUT VEE OUT S_VSWITCH_4\nS6 OUT VCC OUT VCC S_VSWITCH_5\nR11 MID 76 R_NOISELESS 1T\nR18 76 VOUT_S R_NOISELESS 100\nC7 VOUT_S MID 10P\nE5 76 MID OUT MID 1\nC13 VIMON MID 10P\nR33 75 VIMON R_NOISELESS 100\nR10 MID 75 R_NOISELESS 1T\nR47 77 VCLP R_NOISELESS 100\nC24 VCLP MID 100P\nE4 77 MID CL_CLAMP MID 1\nR46 MID CL_CLAMP R_NOISELESS 1K\nG9 CL_CLAMP MID CLAW_CLAMP MID -1M\nR45 MID CLAW_CLAMP R_NOISELESS 1K\nG8 CLAW_CLAMP MID 34 MID -1M\nR43 MID VSENSE R_NOISELESS 1K\nG15 VSENSE MID CLAMP MID -1M\nC4 46 MID 1F\nR9 46 78 R_NOISELESS 1M\nR7 MID 79 R_NOISELESS 1T\nR6 80 MID R_NOISELESS 1T\nR8 MID 78 R_NOISELESS 1\nXVCM_CLAMP 26 MID 78 MID 80 79 VCCS_EXT_LIM_0\nE1 MID 0 81 0 1\nR89 VEE_B 0 R_NOISELESS 1\nR5 82 VEE_B R_NOISELESS 1M\nC3 82 0 1F\nR60 81 82 R_NOISELESS 1MEG\nC1 81 0 100e-9\nR3 81 0 R_NOISELESS 1T\nR59 83 81 R_NOISELESS 1MEG\nC2 83 0 1F\nR4 VCC_B 83 R_NOISELESS 1M\nR88 VCC_B 0 R_NOISELESS 1\nG17 VEE_B 0 VEE 0 -1\nG16 VCC_B 0 VCC 0 -1\nR_PSR 84 24 R_NOISELESS 1K\nG_PSR 24 84 47 22 -1M\nR2 25 ESDn R_NOISELESS 1M\nR1 84 85 R_NOISELESS 1M\nR_CMR 86 85 R_NOISELESS 1K\nG_CMR 85 86 49 MID -1M\nC_CMn ESDn MID 2P\nC_CMp MID ESDp 2P\nR53 ESDn MID R_NOISELESS 1T\nR52 MID ESDp R_NOISELESS 1T\nR35 IN- ESDn R_NOISELESS 10M\nR34 IN+ ESDp R_NOISELESS 10M\n.MODEL S_VSWITCH_1 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)\n.MODEL S_VSWITCH_2 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)\n.MODEL S_VSWITCH_3 VSWITCH (RON=1M ROFF=1T VON=500M VOFF=100M)\n.MODEL S_VSWITCH_4 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)\n.MODEL S_VSWITCH_5 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)\n.ENDS LMX24_LM2902\n.SUBCKT PHASEREV_0 VCC VEE VIN+ VIN- VOUT+ VOUT- MID\nE1 VOUT+ MID VALUE={IF(V(VIN+,MID)<V(VEE,MID)-0.3,V(VCC,MID),V(VIN+,MID))}\nE2 VOUT- MID VALUE={IF(V(VIN-,MID)<V(VEE,MID)-0.3,V(VCC,MID),V(VIN-,MID))}\n.ENDS\n.SUBCKT CRS_DIST_0 VIMON MID OUT\nV1 VREF MID -40M\nESHF VSHF MID VIMON VREF 1\nGZC MID ZC VALUE = {SGN(V(VSHF,MID))}\nR1 ZC MID 1\nC1 ZC MID 2U\nGCR MID OUT VALUE = {IF((ABS(V(ZC,MID))<=0.9),0,1)}\nR2 OUT MID 1\n.ENDS\n.SUBCKT VCCS_LIM_ZO_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 4E3\n.PARAM IPOS = 1E6\n.PARAM INEG = -1E6\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT VCCS_LIM_2_EN_0 VC+ VC- IOUT+ IOUT- EN MID\n.PARAM GAIN = 8.4E-4\n.PARAM IPOS = 0.0048\n.PARAM INEG = -0.0048\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(EN,MID)*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT FEMT_0 1 2\n.PARAM FLWF=1E-3\n.PARAM NLFF=500\n.PARAM NVRF=500\n.PARAM GLFF={PWR(FLWF,0.25)*NLFF/1164}\n.PARAM RNVF={1.184*PWR(NVRF,2)}\n.MODEL DVNF D KF={PWR(FLWF,0.5)/1E11} IS=1.0E-16\nI1 0 7 10E-3\nI2 0 8 10E-3\nD1 7 0 DVNF\nD2 8 0 DVNF\nE1 3 6 7 8 {GLFF}\nR1 3 0 1E9\nR2 3 0 1E9\nR3 3 6 1E9\nE2 6 4 5 0 10\nR4 5 0 {RNVF}\nR5 5 0 {RNVF}\nR6 3 4 1E9\nR7 4 0 1E9\nG1 1 2 3 4 1E-6\n.ENDS\n.SUBCKT VNSE_0 1 2\n.PARAM FLW=10\n.PARAM NLF=80\n.PARAM NVR=35\n.PARAM GLF={PWR(FLW,0.25)*NLF/1164}\n.PARAM RNV={1.184*PWR(NVR,2)}\n.MODEL DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16\nI1 0 7 10E-3\nI2 0 8 10E-3\nD1 7 0 DVN\nD2 8 0 DVN\nE1 3 6 7 8 {GLF}\nR1 3 0 1E9\nR2 3 0 1E9\nR3 3 6 1E9\nE2 6 4 5 0 10\nR4 5 0 {RNV}\nR5 5 0 {RNV}\nR6 3 4 1E9\nR7 4 0 1E9\nE3 1 2 3 4 1\n.ENDS\n.SUBCKT VCCS_LIM_1_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1E-4\n.PARAM IPOS = .5\n.PARAM INEG = -.5\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT VCCS_LIMIT_IQ_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1E-3\nG1 IOUT- IOUT+ VALUE={IF( (V(VC+,VC-)<=0),0,GAIN*V(VC+,VC-) )}\n.ENDS\n.SUBCKT CLAMP_AMP_LO_0 VC+ VC- VIN COM VO+ VO-\n.PARAM G=1\nGVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}\nGVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}\n.ENDS\n.SUBCKT CLAMP_AMP_HI_0 VC+ VC- VIN COM VO+ VO-\n.PARAM G=10\nGVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}\nGVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}\n.ENDS\n.SUBCKT VCCS_LIM_GR_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 0.013\n.PARAM INEG = -0.013\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT VCCS_LIM_4_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 1.04\n.PARAM INEG = -1.04\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT VCCS_LIM_CLAW+_0 VC+ VC- IOUT+ IOUT-\nG1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} = (0, 1.17E-03) (0.0046251, 1.17E-3) (0.15716, 1.21E-3) (1.3309, 1.28E-3) (35.075, 2.12E-3) (35.680, 2.55E-3) (36.033, 2.84E-3) (37.416, 7.97E-3)\n.ENDS\n.SUBCKT VCCS_LIM_CLAW-_0 VC+ VC- IOUT+ IOUT-\nG1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} = (0.010, 2.50E-5) (0.070, 2.50E-5) (0.090, 5.80E-4) (0.100, 6.06E-4) (0.760, 7.14E-4) (1.440, 7.62E-4) (8.000, 1.10E-3) (13.60, 1.55E-3) (15.45, 1.75E-3) (17.26, 2.15E-3) (18.87, 2.94E-3) (21.58, 4.50E-3) (25.53, 1.02E-2)\n.ENDS\n.SUBCKT VCCS_LIM_3_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 0.435\n.PARAM INEG = -0.435\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT OL_SENSE_0 COM SW+ OLN OLP\nGSW+ COM SW+ VALUE = {IF((V(OLN,COM)>10E-3 | V(OLP,COM)>10E-3),1,0)}\n.ENDS\n.SUBCKT VCCS_EXT_LIM_0 VIN+ VIN- IOUT- IOUT+ VP+ VP-\n.PARAM GAIN = 1\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}\n.ENDS»
  «shorted pins: false»
  «line (-150,-200) (-50,-200) 0 0 0x1000000 -1 -1»
  «line (-150,200) (-50,200) 0 0 0x1000000 -1 -1»
  «line (-100,-150) (-100,-250) 0 0 0x1000000 -1 -1»
  «line (-200,-450) (-200,450) 0 0 0x1000000 -1 -1»
  «line (-200,450) (400,0) 0 0 0x1000000 -1 -1»
  «line (400,0) (-200,-450) 0 0 0x1000000 -1 -1»
  «line (50,300) (110,300) 0 0 0x1000000 -1 -1»
  «line (80,330) (80,270) 0 0 0x1000000 -1 -1»
  «line (50,-300) (110,-300) 0 0 0x1000000 -1 -1»
  «text (300,-250) 1 15 0 0x1000000 -1 -1 "X1"»
  «text (200,-400) 1 7 0 0x1000000 -1 -1 "LMx24_LM2902"»
  «pin (-200,-200) (20,0) 1 15 0 0x0 -1 "IN+"»
  «pin (-200,200) (20,0) 1 15 0 0x0 -1 "IN-"»
  «pin (0,300) (20,0) 1 15 0 0x0 -1 "Vdd"»
  «pin (0,-300) (-20,0) 1 15 0 0x0 -1 "Vss"»
  «pin (400,0) (-20,0) 1 15 0 0x0 -1 "OUT"»
»
