--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2917 paths analyzed, 645 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.750ns.
--------------------------------------------------------------------------------
Slack:                  14.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          projChar/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 2)
  Clock Path Skew:      -0.681ns (0.626 - 1.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to projChar/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y61.Q4      Tickq                 1.778   led_0_OBUF
                                                       edge_detector/M_last_q
    SLICE_X10Y44.C2      net (fanout=1)        2.369   M_last_q
    SLICE_X10Y44.C       Tilo                  0.235   M_state_q
                                                       projChar/_n0116_inv2_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.303   projChar/N34
    SLICE_X10Y44.CLK     Tas                   0.349   M_state_q
                                                       projChar/M_state_q_dpot
                                                       projChar/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (2.362ns logic, 2.672ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  14.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          projChar/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 2)
  Clock Path Skew:      -0.681ns (0.626 - 1.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to projChar/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y61.Q4      Tickq                 1.778   led_0_OBUF
                                                       edge_detector/M_last_q
    SLICE_X10Y44.C2      net (fanout=1)        2.369   M_last_q
    SLICE_X10Y44.CMUX    Tilo                  0.298   M_state_q
                                                       projChar/_n0116_inv2_SW2
    SLICE_X10Y44.B6      net (fanout=1)        0.167   projChar/N35
    SLICE_X10Y44.CLK     Tas                   0.349   M_state_q
                                                       projChar/M_state_q_dpot
                                                       projChar/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (2.425ns logic, 2.536ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  14.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.682 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y39.SR      net (fanout=34)       4.121   M_reset_cond_out
    SLICE_X20Y39.CLK     Tsrck                 0.470   M_timer_q[15]
                                                       M_timer_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (0.988ns logic, 4.121ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  14.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.100ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.682 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y39.SR      net (fanout=34)       4.121   M_reset_cond_out
    SLICE_X20Y39.CLK     Tsrck                 0.461   M_timer_q[15]
                                                       M_timer_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.100ns (0.979ns logic, 4.121ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  14.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.682 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y39.SR      net (fanout=34)       4.121   M_reset_cond_out
    SLICE_X20Y39.CLK     Tsrck                 0.450   M_timer_q[15]
                                                       M_timer_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (0.968ns logic, 4.121ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  14.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.682 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y39.SR      net (fanout=34)       4.121   M_reset_cond_out
    SLICE_X20Y39.CLK     Tsrck                 0.428   M_timer_q[15]
                                                       M_timer_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (0.946ns logic, 4.121ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  14.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          projChar/M_timer_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.688 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to projChar/M_timer_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y45.SR      net (fanout=34)       4.061   M_reset_cond_out
    SLICE_X14Y45.CLK     Tsrck                 0.429   projChar/M_timer_q[15]
                                                       projChar/M_timer_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (0.947ns logic, 4.061ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  14.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          projChar/M_timer_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.997ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.688 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to projChar/M_timer_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y45.SR      net (fanout=34)       4.061   M_reset_cond_out
    SLICE_X14Y45.CLK     Tsrck                 0.418   projChar/M_timer_q[15]
                                                       projChar/M_timer_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.997ns (0.936ns logic, 4.061ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  14.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          projChar/M_timer_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.974ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.688 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to projChar/M_timer_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y45.SR      net (fanout=34)       4.061   M_reset_cond_out
    SLICE_X14Y45.CLK     Tsrck                 0.395   projChar/M_timer_q[15]
                                                       projChar/M_timer_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.974ns (0.913ns logic, 4.061ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  14.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          projChar/M_timer_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.960ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.688 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to projChar/M_timer_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y45.SR      net (fanout=34)       4.061   M_reset_cond_out
    SLICE_X14Y45.CLK     Tsrck                 0.381   projChar/M_timer_q[15]
                                                       projChar/M_timer_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.960ns (0.899ns logic, 4.061ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  14.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.684 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y38.SR      net (fanout=34)       3.934   M_reset_cond_out
    SLICE_X20Y38.CLK     Tsrck                 0.470   M_timer_q[11]
                                                       M_timer_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (0.988ns logic, 3.934ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  14.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.684 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y38.SR      net (fanout=34)       3.934   M_reset_cond_out
    SLICE_X20Y38.CLK     Tsrck                 0.461   M_timer_q[11]
                                                       M_timer_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (0.979ns logic, 3.934ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.902ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.684 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y38.SR      net (fanout=34)       3.934   M_reset_cond_out
    SLICE_X20Y38.CLK     Tsrck                 0.450   M_timer_q[11]
                                                       M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (0.968ns logic, 3.934ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  14.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.880ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.684 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y38.SR      net (fanout=34)       3.934   M_reset_cond_out
    SLICE_X20Y38.CLK     Tsrck                 0.428   M_timer_q[11]
                                                       M_timer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.880ns (0.946ns logic, 3.934ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  15.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          projChar/M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.686 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to projChar/M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y44.SR      net (fanout=34)       3.873   M_reset_cond_out
    SLICE_X14Y44.CLK     Tsrck                 0.429   projChar/M_timer_q[11]
                                                       projChar/M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (0.947ns logic, 3.873ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  15.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          projChar/M_timer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.686 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to projChar/M_timer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y44.SR      net (fanout=34)       3.873   M_reset_cond_out
    SLICE_X14Y44.CLK     Tsrck                 0.418   projChar/M_timer_q[11]
                                                       projChar/M_timer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (0.936ns logic, 3.873ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  15.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.794ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.682 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y40.SR      net (fanout=34)       3.826   M_reset_cond_out
    SLICE_X20Y40.CLK     Tsrck                 0.450   M_timer_q[17]
                                                       M_timer_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (0.968ns logic, 3.826ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  15.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          projChar/M_timer_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.686 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to projChar/M_timer_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y44.SR      net (fanout=34)       3.873   M_reset_cond_out
    SLICE_X14Y44.CLK     Tsrck                 0.395   projChar/M_timer_q[11]
                                                       projChar/M_timer_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (0.913ns logic, 3.873ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  15.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.682 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y40.SR      net (fanout=34)       3.826   M_reset_cond_out
    SLICE_X20Y40.CLK     Tsrck                 0.428   M_timer_q[17]
                                                       M_timer_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (0.946ns logic, 3.826ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  15.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          projChar/M_timer_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.686 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to projChar/M_timer_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y44.SR      net (fanout=34)       3.873   M_reset_cond_out
    SLICE_X14Y44.CLK     Tsrck                 0.381   projChar/M_timer_q[11]
                                                       projChar/M_timer_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (0.899ns logic, 3.873ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  15.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_0 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.313 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_0 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.AQ       Tcko                  0.430   M_line_q[2]
                                                       M_line_q_0
    SLICE_X10Y20.A2      net (fanout=10)       0.968   M_line_q[0]
    SLICE_X10Y20.COUT    Topcya                0.472   Mcount_M_line_q_cy[3]
                                                       Mcount_M_line_q_lut<0>_INV_0
                                                       Mcount_M_line_q_cy<3>
    SLICE_X10Y21.CIN     net (fanout=1)        0.003   Mcount_M_line_q_cy[3]
    SLICE_X10Y21.COUT    Tbyp                  0.091   Mcount_M_line_q_cy[7]
                                                       Mcount_M_line_q_cy<7>
    SLICE_X10Y22.CIN     net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X10Y22.CMUX    Tcinc                 0.289   Result<10>4
                                                       Mcount_M_line_q_xor<10>
    SLICE_X11Y22.B3      net (fanout=1)        1.417   Result<10>4
    SLICE_X11Y22.B       Tilo                  0.259   M_line_q[10]
                                                       M_line_q_10_dpot
    SLICE_X11Y22.A3      net (fanout=1)        0.564   M_line_q_10_dpot
    SLICE_X11Y22.CLK     Tas                   0.373   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (1.914ns logic, 2.955ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  15.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_1 (FF)
  Destination:          M_line_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.880ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.622 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_1 to M_line_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.BQ      Tcko                  0.430   M_pixel_q[3]
                                                       M_pixel_q_1
    SLICE_X11Y21.A4      net (fanout=6)        1.499   M_pixel_q[1]
    SLICE_X11Y21.A       Tilo                  0.259   M_line_q_1_dpot
                                                       _n01461_SW0
    SLICE_X13Y18.A6      net (fanout=12)       0.883   N0
    SLICE_X13Y18.A       Tilo                  0.259   M_pixel_q[6]
                                                       _n01461
    SLICE_X9Y21.A5       net (fanout=12)       1.177   _n01461
    SLICE_X9Y21.CLK      Tas                   0.373   M_line_q[2]
                                                       M_line_q_0_rstpot
                                                       M_line_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.880ns (1.321ns logic, 3.559ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.728ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.687 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y37.SR      net (fanout=34)       3.740   M_reset_cond_out
    SLICE_X20Y37.CLK     Tsrck                 0.470   M_timer_q[7]
                                                       M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.728ns (0.988ns logic, 3.740ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_0 (FF)
  Destination:          M_line_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.319 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_0 to M_line_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.AQ       Tcko                  0.430   M_line_q[2]
                                                       M_line_q_0
    SLICE_X11Y22.C2      net (fanout=10)       1.712   M_line_q[0]
    SLICE_X11Y22.C       Tilo                  0.259   M_line_q[10]
                                                       _n01461_SW1
    SLICE_X9Y22.A1       net (fanout=1)        0.743   N24
    SLICE_X9Y22.A        Tilo                  0.259   M_line_q[5]
                                                       _n0146
    SLICE_X7Y23.C2       net (fanout=11)       1.070   _n0146
    SLICE_X7Y23.CLK      Tas                   0.373   M_line_q[9]
                                                       M_line_q_8_rstpot
                                                       M_line_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (1.321ns logic, 3.525ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  15.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.719ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.687 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y37.SR      net (fanout=34)       3.740   M_reset_cond_out
    SLICE_X20Y37.CLK     Tsrck                 0.461   M_timer_q[7]
                                                       M_timer_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (0.979ns logic, 3.740ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  15.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.687 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y37.SR      net (fanout=34)       3.740   M_reset_cond_out
    SLICE_X20Y37.CLK     Tsrck                 0.450   M_timer_q[7]
                                                       M_timer_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (0.968ns logic, 3.740ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  15.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_6 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.313 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_6 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.AQ       Tcko                  0.430   M_line_q[9]
                                                       M_line_q_6
    SLICE_X10Y21.C4      net (fanout=10)       1.145   M_line_q[6]
    SLICE_X10Y21.COUT    Topcyc                0.325   Mcount_M_line_q_cy[7]
                                                       M_line_q[6]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X10Y22.CIN     net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X10Y22.CMUX    Tcinc                 0.289   Result<10>4
                                                       Mcount_M_line_q_xor<10>
    SLICE_X11Y22.B3      net (fanout=1)        1.417   Result<10>4
    SLICE_X11Y22.B       Tilo                  0.259   M_line_q[10]
                                                       M_line_q_10_dpot
    SLICE_X11Y22.A3      net (fanout=1)        0.564   M_line_q_10_dpot
    SLICE_X11Y22.CLK     Tas                   0.373   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (1.676ns logic, 3.129ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  15.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.687 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y37.SR      net (fanout=34)       3.740   M_reset_cond_out
    SLICE_X20Y37.CLK     Tsrck                 0.428   M_timer_q[7]
                                                       M_timer_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (0.946ns logic, 3.740ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  15.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_7 (FF)
  Destination:          M_line_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.624 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_7 to M_line_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.AQ      Tcko                  0.430   M_pixel_q[9]
                                                       M_pixel_q_7
    SLICE_X13Y19.D2      net (fanout=9)        0.769   M_pixel_q[7]
    SLICE_X13Y19.D       Tilo                  0.259   M_pixel_q[9]
                                                       _n01461_rstpot_SW0
    SLICE_X8Y23.A1       net (fanout=10)       1.709   N72
    SLICE_X8Y23.A        Tilo                  0.254   M_line_q_6_dpot
                                                       M_line_q_6_dpot
    SLICE_X7Y23.A2       net (fanout=1)        0.993   M_line_q_6_dpot
    SLICE_X7Y23.CLK      Tas                   0.373   M_line_q[9]
                                                       M_line_q_6_rstpot
                                                       M_line_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (1.316ns logic, 3.471ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  15.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_2 (FF)
  Destination:          M_line_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.782ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_2 to M_line_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.CQ      Tcko                  0.430   M_pixel_q[3]
                                                       M_pixel_q_2
    SLICE_X11Y22.C1      net (fanout=17)       1.648   M_pixel_q[2]
    SLICE_X11Y22.C       Tilo                  0.259   M_line_q[10]
                                                       _n01461_SW1
    SLICE_X9Y22.A1       net (fanout=1)        0.743   N24
    SLICE_X9Y22.A        Tilo                  0.259   M_line_q[5]
                                                       _n0146
    SLICE_X7Y23.C2       net (fanout=11)       1.070   _n0146
    SLICE_X7Y23.CLK      Tas                   0.373   M_line_q[9]
                                                       M_line_q_8_rstpot
                                                       M_line_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (1.321ns logic, 3.461ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: led_0_OBUF/CLK0
  Logical resource: edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X0Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_0/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_1/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_2/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_3/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_4/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_5/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_6/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_7/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_8/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_9/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_10/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_11/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_12/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_13/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_14/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_15/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[17]/CLK
  Logical resource: M_timer_q_16/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[17]/CLK
  Logical resource: M_timer_q_17/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_charX_q[3]/CLK
  Logical resource: enemyChar/M_charX_q_0/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_charX_q[3]/CLK
  Logical resource: enemyChar/M_charX_q_1/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_charX_q[3]/CLK
  Logical resource: enemyChar/M_charX_q_2/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_charX_q[3]/CLK
  Logical resource: enemyChar/M_charX_q_3/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_charX_q[7]/CLK
  Logical resource: enemyChar/M_charX_q_4/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_charX_q[7]/CLK
  Logical resource: enemyChar/M_charX_q_5/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_charX_q[7]/CLK
  Logical resource: enemyChar/M_charX_q_6/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_charX_q[7]/CLK
  Logical resource: enemyChar/M_charX_q_7/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_charX_q[10]/CLK
  Logical resource: enemyChar/M_charX_q_8/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_charX_q[10]/CLK
  Logical resource: enemyChar/M_charX_q_9/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.750|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2917 paths, 0 nets, and 767 connections

Design statistics:
   Minimum period:   5.750ns{1}   (Maximum frequency: 173.913MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 05 22:53:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



