// Seed: 1939708104
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  wire [-1 : -1] id_12;
endmodule
module module_1 #(
    parameter id_5 = 32'd32,
    parameter id_6 = 32'd60,
    parameter id_7 = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_4,
      id_3,
      id_2,
      id_2,
      id_3
  );
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  wire  _id_6;
  logic _id_7 = -1;
  parameter id_8 = 1;
  assign id_3 = id_6;
  assign id_4 = id_1[-1];
  wire [id_5 : id_6  <=  id_7] id_9;
endmodule
