#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x120f5ca30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x120f70d30 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x120f6ff40 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x118040010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x120faf420_0 .net "in", 31 0, o0x118040010;  0 drivers
v0x120fb92a0_0 .var "out", 31 0;
S_0x120fa51a0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1180400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x120fb9360_0 .net "clk", 0 0, o0x1180400d0;  0 drivers
o0x118040100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x120fb9400_0 .net "data_address", 31 0, o0x118040100;  0 drivers
o0x118040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x120fb94b0_0 .net "data_read", 0 0, o0x118040130;  0 drivers
v0x120fb9560_0 .var "data_readdata", 31 0;
o0x118040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x120fb9610_0 .net "data_write", 0 0, o0x118040190;  0 drivers
o0x1180401c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x120fb96f0_0 .net "data_writedata", 31 0, o0x1180401c0;  0 drivers
S_0x120fa3f30 .scope module, "or_tb" "or_tb" 6 1;
 .timescale 0 0;
v0x120fc6500_0 .net "active", 0 0, L_0x120fcf260;  1 drivers
v0x120fc65b0_0 .var "clk", 0 0;
v0x120fc66c0_0 .var "clk_enable", 0 0;
v0x120fc6750_0 .net "data_address", 31 0, v0x120fc42e0_0;  1 drivers
v0x120fc67e0_0 .net "data_read", 0 0, L_0x120fce9c0;  1 drivers
v0x120fc6870_0 .var "data_readdata", 31 0;
v0x120fc6900_0 .net "data_write", 0 0, L_0x120fce370;  1 drivers
v0x120fc6990_0 .net "data_writedata", 31 0, v0x120fbcf80_0;  1 drivers
v0x120fc6a60_0 .net "instr_address", 31 0, L_0x120fcf390;  1 drivers
v0x120fc6b70_0 .var "instr_readdata", 31 0;
v0x120fc6c00_0 .net "register_v0", 31 0, L_0x120fccde0;  1 drivers
v0x120fc6cd0_0 .var "reset", 0 0;
S_0x120fb9830 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x120fa3f30;
 .timescale 0 0;
v0x120fb9a00_0 .var "expected", 31 0;
v0x120fb9ac0_0 .var "funct", 5 0;
v0x120fb9b70_0 .var "i", 4 0;
v0x120fb9c30_0 .var "imm", 15 0;
v0x120fb9ce0_0 .var "imm_instr", 31 0;
v0x120fb9dd0_0 .var "opcode", 5 0;
v0x120fb9e80_0 .var "r_instr", 31 0;
v0x120fb9f30_0 .var "rd", 4 0;
v0x120fb9fe0_0 .var "rs", 4 0;
v0x120fba0f0_0 .var "rt", 4 0;
v0x120fba1a0_0 .var "shamt", 4 0;
v0x120fba250_0 .var "test", 31 0;
E_0x120f8ffb0 .event posedge, v0x120fbd2f0_0;
S_0x120fba300 .scope module, "dut" "mips_cpu_harvard" 6 125, 7 1 0, S_0x120fa3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x120fc7d50 .functor OR 1, L_0x120fc7a00, L_0x120fc7c10, C4<0>, C4<0>;
L_0x120fc7e40 .functor BUFZ 1, L_0x120fc74f0, C4<0>, C4<0>, C4<0>;
L_0x120fc81d0 .functor BUFZ 1, L_0x120fc7610, C4<0>, C4<0>, C4<0>;
L_0x120fc8320 .functor AND 1, L_0x120fc74f0, L_0x120fc8470, C4<1>, C4<1>;
L_0x120fc8610 .functor OR 1, L_0x120fc8320, L_0x120fc8390, C4<0>, C4<0>;
L_0x120fc8750 .functor OR 1, L_0x120fc8610, L_0x120fc80f0, C4<0>, C4<0>;
L_0x120fc8840 .functor OR 1, L_0x120fc8750, L_0x120fc9ae0, C4<0>, C4<0>;
L_0x120fc8930 .functor OR 1, L_0x120fc8840, L_0x120fc95c0, C4<0>, C4<0>;
L_0x120fc9480 .functor AND 1, L_0x120fc8f90, L_0x120fc90b0, C4<1>, C4<1>;
L_0x120fc95c0 .functor OR 1, L_0x120fc8d30, L_0x120fc9480, C4<0>, C4<0>;
L_0x120fc9ae0 .functor AND 1, L_0x120fc9260, L_0x120fc9750, C4<1>, C4<1>;
L_0x120fca060 .functor OR 1, L_0x120fc9980, L_0x120fc9d10, C4<0>, C4<0>;
L_0x120fc72a0 .functor OR 1, L_0x120fca3f0, L_0x120fca6a0, C4<0>, C4<0>;
L_0x120fcaa80 .functor AND 1, L_0x120fc7ff0, L_0x120fc72a0, C4<1>, C4<1>;
L_0x120fcac10 .functor OR 1, L_0x120fca860, L_0x120fcad50, C4<0>, C4<0>;
L_0x120fcaa10 .functor OR 1, L_0x120fcac10, L_0x120fcb000, C4<0>, C4<0>;
L_0x120fcb160 .functor AND 1, L_0x120fc74f0, L_0x120fcaa10, C4<1>, C4<1>;
L_0x120fcae30 .functor AND 1, L_0x120fc74f0, L_0x120fcb320, C4<1>, C4<1>;
L_0x120fc93a0 .functor AND 1, L_0x120fc74f0, L_0x120fcaea0, C4<1>, C4<1>;
L_0x120fcbd70 .functor AND 1, v0x120fc41c0_0, v0x120fc6200_0, C4<1>, C4<1>;
L_0x120fcbde0 .functor AND 1, L_0x120fcbd70, L_0x120fc8930, C4<1>, C4<1>;
L_0x120fcc0e0 .functor OR 1, L_0x120fc95c0, L_0x120fc9ae0, C4<0>, C4<0>;
L_0x120fcce50 .functor BUFZ 32, L_0x120fcca80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120fcd000 .functor BUFZ 32, L_0x120fccd30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120fcdca0 .functor AND 1, v0x120fc66c0_0, L_0x120fcb160, C4<1>, C4<1>;
L_0x120fcdde0 .functor AND 1, L_0x120fcdca0, v0x120fc41c0_0, C4<1>, C4<1>;
L_0x120fcc7a0 .functor AND 1, L_0x120fcdde0, L_0x120fcdf30, C4<1>, C4<1>;
L_0x120fce300 .functor AND 1, v0x120fc41c0_0, v0x120fc6200_0, C4<1>, C4<1>;
L_0x120fce370 .functor AND 1, L_0x120fce300, L_0x120fc8ac0, C4<1>, C4<1>;
L_0x120fce050 .functor OR 1, L_0x120fce220, L_0x120fce510, C4<0>, C4<0>;
L_0x120fce850 .functor AND 1, L_0x120fce050, L_0x120fce140, C4<1>, C4<1>;
L_0x120fce9c0 .functor OR 1, L_0x120fc80f0, L_0x120fce850, C4<0>, C4<0>;
L_0x120fcf260 .functor BUFZ 1, v0x120fc41c0_0, C4<0>, C4<0>, C4<0>;
L_0x120fcf390 .functor BUFZ 32, v0x120fc4250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x120fbf330_0 .net *"_ivl_102", 31 0, L_0x120fc96b0;  1 drivers
L_0x1180784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fbf3c0_0 .net *"_ivl_105", 25 0, L_0x1180784d8;  1 drivers
L_0x118078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fbf450_0 .net/2u *"_ivl_106", 31 0, L_0x118078520;  1 drivers
v0x120fbf4e0_0 .net *"_ivl_108", 0 0, L_0x120fc9260;  1 drivers
v0x120fbf570_0 .net *"_ivl_111", 5 0, L_0x120fc98e0;  1 drivers
L_0x118078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x120fbf610_0 .net/2u *"_ivl_112", 5 0, L_0x118078568;  1 drivers
v0x120fbf6c0_0 .net *"_ivl_114", 0 0, L_0x120fc9750;  1 drivers
v0x120fbf760_0 .net *"_ivl_118", 31 0, L_0x120fc9c70;  1 drivers
L_0x1180780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x120fbf810_0 .net/2u *"_ivl_12", 5 0, L_0x1180780a0;  1 drivers
L_0x1180785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fbf920_0 .net *"_ivl_121", 25 0, L_0x1180785b0;  1 drivers
L_0x1180785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x120fbf9d0_0 .net/2u *"_ivl_122", 31 0, L_0x1180785f8;  1 drivers
v0x120fbfa80_0 .net *"_ivl_124", 0 0, L_0x120fc9980;  1 drivers
v0x120fbfb20_0 .net *"_ivl_126", 31 0, L_0x120fc9e40;  1 drivers
L_0x118078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fbfbd0_0 .net *"_ivl_129", 25 0, L_0x118078640;  1 drivers
L_0x118078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x120fbfc80_0 .net/2u *"_ivl_130", 31 0, L_0x118078688;  1 drivers
v0x120fbfd30_0 .net *"_ivl_132", 0 0, L_0x120fc9d10;  1 drivers
v0x120fbfdd0_0 .net *"_ivl_136", 31 0, L_0x120fca150;  1 drivers
L_0x1180786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fbff60_0 .net *"_ivl_139", 25 0, L_0x1180786d0;  1 drivers
L_0x118078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fbfff0_0 .net/2u *"_ivl_140", 31 0, L_0x118078718;  1 drivers
v0x120fc00a0_0 .net *"_ivl_142", 0 0, L_0x120fc7ff0;  1 drivers
v0x120fc0140_0 .net *"_ivl_145", 5 0, L_0x120fca500;  1 drivers
L_0x118078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x120fc01f0_0 .net/2u *"_ivl_146", 5 0, L_0x118078760;  1 drivers
v0x120fc02a0_0 .net *"_ivl_148", 0 0, L_0x120fca3f0;  1 drivers
v0x120fc0340_0 .net *"_ivl_151", 5 0, L_0x120fca7c0;  1 drivers
L_0x1180787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x120fc03f0_0 .net/2u *"_ivl_152", 5 0, L_0x1180787a8;  1 drivers
v0x120fc04a0_0 .net *"_ivl_154", 0 0, L_0x120fca6a0;  1 drivers
v0x120fc0540_0 .net *"_ivl_157", 0 0, L_0x120fc72a0;  1 drivers
L_0x1180780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x120fc05e0_0 .net/2u *"_ivl_16", 5 0, L_0x1180780e8;  1 drivers
v0x120fc0690_0 .net *"_ivl_161", 1 0, L_0x120fcab30;  1 drivers
L_0x1180787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x120fc0740_0 .net/2u *"_ivl_162", 1 0, L_0x1180787f0;  1 drivers
v0x120fc07f0_0 .net *"_ivl_164", 0 0, L_0x120fca860;  1 drivers
L_0x118078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x120fc0890_0 .net/2u *"_ivl_166", 5 0, L_0x118078838;  1 drivers
v0x120fc0940_0 .net *"_ivl_168", 0 0, L_0x120fcad50;  1 drivers
v0x120fbfe70_0 .net *"_ivl_171", 0 0, L_0x120fcac10;  1 drivers
L_0x118078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x120fc0bd0_0 .net/2u *"_ivl_172", 5 0, L_0x118078880;  1 drivers
v0x120fc0c60_0 .net *"_ivl_174", 0 0, L_0x120fcb000;  1 drivers
v0x120fc0cf0_0 .net *"_ivl_177", 0 0, L_0x120fcaa10;  1 drivers
L_0x1180788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x120fc0d80_0 .net/2u *"_ivl_180", 5 0, L_0x1180788c8;  1 drivers
v0x120fc0e20_0 .net *"_ivl_182", 0 0, L_0x120fcb320;  1 drivers
L_0x118078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x120fc0ec0_0 .net/2u *"_ivl_186", 5 0, L_0x118078910;  1 drivers
v0x120fc0f70_0 .net *"_ivl_188", 0 0, L_0x120fcaea0;  1 drivers
L_0x118078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x120fc1010_0 .net/2u *"_ivl_196", 4 0, L_0x118078958;  1 drivers
v0x120fc10c0_0 .net *"_ivl_199", 4 0, L_0x120fcb460;  1 drivers
v0x120fc1170_0 .net *"_ivl_20", 31 0, L_0x120fc7860;  1 drivers
v0x120fc1220_0 .net *"_ivl_201", 4 0, L_0x120fcba20;  1 drivers
v0x120fc12d0_0 .net *"_ivl_202", 4 0, L_0x120fcbac0;  1 drivers
v0x120fc1380_0 .net *"_ivl_207", 0 0, L_0x120fcbd70;  1 drivers
v0x120fc1420_0 .net *"_ivl_211", 0 0, L_0x120fcc0e0;  1 drivers
L_0x1180789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x120fc14c0_0 .net/2u *"_ivl_212", 31 0, L_0x1180789a0;  1 drivers
v0x120fc1570_0 .net *"_ivl_214", 31 0, L_0x120fcc1d0;  1 drivers
v0x120fc1620_0 .net *"_ivl_216", 31 0, L_0x120fcbb60;  1 drivers
v0x120fc16d0_0 .net *"_ivl_218", 31 0, L_0x120fcc470;  1 drivers
v0x120fc1780_0 .net *"_ivl_220", 31 0, L_0x120fcc330;  1 drivers
v0x120fc1830_0 .net *"_ivl_229", 0 0, L_0x120fcdca0;  1 drivers
L_0x118078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fc18d0_0 .net *"_ivl_23", 25 0, L_0x118078130;  1 drivers
v0x120fc1980_0 .net *"_ivl_231", 0 0, L_0x120fcdde0;  1 drivers
v0x120fc1a20_0 .net *"_ivl_232", 31 0, L_0x120fcde50;  1 drivers
L_0x118078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fc1ad0_0 .net *"_ivl_235", 30 0, L_0x118078ac0;  1 drivers
L_0x118078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x120fc1b80_0 .net/2u *"_ivl_236", 31 0, L_0x118078b08;  1 drivers
v0x120fc1c30_0 .net *"_ivl_238", 0 0, L_0x120fcdf30;  1 drivers
L_0x118078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x120fc1cd0_0 .net/2u *"_ivl_24", 31 0, L_0x118078178;  1 drivers
v0x120fc1d80_0 .net *"_ivl_243", 0 0, L_0x120fce300;  1 drivers
L_0x118078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x120fc1e20_0 .net/2u *"_ivl_246", 5 0, L_0x118078b50;  1 drivers
L_0x118078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x120fc1ed0_0 .net/2u *"_ivl_250", 5 0, L_0x118078b98;  1 drivers
v0x120fc1f80_0 .net *"_ivl_257", 0 0, L_0x120fce140;  1 drivers
v0x120fc09e0_0 .net *"_ivl_259", 0 0, L_0x120fce850;  1 drivers
v0x120fc0a80_0 .net *"_ivl_26", 0 0, L_0x120fc7a00;  1 drivers
L_0x118078be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x120fc0b20_0 .net/2u *"_ivl_262", 5 0, L_0x118078be0;  1 drivers
L_0x118078c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x120fc2010_0 .net/2u *"_ivl_266", 5 0, L_0x118078c28;  1 drivers
v0x120fc20c0_0 .net *"_ivl_271", 15 0, L_0x120fcef00;  1 drivers
v0x120fc2170_0 .net *"_ivl_272", 17 0, L_0x120fceab0;  1 drivers
L_0x118078cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120fc2220_0 .net *"_ivl_275", 1 0, L_0x118078cb8;  1 drivers
v0x120fc22d0_0 .net *"_ivl_278", 15 0, L_0x120fcf1c0;  1 drivers
v0x120fc2380_0 .net *"_ivl_28", 31 0, L_0x120fc7b20;  1 drivers
L_0x118078d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120fc2430_0 .net *"_ivl_280", 1 0, L_0x118078d00;  1 drivers
v0x120fc24e0_0 .net *"_ivl_283", 0 0, L_0x120fcf0e0;  1 drivers
L_0x118078d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x120fc2590_0 .net/2u *"_ivl_284", 13 0, L_0x118078d48;  1 drivers
L_0x118078d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fc2640_0 .net/2u *"_ivl_286", 13 0, L_0x118078d90;  1 drivers
v0x120fc26f0_0 .net *"_ivl_288", 13 0, L_0x120fcf480;  1 drivers
L_0x1180781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fc27a0_0 .net *"_ivl_31", 25 0, L_0x1180781c0;  1 drivers
L_0x118078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x120fc2850_0 .net/2u *"_ivl_32", 31 0, L_0x118078208;  1 drivers
v0x120fc2900_0 .net *"_ivl_34", 0 0, L_0x120fc7c10;  1 drivers
v0x120fc29a0_0 .net *"_ivl_4", 31 0, L_0x120fc73c0;  1 drivers
v0x120fc2a50_0 .net *"_ivl_41", 2 0, L_0x120fc7ef0;  1 drivers
L_0x118078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x120fc2b00_0 .net/2u *"_ivl_42", 2 0, L_0x118078250;  1 drivers
v0x120fc2bb0_0 .net *"_ivl_49", 2 0, L_0x120fc8280;  1 drivers
L_0x118078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x120fc2c60_0 .net/2u *"_ivl_50", 2 0, L_0x118078298;  1 drivers
v0x120fc2d10_0 .net *"_ivl_55", 0 0, L_0x120fc8470;  1 drivers
v0x120fc2db0_0 .net *"_ivl_57", 0 0, L_0x120fc8320;  1 drivers
v0x120fc2e50_0 .net *"_ivl_59", 0 0, L_0x120fc8610;  1 drivers
v0x120fc2ef0_0 .net *"_ivl_61", 0 0, L_0x120fc8750;  1 drivers
v0x120fc2f90_0 .net *"_ivl_63", 0 0, L_0x120fc8840;  1 drivers
v0x120fc3030_0 .net *"_ivl_67", 2 0, L_0x120fc8a00;  1 drivers
L_0x1180782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x120fc30e0_0 .net/2u *"_ivl_68", 2 0, L_0x1180782e0;  1 drivers
L_0x118078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fc3190_0 .net *"_ivl_7", 25 0, L_0x118078010;  1 drivers
v0x120fc3240_0 .net *"_ivl_72", 31 0, L_0x120fc8c90;  1 drivers
L_0x118078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fc32f0_0 .net *"_ivl_75", 25 0, L_0x118078328;  1 drivers
L_0x118078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x120fc33a0_0 .net/2u *"_ivl_76", 31 0, L_0x118078370;  1 drivers
v0x120fc3450_0 .net *"_ivl_78", 0 0, L_0x120fc8d30;  1 drivers
L_0x118078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fc34f0_0 .net/2u *"_ivl_8", 31 0, L_0x118078058;  1 drivers
v0x120fc35a0_0 .net *"_ivl_80", 31 0, L_0x120fc8ef0;  1 drivers
L_0x1180783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fc3650_0 .net *"_ivl_83", 25 0, L_0x1180783b8;  1 drivers
L_0x118078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x120fc3700_0 .net/2u *"_ivl_84", 31 0, L_0x118078400;  1 drivers
v0x120fc37b0_0 .net *"_ivl_86", 0 0, L_0x120fc8f90;  1 drivers
v0x120fc3850_0 .net *"_ivl_89", 0 0, L_0x120fc8e50;  1 drivers
v0x120fc3900_0 .net *"_ivl_90", 31 0, L_0x120fc9160;  1 drivers
L_0x118078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fc39b0_0 .net *"_ivl_93", 30 0, L_0x118078448;  1 drivers
L_0x118078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x120fc3a60_0 .net/2u *"_ivl_94", 31 0, L_0x118078490;  1 drivers
v0x120fc3b10_0 .net *"_ivl_96", 0 0, L_0x120fc90b0;  1 drivers
v0x120fc3bb0_0 .net *"_ivl_99", 0 0, L_0x120fc9480;  1 drivers
v0x120fc3c50_0 .net "active", 0 0, L_0x120fcf260;  alias, 1 drivers
v0x120fc3cf0_0 .net "alu_op1", 31 0, L_0x120fcce50;  1 drivers
v0x120fc3d90_0 .net "alu_op2", 31 0, L_0x120fcd000;  1 drivers
v0x120fc3e30_0 .net "alui_instr", 0 0, L_0x120fc8390;  1 drivers
v0x120fc3ed0_0 .net "b_flag", 0 0, v0x120fbaf60_0;  1 drivers
v0x120fc3f80_0 .net "b_imm", 17 0, L_0x120fcefc0;  1 drivers
v0x120fc4010_0 .net "b_offset", 31 0, L_0x120fcf600;  1 drivers
v0x120fc40a0_0 .net "clk", 0 0, v0x120fc65b0_0;  1 drivers
v0x120fc4130_0 .net "clk_enable", 0 0, v0x120fc66c0_0;  1 drivers
v0x120fc41c0_0 .var "cpu_active", 0 0;
v0x120fc4250_0 .var "curr_addr", 31 0;
v0x120fc42e0_0 .var "data_address", 31 0;
v0x120fc4380_0 .net "data_read", 0 0, L_0x120fce9c0;  alias, 1 drivers
v0x120fc4420_0 .net "data_readdata", 31 0, v0x120fc6870_0;  1 drivers
v0x120fc4500_0 .net "data_write", 0 0, L_0x120fce370;  alias, 1 drivers
v0x120fc45a0_0 .net "data_writedata", 31 0, v0x120fbcf80_0;  alias, 1 drivers
v0x120fc4640_0 .var "delay_slot", 31 0;
v0x120fc46e0_0 .net "effective_addr", 31 0, v0x120fbb320_0;  1 drivers
v0x120fc4780_0 .net "funct_code", 5 0, L_0x120fc7320;  1 drivers
v0x120fc4830_0 .net "hi_out", 31 0, v0x120fbd380_0;  1 drivers
v0x120fc48f0_0 .net "hl_reg_enable", 0 0, L_0x120fcc7a0;  1 drivers
v0x120fc49c0_0 .net "instr_address", 31 0, L_0x120fcf390;  alias, 1 drivers
v0x120fc4a60_0 .net "instr_opcode", 5 0, L_0x120fc71c0;  1 drivers
v0x120fc4b00_0 .net "instr_readdata", 31 0, v0x120fc6b70_0;  1 drivers
v0x120fc4bd0_0 .net "j_imm", 0 0, L_0x120fca060;  1 drivers
v0x120fc4c70_0 .net "j_reg", 0 0, L_0x120fcaa80;  1 drivers
v0x120fc4d10_0 .net "link_const", 0 0, L_0x120fc95c0;  1 drivers
v0x120fc4db0_0 .net "link_reg", 0 0, L_0x120fc9ae0;  1 drivers
v0x120fc4e50_0 .net "lo_out", 31 0, v0x120fbda90_0;  1 drivers
v0x120fc4ef0_0 .net "load_data", 31 0, v0x120fbc3d0_0;  1 drivers
v0x120fc4fa0_0 .net "load_instr", 0 0, L_0x120fc80f0;  1 drivers
v0x120fc5030_0 .net "lw", 0 0, L_0x120fc7610;  1 drivers
v0x120fc50d0_0 .net "lwl", 0 0, L_0x120fce460;  1 drivers
v0x120fc5170_0 .net "lwr", 0 0, L_0x120fce5f0;  1 drivers
v0x120fc5210_0 .net "mem_to_reg", 0 0, L_0x120fc81d0;  1 drivers
v0x120fc52b0_0 .net "mfhi", 0 0, L_0x120fcae30;  1 drivers
v0x120fc5350_0 .net "mflo", 0 0, L_0x120fc93a0;  1 drivers
v0x120fc53f0_0 .net "movefrom", 0 0, L_0x120fc7d50;  1 drivers
v0x120fc5490_0 .net "muldiv", 0 0, L_0x120fcb160;  1 drivers
v0x120fc5530_0 .var "next_delay_slot", 31 0;
v0x120fc55e0_0 .net "partial_store", 0 0, L_0x120fce050;  1 drivers
v0x120fc5680_0 .net "r_format", 0 0, L_0x120fc74f0;  1 drivers
v0x120fc5720_0 .net "reg_a_read_data", 31 0, L_0x120fcca80;  1 drivers
v0x120fc57e0_0 .net "reg_a_read_index", 4 0, L_0x120fcb7c0;  1 drivers
v0x120fc5890_0 .net "reg_b_read_data", 31 0, L_0x120fccd30;  1 drivers
v0x120fc5960_0 .net "reg_b_read_index", 4 0, L_0x120fcb3c0;  1 drivers
v0x120fc5a00_0 .net "reg_dst", 0 0, L_0x120fc7e40;  1 drivers
v0x120fc5a90_0 .net "reg_write", 0 0, L_0x120fc8930;  1 drivers
v0x120fc5b30_0 .net "reg_write_data", 31 0, L_0x120fcc700;  1 drivers
v0x120fc5bf0_0 .net "reg_write_enable", 0 0, L_0x120fcbde0;  1 drivers
v0x120fc5ca0_0 .net "reg_write_index", 4 0, L_0x120fcb920;  1 drivers
v0x120fc5d50_0 .net "register_v0", 31 0, L_0x120fccde0;  alias, 1 drivers
v0x120fc5e00_0 .net "reset", 0 0, v0x120fc6cd0_0;  1 drivers
v0x120fc5e90_0 .net "result", 31 0, v0x120fbb770_0;  1 drivers
v0x120fc5f40_0 .net "result_hi", 31 0, v0x120fbb110_0;  1 drivers
v0x120fc6010_0 .net "result_lo", 31 0, v0x120fbb270_0;  1 drivers
v0x120fc60e0_0 .net "sb", 0 0, L_0x120fce220;  1 drivers
v0x120fc6170_0 .net "sh", 0 0, L_0x120fce510;  1 drivers
v0x120fc6200_0 .var "state", 0 0;
v0x120fc62a0_0 .net "store_instr", 0 0, L_0x120fc8ac0;  1 drivers
v0x120fc6340_0 .net "sw", 0 0, L_0x120fc7780;  1 drivers
E_0x120fb9d70/0 .event edge, v0x120fbaf60_0, v0x120fc4640_0, v0x120fc4010_0, v0x120fc4bd0_0;
E_0x120fb9d70/1 .event edge, v0x120fbb1c0_0, v0x120fc4c70_0, v0x120fbe750_0, v0x120fc4250_0;
E_0x120fb9d70 .event/or E_0x120fb9d70/0, E_0x120fb9d70/1;
E_0x120fba690 .event edge, v0x120fc50d0_0, v0x120fc5170_0, v0x120fbcc80_0, v0x120fbb320_0;
L_0x120fc71c0 .part v0x120fc6b70_0, 26, 6;
L_0x120fc7320 .part v0x120fc6b70_0, 0, 6;
L_0x120fc73c0 .concat [ 6 26 0 0], L_0x120fc71c0, L_0x118078010;
L_0x120fc74f0 .cmp/eq 32, L_0x120fc73c0, L_0x118078058;
L_0x120fc7610 .cmp/eq 6, L_0x120fc71c0, L_0x1180780a0;
L_0x120fc7780 .cmp/eq 6, L_0x120fc71c0, L_0x1180780e8;
L_0x120fc7860 .concat [ 6 26 0 0], L_0x120fc71c0, L_0x118078130;
L_0x120fc7a00 .cmp/eq 32, L_0x120fc7860, L_0x118078178;
L_0x120fc7b20 .concat [ 6 26 0 0], L_0x120fc71c0, L_0x1180781c0;
L_0x120fc7c10 .cmp/eq 32, L_0x120fc7b20, L_0x118078208;
L_0x120fc7ef0 .part L_0x120fc71c0, 3, 3;
L_0x120fc80f0 .cmp/eq 3, L_0x120fc7ef0, L_0x118078250;
L_0x120fc8280 .part L_0x120fc71c0, 3, 3;
L_0x120fc8390 .cmp/eq 3, L_0x120fc8280, L_0x118078298;
L_0x120fc8470 .reduce/nor L_0x120fcb160;
L_0x120fc8a00 .part L_0x120fc71c0, 3, 3;
L_0x120fc8ac0 .cmp/eq 3, L_0x120fc8a00, L_0x1180782e0;
L_0x120fc8c90 .concat [ 6 26 0 0], L_0x120fc71c0, L_0x118078328;
L_0x120fc8d30 .cmp/eq 32, L_0x120fc8c90, L_0x118078370;
L_0x120fc8ef0 .concat [ 6 26 0 0], L_0x120fc71c0, L_0x1180783b8;
L_0x120fc8f90 .cmp/eq 32, L_0x120fc8ef0, L_0x118078400;
L_0x120fc8e50 .part v0x120fc6b70_0, 20, 1;
L_0x120fc9160 .concat [ 1 31 0 0], L_0x120fc8e50, L_0x118078448;
L_0x120fc90b0 .cmp/eq 32, L_0x120fc9160, L_0x118078490;
L_0x120fc96b0 .concat [ 6 26 0 0], L_0x120fc71c0, L_0x1180784d8;
L_0x120fc9260 .cmp/eq 32, L_0x120fc96b0, L_0x118078520;
L_0x120fc98e0 .part v0x120fc6b70_0, 0, 6;
L_0x120fc9750 .cmp/eq 6, L_0x120fc98e0, L_0x118078568;
L_0x120fc9c70 .concat [ 6 26 0 0], L_0x120fc71c0, L_0x1180785b0;
L_0x120fc9980 .cmp/eq 32, L_0x120fc9c70, L_0x1180785f8;
L_0x120fc9e40 .concat [ 6 26 0 0], L_0x120fc71c0, L_0x118078640;
L_0x120fc9d10 .cmp/eq 32, L_0x120fc9e40, L_0x118078688;
L_0x120fca150 .concat [ 6 26 0 0], L_0x120fc71c0, L_0x1180786d0;
L_0x120fc7ff0 .cmp/eq 32, L_0x120fca150, L_0x118078718;
L_0x120fca500 .part v0x120fc6b70_0, 0, 6;
L_0x120fca3f0 .cmp/eq 6, L_0x120fca500, L_0x118078760;
L_0x120fca7c0 .part v0x120fc6b70_0, 0, 6;
L_0x120fca6a0 .cmp/eq 6, L_0x120fca7c0, L_0x1180787a8;
L_0x120fcab30 .part L_0x120fc7320, 3, 2;
L_0x120fca860 .cmp/eq 2, L_0x120fcab30, L_0x1180787f0;
L_0x120fcad50 .cmp/eq 6, L_0x120fc7320, L_0x118078838;
L_0x120fcb000 .cmp/eq 6, L_0x120fc7320, L_0x118078880;
L_0x120fcb320 .cmp/eq 6, L_0x120fc7320, L_0x1180788c8;
L_0x120fcaea0 .cmp/eq 6, L_0x120fc7320, L_0x118078910;
L_0x120fcb7c0 .part v0x120fc6b70_0, 21, 5;
L_0x120fcb3c0 .part v0x120fc6b70_0, 16, 5;
L_0x120fcb460 .part v0x120fc6b70_0, 11, 5;
L_0x120fcba20 .part v0x120fc6b70_0, 16, 5;
L_0x120fcbac0 .functor MUXZ 5, L_0x120fcba20, L_0x120fcb460, L_0x120fc7e40, C4<>;
L_0x120fcb920 .functor MUXZ 5, L_0x120fcbac0, L_0x118078958, L_0x120fc95c0, C4<>;
L_0x120fcc1d0 .arith/sum 32, v0x120fc4640_0, L_0x1180789a0;
L_0x120fcbb60 .functor MUXZ 32, v0x120fbb770_0, v0x120fbc3d0_0, L_0x120fc81d0, C4<>;
L_0x120fcc470 .functor MUXZ 32, L_0x120fcbb60, v0x120fbda90_0, L_0x120fc93a0, C4<>;
L_0x120fcc330 .functor MUXZ 32, L_0x120fcc470, v0x120fbd380_0, L_0x120fcae30, C4<>;
L_0x120fcc700 .functor MUXZ 32, L_0x120fcc330, L_0x120fcc1d0, L_0x120fcc0e0, C4<>;
L_0x120fcde50 .concat [ 1 31 0 0], v0x120fc6200_0, L_0x118078ac0;
L_0x120fcdf30 .cmp/eq 32, L_0x120fcde50, L_0x118078b08;
L_0x120fce220 .cmp/eq 6, L_0x120fc71c0, L_0x118078b50;
L_0x120fce510 .cmp/eq 6, L_0x120fc71c0, L_0x118078b98;
L_0x120fce140 .reduce/nor v0x120fc6200_0;
L_0x120fce460 .cmp/eq 6, L_0x120fc71c0, L_0x118078be0;
L_0x120fce5f0 .cmp/eq 6, L_0x120fc71c0, L_0x118078c28;
L_0x120fcef00 .part v0x120fc6b70_0, 0, 16;
L_0x120fceab0 .concat [ 16 2 0 0], L_0x120fcef00, L_0x118078cb8;
L_0x120fcf1c0 .part L_0x120fceab0, 0, 16;
L_0x120fcefc0 .concat [ 2 16 0 0], L_0x118078d00, L_0x120fcf1c0;
L_0x120fcf0e0 .part L_0x120fcefc0, 17, 1;
L_0x120fcf480 .functor MUXZ 14, L_0x118078d90, L_0x118078d48, L_0x120fcf0e0, C4<>;
L_0x120fcf600 .concat [ 18 14 0 0], L_0x120fcefc0, L_0x120fcf480;
S_0x120fba6e0 .scope module, "cpu_alu" "alu" 7 149, 8 1 0, S_0x120fba300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x120fbaa30_0 .net *"_ivl_10", 15 0, L_0x120fcd8e0;  1 drivers
L_0x118078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120fbaaf0_0 .net/2u *"_ivl_14", 15 0, L_0x118078a78;  1 drivers
v0x120fbaba0_0 .net *"_ivl_17", 15 0, L_0x120fcda20;  1 drivers
v0x120fbac60_0 .net *"_ivl_5", 0 0, L_0x120fca5a0;  1 drivers
v0x120fbad10_0 .net *"_ivl_6", 15 0, L_0x120fcd430;  1 drivers
v0x120fbae00_0 .net *"_ivl_9", 15 0, L_0x120fcd5e0;  1 drivers
v0x120fbaeb0_0 .net "addr_rt", 4 0, L_0x120fcdc00;  1 drivers
v0x120fbaf60_0 .var "b_flag", 0 0;
v0x120fbb000_0 .net "funct", 5 0, L_0x120fcd190;  1 drivers
v0x120fbb110_0 .var "hi", 31 0;
v0x120fbb1c0_0 .net "instructionword", 31 0, v0x120fc6b70_0;  alias, 1 drivers
v0x120fbb270_0 .var "lo", 31 0;
v0x120fbb320_0 .var "memaddroffset", 31 0;
v0x120fbb3d0_0 .var "multresult", 63 0;
v0x120fbb480_0 .net "op1", 31 0, L_0x120fcce50;  alias, 1 drivers
v0x120fbb530_0 .net "op2", 31 0, L_0x120fcd000;  alias, 1 drivers
v0x120fbb5e0_0 .net "opcode", 5 0, L_0x120fcd0f0;  1 drivers
v0x120fbb770_0 .var "result", 31 0;
v0x120fbb800_0 .net "shamt", 4 0, L_0x120fcdb60;  1 drivers
v0x120fbb8b0_0 .net/s "sign_op1", 31 0, L_0x120fcce50;  alias, 1 drivers
v0x120fbb970_0 .net/s "sign_op2", 31 0, L_0x120fcd000;  alias, 1 drivers
v0x120fbba00_0 .net "simmediatedata", 31 0, L_0x120fcd980;  1 drivers
v0x120fbba90_0 .net "simmediatedatas", 31 0, L_0x120fcd980;  alias, 1 drivers
v0x120fbbb20_0 .net "uimmediatedata", 31 0, L_0x120fcdac0;  1 drivers
v0x120fbbbb0_0 .net "unsign_op1", 31 0, L_0x120fcce50;  alias, 1 drivers
v0x120fbbc80_0 .net "unsign_op2", 31 0, L_0x120fcd000;  alias, 1 drivers
v0x120fbbd60_0 .var "unsigned_result", 31 0;
E_0x120fba9a0/0 .event edge, v0x120fbb5e0_0, v0x120fbb000_0, v0x120fbb530_0, v0x120fbb800_0;
E_0x120fba9a0/1 .event edge, v0x120fbb480_0, v0x120fbb3d0_0, v0x120fbaeb0_0, v0x120fbba00_0;
E_0x120fba9a0/2 .event edge, v0x120fbbb20_0, v0x120fbbd60_0;
E_0x120fba9a0 .event/or E_0x120fba9a0/0, E_0x120fba9a0/1, E_0x120fba9a0/2;
L_0x120fcd0f0 .part v0x120fc6b70_0, 26, 6;
L_0x120fcd190 .part v0x120fc6b70_0, 0, 6;
L_0x120fca5a0 .part v0x120fc6b70_0, 15, 1;
LS_0x120fcd430_0_0 .concat [ 1 1 1 1], L_0x120fca5a0, L_0x120fca5a0, L_0x120fca5a0, L_0x120fca5a0;
LS_0x120fcd430_0_4 .concat [ 1 1 1 1], L_0x120fca5a0, L_0x120fca5a0, L_0x120fca5a0, L_0x120fca5a0;
LS_0x120fcd430_0_8 .concat [ 1 1 1 1], L_0x120fca5a0, L_0x120fca5a0, L_0x120fca5a0, L_0x120fca5a0;
LS_0x120fcd430_0_12 .concat [ 1 1 1 1], L_0x120fca5a0, L_0x120fca5a0, L_0x120fca5a0, L_0x120fca5a0;
L_0x120fcd430 .concat [ 4 4 4 4], LS_0x120fcd430_0_0, LS_0x120fcd430_0_4, LS_0x120fcd430_0_8, LS_0x120fcd430_0_12;
L_0x120fcd5e0 .part v0x120fc6b70_0, 0, 16;
L_0x120fcd8e0 .concat [ 16 0 0 0], L_0x120fcd5e0;
L_0x120fcd980 .concat [ 16 16 0 0], L_0x120fcd8e0, L_0x120fcd430;
L_0x120fcda20 .part v0x120fc6b70_0, 0, 16;
L_0x120fcdac0 .concat [ 16 16 0 0], L_0x120fcda20, L_0x118078a78;
L_0x120fcdb60 .part v0x120fc6b70_0, 6, 5;
L_0x120fcdc00 .part v0x120fc6b70_0, 16, 5;
S_0x120fbbeb0 .scope module, "cpu_load_block" "load_block" 7 107, 9 1 0, S_0x120fba300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x120fbc100_0 .net "address", 31 0, v0x120fbb320_0;  alias, 1 drivers
v0x120fbc1c0_0 .net "datafromMem", 31 0, v0x120fc6870_0;  alias, 1 drivers
v0x120fbc260_0 .net "instr_word", 31 0, v0x120fc6b70_0;  alias, 1 drivers
v0x120fbc330_0 .net "opcode", 5 0, L_0x120fcb720;  1 drivers
v0x120fbc3d0_0 .var "out_transformed", 31 0;
v0x120fbc4c0_0 .net "whichbyte", 1 0, L_0x120fcbfc0;  1 drivers
E_0x120fbc0d0 .event edge, v0x120fbc330_0, v0x120fbc1c0_0, v0x120fbc4c0_0, v0x120fbb1c0_0;
L_0x120fcb720 .part v0x120fc6b70_0, 26, 6;
L_0x120fcbfc0 .part v0x120fbb320_0, 0, 2;
S_0x120fbc5b0 .scope module, "dut" "store_block" 7 216, 10 1 0, S_0x120fba300;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x120fbc880_0 .net *"_ivl_1", 1 0, L_0x120fce6d0;  1 drivers
L_0x118078c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120fbc940_0 .net *"_ivl_5", 0 0, L_0x118078c70;  1 drivers
v0x120fbc9f0_0 .net "bytenum", 2 0, L_0x120fceca0;  1 drivers
v0x120fbcab0_0 .net "dataword", 31 0, v0x120fc6870_0;  alias, 1 drivers
v0x120fbcb70_0 .net "eff_addr", 31 0, v0x120fbb320_0;  alias, 1 drivers
v0x120fbcc80_0 .net "opcode", 5 0, L_0x120fc71c0;  alias, 1 drivers
v0x120fbcd10_0 .net "regbyte", 7 0, L_0x120fced80;  1 drivers
v0x120fbcdc0_0 .net "reghalfword", 15 0, L_0x120fcee40;  1 drivers
v0x120fbce70_0 .net "regword", 31 0, L_0x120fccd30;  alias, 1 drivers
v0x120fbcf80_0 .var "storedata", 31 0;
E_0x120fbc820/0 .event edge, v0x120fbcc80_0, v0x120fbce70_0, v0x120fbc9f0_0, v0x120fbcd10_0;
E_0x120fbc820/1 .event edge, v0x120fbc1c0_0, v0x120fbcdc0_0;
E_0x120fbc820 .event/or E_0x120fbc820/0, E_0x120fbc820/1;
L_0x120fce6d0 .part v0x120fbb320_0, 0, 2;
L_0x120fceca0 .concat [ 2 1 0 0], L_0x120fce6d0, L_0x118078c70;
L_0x120fced80 .part L_0x120fccd30, 0, 8;
L_0x120fcee40 .part L_0x120fccd30, 0, 16;
S_0x120fbd0b0 .scope module, "hi" "hl_reg" 7 176, 11 1 0, S_0x120fba300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x120fbd2f0_0 .net "clk", 0 0, v0x120fc65b0_0;  alias, 1 drivers
v0x120fbd380_0 .var "data", 31 0;
v0x120fbd410_0 .net "data_in", 31 0, v0x120fbb110_0;  alias, 1 drivers
v0x120fbd4e0_0 .net "data_out", 31 0, v0x120fbd380_0;  alias, 1 drivers
v0x120fbd580_0 .net "enable", 0 0, L_0x120fcc7a0;  alias, 1 drivers
v0x120fbd660_0 .net "reset", 0 0, v0x120fc6cd0_0;  alias, 1 drivers
S_0x120fbd780 .scope module, "lo" "hl_reg" 7 168, 11 1 0, S_0x120fba300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x120fbda00_0 .net "clk", 0 0, v0x120fc65b0_0;  alias, 1 drivers
v0x120fbda90_0 .var "data", 31 0;
v0x120fbdb20_0 .net "data_in", 31 0, v0x120fbb270_0;  alias, 1 drivers
v0x120fbdbf0_0 .net "data_out", 31 0, v0x120fbda90_0;  alias, 1 drivers
v0x120fbdc90_0 .net "enable", 0 0, L_0x120fcc7a0;  alias, 1 drivers
v0x120fbdd60_0 .net "reset", 0 0, v0x120fc6cd0_0;  alias, 1 drivers
S_0x120fbde70 .scope module, "register" "regfile" 7 120, 12 1 0, S_0x120fba300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x120fcca80 .functor BUFZ 32, L_0x120fcc610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120fccd30 .functor BUFZ 32, L_0x120fccb70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x120fbead0_2 .array/port v0x120fbead0, 2;
L_0x120fccde0 .functor BUFZ 32, v0x120fbead0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x120fbe1a0_0 .net *"_ivl_0", 31 0, L_0x120fcc610;  1 drivers
v0x120fbe260_0 .net *"_ivl_10", 6 0, L_0x120fccc10;  1 drivers
L_0x118078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120fbe300_0 .net *"_ivl_13", 1 0, L_0x118078a30;  1 drivers
v0x120fbe3a0_0 .net *"_ivl_2", 6 0, L_0x120fcc960;  1 drivers
L_0x1180789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120fbe450_0 .net *"_ivl_5", 1 0, L_0x1180789e8;  1 drivers
v0x120fbe540_0 .net *"_ivl_8", 31 0, L_0x120fccb70;  1 drivers
v0x120fbe5f0_0 .net "r_clk", 0 0, v0x120fc65b0_0;  alias, 1 drivers
v0x120fbe6c0_0 .net "r_clk_enable", 0 0, v0x120fc66c0_0;  alias, 1 drivers
v0x120fbe750_0 .net "read_data1", 31 0, L_0x120fcca80;  alias, 1 drivers
v0x120fbe860_0 .net "read_data2", 31 0, L_0x120fccd30;  alias, 1 drivers
v0x120fbe910_0 .net "read_reg1", 4 0, L_0x120fcb7c0;  alias, 1 drivers
v0x120fbe9a0_0 .net "read_reg2", 4 0, L_0x120fcb3c0;  alias, 1 drivers
v0x120fbea30_0 .net "register_v0", 31 0, L_0x120fccde0;  alias, 1 drivers
v0x120fbead0 .array "registers", 0 31, 31 0;
v0x120fbee70_0 .net "reset", 0 0, v0x120fc6cd0_0;  alias, 1 drivers
v0x120fbef40_0 .net "write_control", 0 0, L_0x120fcbde0;  alias, 1 drivers
v0x120fbefe0_0 .net "write_data", 31 0, L_0x120fcc700;  alias, 1 drivers
v0x120fbf170_0 .net "write_reg", 4 0, L_0x120fcb920;  alias, 1 drivers
L_0x120fcc610 .array/port v0x120fbead0, L_0x120fcc960;
L_0x120fcc960 .concat [ 5 2 0 0], L_0x120fcb7c0, L_0x1180789e8;
L_0x120fccb70 .array/port v0x120fbead0, L_0x120fccc10;
L_0x120fccc10 .concat [ 5 2 0 0], L_0x120fcb3c0, L_0x118078a30;
S_0x120f95b00 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x118043a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x120fc6de0_0 .net "clk", 0 0, o0x118043a30;  0 drivers
v0x120fc6e90_0 .var "curr_addr", 31 0;
o0x118043a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x120fc6f30_0 .net "enable", 0 0, o0x118043a90;  0 drivers
o0x118043ac0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x120fc6fc0_0 .net "next_addr", 31 0, o0x118043ac0;  0 drivers
o0x118043af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x120fc7060_0 .net "reset", 0 0, o0x118043af0;  0 drivers
E_0x120fba4e0 .event posedge, v0x120fc6de0_0;
    .scope S_0x120fbbeb0;
T_0 ;
    %wait E_0x120fbc0d0;
    %load/vec4 v0x120fbc330_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x120fbc4c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x120fbc4c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x120fbc4c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x120fbc4c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x120fbc1c0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x120fbc260_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x120fbc3d0_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x120fbde70;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120fbead0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x120fbde70;
T_2 ;
    %wait E_0x120f8ffb0;
    %load/vec4 v0x120fbee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x120fbe6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x120fbef40_0;
    %load/vec4 v0x120fbf170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x120fbefe0_0;
    %load/vec4 v0x120fbf170_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120fbead0, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x120fba6e0;
T_3 ;
    %wait E_0x120fba9a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
    %load/vec4 v0x120fbb5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x120fbb000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x120fbb970_0;
    %ix/getv 4, v0x120fbb800_0;
    %shiftl 4;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x120fbb970_0;
    %ix/getv 4, v0x120fbb800_0;
    %shiftr 4;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x120fbb970_0;
    %ix/getv 4, v0x120fbb800_0;
    %shiftr/s 4;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x120fbb970_0;
    %load/vec4 v0x120fbbbb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x120fbb970_0;
    %load/vec4 v0x120fbbbb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x120fbb970_0;
    %load/vec4 v0x120fbbbb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x120fbb8b0_0;
    %pad/s 64;
    %load/vec4 v0x120fbb970_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x120fbb3d0_0, 0, 64;
    %load/vec4 v0x120fbb3d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x120fbb110_0, 0, 32;
    %load/vec4 v0x120fbb3d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x120fbb270_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x120fbbbb0_0;
    %pad/u 64;
    %load/vec4 v0x120fbbc80_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x120fbb3d0_0, 0, 64;
    %load/vec4 v0x120fbb3d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x120fbb110_0, 0, 32;
    %load/vec4 v0x120fbb3d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x120fbb270_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbb970_0;
    %mod/s;
    %store/vec4 v0x120fbb110_0, 0, 32;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbb970_0;
    %div/s;
    %store/vec4 v0x120fbb270_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbc80_0;
    %mod;
    %store/vec4 v0x120fbb110_0, 0, 32;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbc80_0;
    %div;
    %store/vec4 v0x120fbb270_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x120fbb480_0;
    %store/vec4 v0x120fbb110_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x120fbb480_0;
    %store/vec4 v0x120fbb270_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbb970_0;
    %add;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbc80_0;
    %add;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbc80_0;
    %sub;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbc80_0;
    %and;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbc80_0;
    %or;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbc80_0;
    %xor;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbc80_0;
    %or;
    %inv;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbb970_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbc80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x120fbaeb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x120fbb8b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x120fbb8b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x120fbb8b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x120fbb8b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbb970_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbb530_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x120fbb8b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x120fbb8b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fbaf60_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbba00_0;
    %add;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbba00_0;
    %add;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbba00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbba90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbb20_0;
    %and;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbb20_0;
    %or;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x120fbbbb0_0;
    %load/vec4 v0x120fbbb20_0;
    %xor;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x120fbbb20_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x120fbbd60_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbba00_0;
    %add;
    %store/vec4 v0x120fbb320_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbba00_0;
    %add;
    %store/vec4 v0x120fbb320_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbba00_0;
    %add;
    %store/vec4 v0x120fbb320_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbba00_0;
    %add;
    %store/vec4 v0x120fbb320_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbba00_0;
    %add;
    %store/vec4 v0x120fbb320_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbba00_0;
    %add;
    %store/vec4 v0x120fbb320_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbba00_0;
    %add;
    %store/vec4 v0x120fbb320_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x120fbb8b0_0;
    %load/vec4 v0x120fbba00_0;
    %add;
    %store/vec4 v0x120fbb320_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x120fbbd60_0;
    %store/vec4 v0x120fbb770_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x120fbd780;
T_4 ;
    %wait E_0x120f8ffb0;
    %load/vec4 v0x120fbdd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120fbda90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x120fbdc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x120fbdb20_0;
    %assign/vec4 v0x120fbda90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x120fbd0b0;
T_5 ;
    %wait E_0x120f8ffb0;
    %load/vec4 v0x120fbd660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120fbd380_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x120fbd580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x120fbd410_0;
    %assign/vec4 v0x120fbd380_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x120fbc5b0;
T_6 ;
    %wait E_0x120fbc820;
    %load/vec4 v0x120fbcc80_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x120fbce70_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120fbcf80_0, 4, 8;
    %load/vec4 v0x120fbce70_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120fbcf80_0, 4, 8;
    %load/vec4 v0x120fbce70_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120fbcf80_0, 4, 8;
    %load/vec4 v0x120fbce70_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120fbcf80_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x120fbcc80_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x120fbc9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x120fbcd10_0;
    %load/vec4 v0x120fbcab0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbcf80_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x120fbcab0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x120fbcd10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fbcab0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x120fbcf80_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x120fbcab0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x120fbcd10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fbcab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbcf80_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x120fbcab0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x120fbcd10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbcf80_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x120fbcc80_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x120fbc9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x120fbcdc0_0;
    %load/vec4 v0x120fbcab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbcf80_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x120fbcab0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x120fbcdc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fbcf80_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x120fba300;
T_7 ;
    %wait E_0x120fba690;
    %load/vec4 v0x120fc50d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x120fc5170_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x120fc4a60_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x120fc46e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x120fc42e0_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x120fba300;
T_8 ;
    %wait E_0x120fb9d70;
    %load/vec4 v0x120fc3ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x120fc4640_0;
    %load/vec4 v0x120fc4010_0;
    %add;
    %store/vec4 v0x120fc5530_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x120fc4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x120fc4640_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x120fc4b00_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x120fc5530_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x120fc4c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x120fc5720_0;
    %store/vec4 v0x120fc5530_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x120fc4250_0;
    %addi 4, 0, 32;
    %store/vec4 v0x120fc5530_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x120fba300;
T_9 ;
    %wait E_0x120f8ffb0;
    %load/vec4 v0x120fc4130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x120fc5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x120fc4250_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x120fc4640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120fc41c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120fc6200_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x120fc41c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x120fc6200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120fc6200_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x120fc6200_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120fc6200_0, 0;
    %load/vec4 v0x120fc4640_0;
    %assign/vec4 v0x120fc4250_0, 0;
    %load/vec4 v0x120fc5530_0;
    %assign/vec4 v0x120fc4640_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x120fc4640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120fc41c0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x120fa3f30;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fc65b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x120fc65b0_0;
    %inv;
    %store/vec4 v0x120fc65b0_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x120fa3f30;
T_11 ;
    %fork t_1, S_0x120fb9830;
    %jmp t_0;
    .scope S_0x120fb9830;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120fc6cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120fc66c0_0, 0, 1;
    %wait E_0x120f8ffb0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fc6cd0_0, 0, 1;
    %wait E_0x120f8ffb0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x120fb9b70_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x120fc6870_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x120fb9dd0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x120fb9fe0_0, 0, 5;
    %load/vec4 v0x120fb9b70_0;
    %store/vec4 v0x120fba0f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x120fb9c30_0, 0, 16;
    %load/vec4 v0x120fb9dd0_0;
    %load/vec4 v0x120fb9fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fba0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fb9c30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fb9ce0_0, 0, 32;
    %load/vec4 v0x120fb9ce0_0;
    %store/vec4 v0x120fc6b70_0, 0, 32;
    %load/vec4 v0x120fc6870_0;
    %load/vec4 v0x120fb9b70_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x120fc6870_0, 0, 32;
    %wait E_0x120f8ffb0;
    %delay 2, 0;
    %load/vec4 v0x120fc6900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x120fc67e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 6 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x120fb9b70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x120fb9b70_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x120fb9b70_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x120fb9dd0_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x120fb9ac0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x120fba1a0_0, 0, 5;
    %load/vec4 v0x120fb9b70_0;
    %subi 1, 0, 5;
    %store/vec4 v0x120fb9fe0_0, 0, 5;
    %load/vec4 v0x120fb9b70_0;
    %store/vec4 v0x120fba0f0_0, 0, 5;
    %load/vec4 v0x120fb9b70_0;
    %addi 15, 0, 5;
    %store/vec4 v0x120fb9f30_0, 0, 5;
    %load/vec4 v0x120fb9dd0_0;
    %load/vec4 v0x120fb9fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fba0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fb9f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fba1a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fb9ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fb9e80_0, 0, 32;
    %load/vec4 v0x120fb9e80_0;
    %store/vec4 v0x120fc6b70_0, 0, 32;
    %wait E_0x120f8ffb0;
    %delay 2, 0;
    %load/vec4 v0x120fb9b70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x120fb9b70_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x120fb9b70_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x120fba250_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x120fb9dd0_0, 0, 6;
    %load/vec4 v0x120fb9b70_0;
    %addi 15, 0, 5;
    %store/vec4 v0x120fb9fe0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x120fba0f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x120fb9c30_0, 0, 16;
    %load/vec4 v0x120fb9dd0_0;
    %load/vec4 v0x120fb9fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fba0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x120fb9c30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120fb9ce0_0, 0, 32;
    %load/vec4 v0x120fb9ce0_0;
    %store/vec4 v0x120fc6b70_0, 0, 32;
    %wait E_0x120f8ffb0;
    %delay 2, 0;
    %load/vec4 v0x120fb9b70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %load/vec4 v0x120fba250_0;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %load/vec4 v0x120fba250_0;
    %load/vec4 v0x120fb9b70_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %or;
    %store/vec4 v0x120fb9a00_0, 0, 32;
    %load/vec4 v0x120fba250_0;
    %load/vec4 v0x120fb9b70_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x120fba250_0, 0, 32;
    %load/vec4 v0x120fc6c00_0;
    %load/vec4 v0x120fb9a00_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 6 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x120fb9a00_0, v0x120fc6c00_0 {0 0 0};
T_11.13 ;
    %load/vec4 v0x120fb9b70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x120fb9b70_0, 0, 5;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x120fa3f30;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x120f95b00;
T_12 ;
    %wait E_0x120fba4e0;
    %load/vec4 v0x120fc7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x120fc6e90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x120fc6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x120fc6fc0_0;
    %assign/vec4 v0x120fc6e90_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/or_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
