def rclq1 : instruction :=
  definst "rclq" $ do
    pattern fun cl (v_2647 : reg (bv 64)) => do
      v_6448 <- getRegister cf;
      v_6449 <- eval (eq v_6448 (expression.bv_nat 1 1));
      v_6450 <- eval (mux v_6449 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6451 <- getRegister v_2647;
      v_6452 <- eval (concat v_6450 v_6451);
      v_6453 <- getRegister rcx;
      v_6454 <- eval (extract v_6453 56 64);
      v_6455 <- eval (bv_and v_6454 (expression.bv_nat 8 63));
      v_6456 <- eval (concat (expression.bv_nat 57 0) v_6455);
      v_6457 <- eval (urem v_6456 (expression.bv_nat 65 65));
      v_6458 <- eval (uvalueMInt v_6457);
      v_6459 <- eval (rolHelper v_6452 v_6458 0);
      v_6460 <- eval (extract v_6459 0 1);
      v_6461 <- eval (extract v_6457 57 65);
      v_6462 <- eval (eq v_6461 (expression.bv_nat 8 1));
      v_6463 <- eval (eq v_6460 (expression.bv_nat 1 1));
      v_6464 <- eval (extract v_6459 1 2);
      v_6465 <- eval (eq v_6464 (expression.bv_nat 1 1));
      v_6466 <- eval (eq v_6463 v_6465);
      v_6467 <- eval (notBool_ v_6466);
      v_6468 <- eval (bit_and v_6462 v_6467);
      v_6469 <- eval (notBool_ v_6462);
      v_6470 <- eval (eq v_6461 (expression.bv_nat 8 0));
      v_6471 <- eval (notBool_ v_6470);
      v_6472 <- eval (bit_and v_6471 undef);
      v_6473 <- eval (notBool_ v_6471);
      v_6474 <- getRegister of;
      v_6475 <- eval (eq v_6474 (expression.bv_nat 1 1));
      v_6476 <- eval (bit_and v_6473 v_6475);
      v_6477 <- eval (bit_or v_6472 v_6476);
      v_6478 <- eval (bit_and v_6469 v_6477);
      v_6479 <- eval (bit_or v_6468 v_6478);
      v_6480 <- eval (mux v_6479 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6481 <- eval (extract v_6459 1 65);
      setRegister (lhs.of_reg v_2647) v_6481;
      setRegister of v_6480;
      setRegister cf v_6460;
      pure ()
    pat_end;
    pattern fun (v_2656 : imm int) (v_2655 : reg (bv 64)) => do
      v_6581 <- getRegister cf;
      v_6582 <- eval (eq v_6581 (expression.bv_nat 1 1));
      v_6583 <- eval (mux v_6582 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6584 <- getRegister v_2655;
      v_6585 <- eval (concat v_6583 v_6584);
      v_6586 <- eval (handleImmediateWithSignExtend v_2656 8 8);
      v_6587 <- eval (bv_and v_6586 (expression.bv_nat 8 63));
      v_6588 <- eval (concat (expression.bv_nat 57 0) v_6587);
      v_6589 <- eval (urem v_6588 (expression.bv_nat 65 65));
      v_6590 <- eval (uvalueMInt v_6589);
      v_6591 <- eval (rolHelper v_6585 v_6590 0);
      v_6592 <- eval (extract v_6591 0 1);
      v_6593 <- eval (extract v_6589 57 65);
      v_6594 <- eval (eq v_6593 (expression.bv_nat 8 1));
      v_6595 <- eval (eq v_6592 (expression.bv_nat 1 1));
      v_6596 <- eval (extract v_6591 1 2);
      v_6597 <- eval (eq v_6596 (expression.bv_nat 1 1));
      v_6598 <- eval (eq v_6595 v_6597);
      v_6599 <- eval (notBool_ v_6598);
      v_6600 <- eval (bit_and v_6594 v_6599);
      v_6601 <- eval (notBool_ v_6594);
      v_6602 <- eval (eq v_6593 (expression.bv_nat 8 0));
      v_6603 <- eval (notBool_ v_6602);
      v_6604 <- eval (bit_and v_6603 undef);
      v_6605 <- eval (notBool_ v_6603);
      v_6606 <- getRegister of;
      v_6607 <- eval (eq v_6606 (expression.bv_nat 1 1));
      v_6608 <- eval (bit_and v_6605 v_6607);
      v_6609 <- eval (bit_or v_6604 v_6608);
      v_6610 <- eval (bit_and v_6601 v_6609);
      v_6611 <- eval (bit_or v_6600 v_6610);
      v_6612 <- eval (mux v_6611 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6613 <- eval (extract v_6591 1 65);
      setRegister (lhs.of_reg v_2655) v_6613;
      setRegister of v_6612;
      setRegister cf v_6592;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2665 : reg (bv 64)) => do
      v_6712 <- getRegister cf;
      v_6713 <- eval (eq v_6712 (expression.bv_nat 1 1));
      v_6714 <- eval (mux v_6713 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6715 <- getRegister v_2665;
      v_6716 <- eval (concat v_6714 v_6715);
      v_6717 <- eval (shl v_6716 1);
      v_6718 <- eval (bitwidthMInt v_6716);
      v_6719 <- eval (extract v_6717 0 v_6718);
      v_6720 <- eval (sub v_6718 1);
      v_6721 <- eval (mi v_6720 0);
      v_6722 <- eval (extract v_6716 0 1);
      v_6723 <- eval (concat v_6721 v_6722);
      v_6724 <- eval (add v_6719 v_6723);
      v_6725 <- eval (extract v_6724 0 1);
      v_6726 <- eval (eq v_6725 (expression.bv_nat 1 1));
      v_6727 <- eval (extract v_6724 1 2);
      v_6728 <- eval (eq v_6727 (expression.bv_nat 1 1));
      v_6729 <- eval (eq v_6726 v_6728);
      v_6730 <- eval (notBool_ v_6729);
      v_6731 <- eval (mux v_6730 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6732 <- eval (extract v_6724 1 65);
      setRegister (lhs.of_reg v_2665) v_6732;
      setRegister of v_6731;
      setRegister cf v_6725;
      pure ()
    pat_end;
    pattern fun cl (v_2627 : Mem) => do
      v_18058 <- evaluateAddress v_2627;
      v_18059 <- getRegister cf;
      v_18060 <- eval (eq v_18059 (expression.bv_nat 1 1));
      v_18061 <- eval (mux v_18060 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18062 <- load v_18058 8;
      v_18063 <- eval (concat v_18061 v_18062);
      v_18064 <- getRegister rcx;
      v_18065 <- eval (extract v_18064 56 64);
      v_18066 <- eval (bv_and v_18065 (expression.bv_nat 8 63));
      v_18067 <- eval (concat (expression.bv_nat 57 0) v_18066);
      v_18068 <- eval (urem v_18067 (expression.bv_nat 65 65));
      v_18069 <- eval (uvalueMInt v_18068);
      v_18070 <- eval (rolHelper v_18063 v_18069 0);
      v_18071 <- eval (extract v_18070 1 65);
      store v_18058 v_18071 8;
      v_18073 <- eval (extract v_18070 0 1);
      v_18074 <- eval (extract v_18068 57 65);
      v_18075 <- eval (eq v_18074 (expression.bv_nat 8 1));
      v_18076 <- eval (eq v_18073 (expression.bv_nat 1 1));
      v_18077 <- eval (extract v_18070 1 2);
      v_18078 <- eval (eq v_18077 (expression.bv_nat 1 1));
      v_18079 <- eval (eq v_18076 v_18078);
      v_18080 <- eval (notBool_ v_18079);
      v_18081 <- eval (bit_and v_18075 v_18080);
      v_18082 <- eval (notBool_ v_18075);
      v_18083 <- eval (eq v_18074 (expression.bv_nat 8 0));
      v_18084 <- eval (notBool_ v_18083);
      v_18085 <- eval (bit_and v_18084 undef);
      v_18086 <- eval (notBool_ v_18084);
      v_18087 <- getRegister of;
      v_18088 <- eval (eq v_18087 (expression.bv_nat 1 1));
      v_18089 <- eval (bit_and v_18086 v_18088);
      v_18090 <- eval (bit_or v_18085 v_18089);
      v_18091 <- eval (bit_and v_18082 v_18090);
      v_18092 <- eval (bit_or v_18081 v_18091);
      v_18093 <- eval (mux v_18092 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18093;
      setRegister cf v_18073;
      pure ()
    pat_end;
    pattern fun (v_2635 : imm int) (v_2634 : Mem) => do
      v_18298 <- evaluateAddress v_2634;
      v_18299 <- getRegister cf;
      v_18300 <- eval (eq v_18299 (expression.bv_nat 1 1));
      v_18301 <- eval (mux v_18300 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18302 <- load v_18298 8;
      v_18303 <- eval (concat v_18301 v_18302);
      v_18304 <- eval (handleImmediateWithSignExtend v_2635 8 8);
      v_18305 <- eval (bv_and v_18304 (expression.bv_nat 8 63));
      v_18306 <- eval (concat (expression.bv_nat 57 0) v_18305);
      v_18307 <- eval (urem v_18306 (expression.bv_nat 65 65));
      v_18308 <- eval (uvalueMInt v_18307);
      v_18309 <- eval (rolHelper v_18303 v_18308 0);
      v_18310 <- eval (extract v_18309 1 65);
      store v_18298 v_18310 8;
      v_18312 <- eval (extract v_18309 0 1);
      v_18313 <- eval (extract v_18307 57 65);
      v_18314 <- eval (eq v_18313 (expression.bv_nat 8 1));
      v_18315 <- eval (eq v_18312 (expression.bv_nat 1 1));
      v_18316 <- eval (extract v_18309 1 2);
      v_18317 <- eval (eq v_18316 (expression.bv_nat 1 1));
      v_18318 <- eval (eq v_18315 v_18317);
      v_18319 <- eval (notBool_ v_18318);
      v_18320 <- eval (bit_and v_18314 v_18319);
      v_18321 <- eval (notBool_ v_18314);
      v_18322 <- eval (eq v_18313 (expression.bv_nat 8 0));
      v_18323 <- eval (notBool_ v_18322);
      v_18324 <- eval (bit_and v_18323 undef);
      v_18325 <- eval (notBool_ v_18323);
      v_18326 <- getRegister of;
      v_18327 <- eval (eq v_18326 (expression.bv_nat 1 1));
      v_18328 <- eval (bit_and v_18325 v_18327);
      v_18329 <- eval (bit_or v_18324 v_18328);
      v_18330 <- eval (bit_and v_18321 v_18329);
      v_18331 <- eval (bit_or v_18320 v_18330);
      v_18332 <- eval (mux v_18331 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18332;
      setRegister cf v_18312;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2634 : Mem) => do
      v_18335 <- evaluateAddress v_2634;
      v_18336 <- getRegister cf;
      v_18337 <- eval (eq v_18336 (expression.bv_nat 1 1));
      v_18338 <- eval (mux v_18337 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18339 <- load v_18335 8;
      v_18340 <- eval (concat v_18338 v_18339);
      v_18341 <- eval (shl v_18340 1);
      v_18342 <- eval (bitwidthMInt v_18340);
      v_18343 <- eval (extract v_18341 0 v_18342);
      v_18344 <- eval (sub v_18342 1);
      v_18345 <- eval (mi v_18344 0);
      v_18346 <- eval (extract v_18340 0 1);
      v_18347 <- eval (concat v_18345 v_18346);
      v_18348 <- eval (add v_18343 v_18347);
      v_18349 <- eval (extract v_18348 1 65);
      store v_18335 v_18349 8;
      v_18351 <- eval (extract v_18348 0 1);
      v_18352 <- eval (eq v_18351 (expression.bv_nat 1 1));
      v_18353 <- eval (extract v_18348 1 2);
      v_18354 <- eval (eq v_18353 (expression.bv_nat 1 1));
      v_18355 <- eval (eq v_18352 v_18354);
      v_18356 <- eval (notBool_ v_18355);
      v_18357 <- eval (mux v_18356 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18357;
      setRegister cf v_18351;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2644 : Mem) => do
      v_18468 <- evaluateAddress v_2644;
      v_18469 <- getRegister cf;
      v_18470 <- eval (eq v_18469 (expression.bv_nat 1 1));
      v_18471 <- eval (mux v_18470 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18472 <- load v_18468 8;
      v_18473 <- eval (concat v_18471 v_18472);
      v_18474 <- eval (shl v_18473 1);
      v_18475 <- eval (bitwidthMInt v_18473);
      v_18476 <- eval (extract v_18474 0 v_18475);
      v_18477 <- eval (sub v_18475 1);
      v_18478 <- eval (mi v_18477 0);
      v_18479 <- eval (extract v_18473 0 1);
      v_18480 <- eval (concat v_18478 v_18479);
      v_18481 <- eval (add v_18476 v_18480);
      v_18482 <- eval (extract v_18481 1 65);
      store v_18468 v_18482 8;
      v_18484 <- eval (extract v_18481 0 1);
      v_18485 <- eval (eq v_18484 (expression.bv_nat 1 1));
      v_18486 <- eval (extract v_18481 1 2);
      v_18487 <- eval (eq v_18486 (expression.bv_nat 1 1));
      v_18488 <- eval (eq v_18485 v_18487);
      v_18489 <- eval (notBool_ v_18488);
      v_18490 <- eval (mux v_18489 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18490;
      setRegister cf v_18484;
      pure ()
    pat_end
def rclw1 : instruction :=
  definst "rclw" $ do
    pattern fun cl (v_2720 : reg (bv 16)) => do
      v_6826 <- getRegister cf;
      v_6827 <- eval (eq v_6826 (expression.bv_nat 1 1));
      v_6828 <- eval (mux v_6827 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6829 <- getRegister v_2720;
      v_6830 <- eval (concat v_6828 v_6829);
      v_6831 <- getRegister rcx;
      v_6832 <- eval (extract v_6831 56 64);
      v_6833 <- eval (bv_and v_6832 (expression.bv_nat 8 31));
      v_6834 <- eval (concat (expression.bv_nat 9 0) v_6833);
      v_6835 <- eval (urem v_6834 (expression.bv_nat 17 17));
      v_6836 <- eval (uvalueMInt v_6835);
      v_6837 <- eval (rolHelper v_6830 v_6836 0);
      v_6838 <- eval (extract v_6837 0 1);
      v_6839 <- eval (extract v_6835 9 17);
      v_6840 <- eval (eq v_6839 (expression.bv_nat 8 1));
      v_6841 <- eval (eq v_6838 (expression.bv_nat 1 1));
      v_6842 <- eval (extract v_6837 1 2);
      v_6843 <- eval (eq v_6842 (expression.bv_nat 1 1));
      v_6844 <- eval (eq v_6841 v_6843);
      v_6845 <- eval (notBool_ v_6844);
      v_6846 <- eval (bit_and v_6840 v_6845);
      v_6847 <- eval (notBool_ v_6840);
      v_6848 <- eval (eq v_6839 (expression.bv_nat 8 0));
      v_6849 <- eval (notBool_ v_6848);
      v_6850 <- eval (bit_and v_6849 undef);
      v_6851 <- eval (notBool_ v_6849);
      v_6852 <- getRegister of;
      v_6853 <- eval (eq v_6852 (expression.bv_nat 1 1));
      v_6854 <- eval (bit_and v_6851 v_6853);
      v_6855 <- eval (bit_or v_6850 v_6854);
      v_6856 <- eval (bit_and v_6847 v_6855);
      v_6857 <- eval (bit_or v_6846 v_6856);
      v_6858 <- eval (mux v_6857 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6859 <- eval (extract v_6837 1 17);
      setRegister (lhs.of_reg v_2720) v_6859;
      setRegister of v_6858;
      setRegister cf v_6838;
      pure ()
    pat_end;
    pattern fun (v_2726 : imm int) (v_2730 : reg (bv 16)) => do
      v_6864 <- getRegister cf;
      v_6865 <- eval (eq v_6864 (expression.bv_nat 1 1));
      v_6866 <- eval (mux v_6865 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6867 <- getRegister v_2730;
      v_6868 <- eval (concat v_6866 v_6867);
      v_6869 <- eval (handleImmediateWithSignExtend v_2726 8 8);
      v_6870 <- eval (bv_and v_6869 (expression.bv_nat 8 31));
      v_6871 <- eval (concat (expression.bv_nat 9 0) v_6870);
      v_6872 <- eval (urem v_6871 (expression.bv_nat 17 17));
      v_6873 <- eval (uvalueMInt v_6872);
      v_6874 <- eval (rolHelper v_6868 v_6873 0);
      v_6875 <- eval (extract v_6874 0 1);
      v_6876 <- eval (extract v_6872 9 17);
      v_6877 <- eval (eq v_6876 (expression.bv_nat 8 1));
      v_6878 <- eval (eq v_6875 (expression.bv_nat 1 1));
      v_6879 <- eval (extract v_6874 1 2);
      v_6880 <- eval (eq v_6879 (expression.bv_nat 1 1));
      v_6881 <- eval (eq v_6878 v_6880);
      v_6882 <- eval (notBool_ v_6881);
      v_6883 <- eval (bit_and v_6877 v_6882);
      v_6884 <- eval (notBool_ v_6877);
      v_6885 <- eval (eq v_6876 (expression.bv_nat 8 0));
      v_6886 <- eval (notBool_ v_6885);
      v_6887 <- eval (bit_and v_6886 undef);
      v_6888 <- eval (notBool_ v_6886);
      v_6889 <- getRegister of;
      v_6890 <- eval (eq v_6889 (expression.bv_nat 1 1));
      v_6891 <- eval (bit_and v_6888 v_6890);
      v_6892 <- eval (bit_or v_6887 v_6891);
      v_6893 <- eval (bit_and v_6884 v_6892);
      v_6894 <- eval (bit_or v_6883 v_6893);
      v_6895 <- eval (mux v_6894 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6896 <- eval (extract v_6874 1 17);
      setRegister (lhs.of_reg v_2730) v_6896;
      setRegister of v_6895;
      setRegister cf v_6875;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2744 : reg (bv 16)) => do
      v_6986 <- getRegister cf;
      v_6987 <- eval (eq v_6986 (expression.bv_nat 1 1));
      v_6988 <- eval (mux v_6987 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6989 <- getRegister v_2744;
      v_6990 <- eval (concat v_6988 v_6989);
      v_6991 <- eval (shl v_6990 1);
      v_6992 <- eval (bitwidthMInt v_6990);
      v_6993 <- eval (extract v_6991 0 v_6992);
      v_6994 <- eval (sub v_6992 1);
      v_6995 <- eval (mi v_6994 0);
      v_6996 <- eval (extract v_6990 0 1);
      v_6997 <- eval (concat v_6995 v_6996);
      v_6998 <- eval (add v_6993 v_6997);
      v_6999 <- eval (extract v_6998 0 1);
      v_7000 <- eval (eq v_6999 (expression.bv_nat 1 1));
      v_7001 <- eval (extract v_6998 1 2);
      v_7002 <- eval (eq v_7001 (expression.bv_nat 1 1));
      v_7003 <- eval (eq v_7000 v_7002);
      v_7004 <- eval (notBool_ v_7003);
      v_7005 <- eval (mux v_7004 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7006 <- eval (extract v_6998 1 17);
      setRegister (lhs.of_reg v_2744) v_7006;
      setRegister of v_7005;
      setRegister cf v_6999;
      pure ()
    pat_end;
    pattern fun cl (v_2669 : Mem) => do
      v_18493 <- evaluateAddress v_2669;
      v_18494 <- getRegister cf;
      v_18495 <- eval (eq v_18494 (expression.bv_nat 1 1));
      v_18496 <- eval (mux v_18495 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18497 <- load v_18493 2;
      v_18498 <- eval (concat v_18496 v_18497);
      v_18499 <- getRegister rcx;
      v_18500 <- eval (extract v_18499 56 64);
      v_18501 <- eval (bv_and v_18500 (expression.bv_nat 8 31));
      v_18502 <- eval (concat (expression.bv_nat 9 0) v_18501);
      v_18503 <- eval (urem v_18502 (expression.bv_nat 17 17));
      v_18504 <- eval (uvalueMInt v_18503);
      v_18505 <- eval (rolHelper v_18498 v_18504 0);
      v_18506 <- eval (extract v_18505 1 17);
      store v_18493 v_18506 2;
      v_18508 <- eval (extract v_18505 0 1);
      v_18509 <- eval (extract v_18503 9 17);
      v_18510 <- eval (eq v_18509 (expression.bv_nat 8 1));
      v_18511 <- eval (eq v_18508 (expression.bv_nat 1 1));
      v_18512 <- eval (extract v_18505 1 2);
      v_18513 <- eval (eq v_18512 (expression.bv_nat 1 1));
      v_18514 <- eval (eq v_18511 v_18513);
      v_18515 <- eval (notBool_ v_18514);
      v_18516 <- eval (bit_and v_18510 v_18515);
      v_18517 <- eval (notBool_ v_18510);
      v_18518 <- eval (eq v_18509 (expression.bv_nat 8 0));
      v_18519 <- eval (notBool_ v_18518);
      v_18520 <- eval (bit_and v_18519 undef);
      v_18521 <- eval (notBool_ v_18519);
      v_18522 <- getRegister of;
      v_18523 <- eval (eq v_18522 (expression.bv_nat 1 1));
      v_18524 <- eval (bit_and v_18521 v_18523);
      v_18525 <- eval (bit_or v_18520 v_18524);
      v_18526 <- eval (bit_and v_18517 v_18525);
      v_18527 <- eval (bit_or v_18516 v_18526);
      v_18528 <- eval (mux v_18527 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18528;
      setRegister cf v_18508;
      pure ()
    pat_end;
    pattern fun (v_2680 : imm int) (v_2679 : Mem) => do
      v_18531 <- evaluateAddress v_2679;
      v_18532 <- getRegister cf;
      v_18533 <- eval (eq v_18532 (expression.bv_nat 1 1));
      v_18534 <- eval (mux v_18533 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18535 <- load v_18531 2;
      v_18536 <- eval (concat v_18534 v_18535);
      v_18537 <- eval (handleImmediateWithSignExtend v_2680 8 8);
      v_18538 <- eval (bv_and v_18537 (expression.bv_nat 8 31));
      v_18539 <- eval (concat (expression.bv_nat 9 0) v_18538);
      v_18540 <- eval (urem v_18539 (expression.bv_nat 17 17));
      v_18541 <- eval (uvalueMInt v_18540);
      v_18542 <- eval (rolHelper v_18536 v_18541 0);
      v_18543 <- eval (extract v_18542 1 17);
      store v_18531 v_18543 2;
      v_18545 <- eval (extract v_18542 0 1);
      v_18546 <- eval (extract v_18540 9 17);
      v_18547 <- eval (eq v_18546 (expression.bv_nat 8 1));
      v_18548 <- eval (eq v_18545 (expression.bv_nat 1 1));
      v_18549 <- eval (extract v_18542 1 2);
      v_18550 <- eval (eq v_18549 (expression.bv_nat 1 1));
      v_18551 <- eval (eq v_18548 v_18550);
      v_18552 <- eval (notBool_ v_18551);
      v_18553 <- eval (bit_and v_18547 v_18552);
      v_18554 <- eval (notBool_ v_18547);
      v_18555 <- eval (eq v_18546 (expression.bv_nat 8 0));
      v_18556 <- eval (notBool_ v_18555);
      v_18557 <- eval (bit_and v_18556 undef);
      v_18558 <- eval (notBool_ v_18556);
      v_18559 <- getRegister of;
      v_18560 <- eval (eq v_18559 (expression.bv_nat 1 1));
      v_18561 <- eval (bit_and v_18558 v_18560);
      v_18562 <- eval (bit_or v_18557 v_18561);
      v_18563 <- eval (bit_and v_18554 v_18562);
      v_18564 <- eval (bit_or v_18553 v_18563);
      v_18565 <- eval (mux v_18564 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18565;
      setRegister cf v_18545;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2679 : Mem) => do
      v_18568 <- evaluateAddress v_2679;
      v_18569 <- getRegister cf;
      v_18570 <- eval (eq v_18569 (expression.bv_nat 1 1));
      v_18571 <- eval (mux v_18570 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18572 <- load v_18568 2;
      v_18573 <- eval (concat v_18571 v_18572);
      v_18574 <- eval (shl v_18573 1);
      v_18575 <- eval (bitwidthMInt v_18573);
      v_18576 <- eval (extract v_18574 0 v_18575);
      v_18577 <- eval (sub v_18575 1);
      v_18578 <- eval (mi v_18577 0);
      v_18579 <- eval (extract v_18573 0 1);
      v_18580 <- eval (concat v_18578 v_18579);
      v_18581 <- eval (add v_18576 v_18580);
      v_18582 <- eval (extract v_18581 1 17);
      store v_18568 v_18582 2;
      v_18584 <- eval (extract v_18581 0 1);
      v_18585 <- eval (eq v_18584 (expression.bv_nat 1 1));
      v_18586 <- eval (extract v_18581 1 2);
      v_18587 <- eval (eq v_18586 (expression.bv_nat 1 1));
      v_18588 <- eval (eq v_18585 v_18587);
      v_18589 <- eval (notBool_ v_18588);
      v_18590 <- eval (mux v_18589 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18590;
      setRegister cf v_18584;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2698 : Mem) => do
      v_18603 <- evaluateAddress v_2698;
      v_18604 <- getRegister cf;
      v_18605 <- eval (eq v_18604 (expression.bv_nat 1 1));
      v_18606 <- eval (mux v_18605 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18607 <- load v_18603 2;
      v_18608 <- eval (concat v_18606 v_18607);
      v_18609 <- eval (shl v_18608 1);
      v_18610 <- eval (bitwidthMInt v_18608);
      v_18611 <- eval (extract v_18609 0 v_18610);
      v_18612 <- eval (sub v_18610 1);
      v_18613 <- eval (mi v_18612 0);
      v_18614 <- eval (extract v_18608 0 1);
      v_18615 <- eval (concat v_18613 v_18614);
      v_18616 <- eval (add v_18611 v_18615);
      v_18617 <- eval (extract v_18616 1 17);
      store v_18603 v_18617 2;
      v_18619 <- eval (extract v_18616 0 1);
      v_18620 <- eval (eq v_18619 (expression.bv_nat 1 1));
      v_18621 <- eval (extract v_18616 1 2);
      v_18622 <- eval (eq v_18621 (expression.bv_nat 1 1));
      v_18623 <- eval (eq v_18620 v_18622);
      v_18624 <- eval (notBool_ v_18623);
      v_18625 <- eval (mux v_18624 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18625;
      setRegister cf v_18619;
      pure ()
    pat_end
def rcpps1 : instruction :=
  definst "rcpps" $ do
    pattern fun (v_2753 : reg (bv 128)) (v_2754 : reg (bv 128)) => do
      v_7018 <- getRegister v_2753;
      v_7019 <- eval (extract v_7018 0 32);
      v_7020 <- eval (MInt2Float v_7019 24 8);
      v_7021 <- eval (_/Float__FLOAT 1e+00 v_7020);
      v_7022 <- eval (Float2MInt v_7021 32);
      v_7023 <- eval (extract v_7018 32 64);
      v_7024 <- eval (MInt2Float v_7023 24 8);
      v_7025 <- eval (_/Float__FLOAT 1e+00 v_7024);
      v_7026 <- eval (Float2MInt v_7025 32);
      v_7027 <- eval (extract v_7018 64 96);
      v_7028 <- eval (MInt2Float v_7027 24 8);
      v_7029 <- eval (_/Float__FLOAT 1e+00 v_7028);
      v_7030 <- eval (Float2MInt v_7029 32);
      v_7031 <- eval (extract v_7018 96 128);
      v_7032 <- eval (MInt2Float v_7031 24 8);
      v_7033 <- eval (_/Float__FLOAT 1e+00 v_7032);
      v_7034 <- eval (Float2MInt v_7033 32);
      v_7035 <- eval (concat v_7030 v_7034);
      v_7036 <- eval (concat v_7026 v_7035);
      v_7037 <- eval (concat v_7022 v_7036);
      setRegister (lhs.of_reg v_2754) v_7037;
      pure ()
    pat_end;
    pattern fun (v_2745 : Mem) (v_2746 : reg (bv 128)) => do
      v_14495 <- evaluateAddress v_2745;
      v_14496 <- load v_14495 16;
      v_14497 <- eval (extract v_14496 0 32);
      v_14498 <- eval (MInt2Float v_14497 24 8);
      v_14499 <- eval (_/Float__FLOAT 1e+00 v_14498);
      v_14500 <- eval (Float2MInt v_14499 32);
      v_14501 <- eval (extract v_14496 32 64);
      v_14502 <- eval (MInt2Float v_14501 24 8);
      v_14503 <- eval (_/Float__FLOAT 1e+00 v_14502);
      v_14504 <- eval (Float2MInt v_14503 32);
      v_14505 <- eval (extract v_14496 64 96);
      v_14506 <- eval (MInt2Float v_14505 24 8);
      v_14507 <- eval (_/Float__FLOAT 1e+00 v_14506);
      v_14508 <- eval (Float2MInt v_14507 32);
      v_14509 <- eval (extract v_14496 96 128);
      v_14510 <- eval (MInt2Float v_14509 24 8);
      v_14511 <- eval (_/Float__FLOAT 1e+00 v_14510);
      v_14512 <- eval (Float2MInt v_14511 32);
      v_14513 <- eval (concat v_14508 v_14512);
      v_14514 <- eval (concat v_14504 v_14513);
      v_14515 <- eval (concat v_14500 v_14514);
      setRegister (lhs.of_reg v_2746) v_14515;
      pure ()
    pat_end
def rcpss1 : instruction :=
  definst "rcpss" $ do
    pattern fun (v_2766 : reg (bv 128)) (v_2767 : reg (bv 128)) => do
      v_7047 <- getRegister v_2767;
      v_7048 <- eval (extract v_7047 0 96);
      v_7049 <- getRegister v_2766;
      v_7050 <- eval (extract v_7049 96 128);
      v_7051 <- eval (MInt2Float v_7050 24 8);
      v_7052 <- eval (_/Float__FLOAT 1e+00 v_7051);
      v_7053 <- eval (Float2MInt v_7052 32);
      v_7054 <- eval (concat v_7048 v_7053);
      setRegister (lhs.of_reg v_2767) v_7054;
      pure ()
    pat_end;
    pattern fun (v_2758 : Mem) (v_2759 : reg (bv 128)) => do
      v_14518 <- getRegister v_2759;
      v_14519 <- eval (extract v_14518 0 96);
      v_14520 <- evaluateAddress v_2758;
      v_14521 <- load v_14520 4;
      v_14522 <- eval (MInt2Float v_14521 24 8);
      v_14523 <- eval (_/Float__FLOAT 1e+00 v_14522);
      v_14524 <- eval (Float2MInt v_14523 32);
      v_14525 <- eval (concat v_14519 v_14524);
      setRegister (lhs.of_reg v_2759) v_14525;
      pure ()
    pat_end
def rcrb1 : instruction :=
  definst "rcrb" $ do
    pattern fun cl (v_2794 : reg (bv 8)) => do
      v_7148 <- getRegister cf;
      v_7149 <- eval (eq v_7148 (expression.bv_nat 1 1));
      v_7150 <- eval (mux v_7149 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7151 <- getRegister v_2794;
      v_7152 <- eval (concat v_7150 v_7151);
      v_7153 <- getRegister rcx;
      v_7154 <- eval (extract v_7153 56 64);
      v_7155 <- eval (bv_and v_7154 (expression.bv_nat 8 31));
      v_7156 <- eval (concat (expression.bv_nat 1 0) v_7155);
      v_7157 <- eval (urem v_7156 (expression.bv_nat 9 9));
      v_7158 <- eval (uvalueMInt v_7157);
      v_7159 <- eval (rorHelper v_7152 v_7158 0);
      v_7160 <- eval (extract v_7159 0 1);
      v_7161 <- eval (extract v_7157 1 9);
      v_7162 <- eval (eq v_7161 (expression.bv_nat 8 1));
      v_7163 <- eval (extract v_7159 1 2);
      v_7164 <- eval (eq v_7163 (expression.bv_nat 1 1));
      v_7165 <- eval (extract v_7159 2 3);
      v_7166 <- eval (eq v_7165 (expression.bv_nat 1 1));
      v_7167 <- eval (eq v_7164 v_7166);
      v_7168 <- eval (notBool_ v_7167);
      v_7169 <- eval (bit_and v_7162 v_7168);
      v_7170 <- eval (notBool_ v_7162);
      v_7171 <- eval (eq v_7161 (expression.bv_nat 8 0));
      v_7172 <- eval (notBool_ v_7171);
      v_7173 <- eval (bit_and v_7172 undef);
      v_7174 <- eval (notBool_ v_7172);
      v_7175 <- getRegister of;
      v_7176 <- eval (eq v_7175 (expression.bv_nat 1 1));
      v_7177 <- eval (bit_and v_7174 v_7176);
      v_7178 <- eval (bit_or v_7173 v_7177);
      v_7179 <- eval (bit_and v_7170 v_7178);
      v_7180 <- eval (bit_or v_7169 v_7179);
      v_7181 <- eval (mux v_7180 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7182 <- eval (extract v_7159 1 9);
      setRegister (lhs.of_reg v_2794) v_7182;
      setRegister of v_7181;
      setRegister cf v_7160;
      pure ()
    pat_end;
    pattern fun (v_2804 : imm int) (v_2803 : reg (bv 8)) => do
      v_7260 <- getRegister cf;
      v_7261 <- eval (eq v_7260 (expression.bv_nat 1 1));
      v_7262 <- eval (mux v_7261 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7263 <- getRegister v_2803;
      v_7264 <- eval (concat v_7262 v_7263);
      v_7265 <- eval (handleImmediateWithSignExtend v_2804 8 8);
      v_7266 <- eval (bv_and v_7265 (expression.bv_nat 8 31));
      v_7267 <- eval (concat (expression.bv_nat 1 0) v_7266);
      v_7268 <- eval (urem v_7267 (expression.bv_nat 9 9));
      v_7269 <- eval (uvalueMInt v_7268);
      v_7270 <- eval (rorHelper v_7264 v_7269 0);
      v_7271 <- eval (extract v_7270 0 1);
      v_7272 <- eval (extract v_7268 1 9);
      v_7273 <- eval (eq v_7272 (expression.bv_nat 8 1));
      v_7274 <- eval (extract v_7270 1 2);
      v_7275 <- eval (eq v_7274 (expression.bv_nat 1 1));
      v_7276 <- eval (extract v_7270 2 3);
      v_7277 <- eval (eq v_7276 (expression.bv_nat 1 1));
      v_7278 <- eval (eq v_7275 v_7277);
      v_7279 <- eval (notBool_ v_7278);
      v_7280 <- eval (bit_and v_7273 v_7279);
      v_7281 <- eval (notBool_ v_7273);
      v_7282 <- eval (eq v_7272 (expression.bv_nat 8 0));
      v_7283 <- eval (notBool_ v_7282);
      v_7284 <- eval (bit_and v_7283 undef);
      v_7285 <- eval (notBool_ v_7283);
      v_7286 <- getRegister of;
      v_7287 <- eval (eq v_7286 (expression.bv_nat 1 1));
      v_7288 <- eval (bit_and v_7285 v_7287);
      v_7289 <- eval (bit_or v_7284 v_7288);
      v_7290 <- eval (bit_and v_7281 v_7289);
      v_7291 <- eval (bit_or v_7280 v_7290);
      v_7292 <- eval (mux v_7291 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7293 <- eval (extract v_7270 1 9);
      setRegister (lhs.of_reg v_2803) v_7293;
      setRegister of v_7292;
      setRegister cf v_7271;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2808 : reg (bv 8)) => do
      v_7297 <- getRegister cf;
      v_7298 <- eval (eq v_7297 (expression.bv_nat 1 1));
      v_7299 <- eval (mux v_7298 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7300 <- getRegister v_2808;
      v_7301 <- eval (concat v_7299 v_7300);
      v_7302 <- eval (lshr v_7301 1);
      v_7303 <- eval (bitwidthMInt v_7301);
      v_7304 <- eval (sub v_7303 1);
      v_7305 <- eval (extract v_7301 v_7304 v_7303);
      v_7306 <- eval (mi v_7304 0);
      v_7307 <- eval (concat v_7305 v_7306);
      v_7308 <- eval (add v_7302 v_7307);
      v_7309 <- eval (extract v_7308 0 1);
      v_7310 <- eval (extract v_7308 1 2);
      v_7311 <- eval (eq v_7310 (expression.bv_nat 1 1));
      v_7312 <- eval (extract v_7308 2 3);
      v_7313 <- eval (eq v_7312 (expression.bv_nat 1 1));
      v_7314 <- eval (eq v_7311 v_7313);
      v_7315 <- eval (notBool_ v_7314);
      v_7316 <- eval (mux v_7315 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7317 <- eval (extract v_7308 1 9);
      setRegister (lhs.of_reg v_2808) v_7317;
      setRegister of v_7316;
      setRegister cf v_7309;
      pure ()
    pat_end;
    pattern fun cl (v_2817 : reg (bv 8)) => do
      v_7395 <- getRegister cf;
      v_7396 <- eval (eq v_7395 (expression.bv_nat 1 1));
      v_7397 <- eval (mux v_7396 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7398 <- getRegister v_2817;
      v_7399 <- eval (concat v_7397 v_7398);
      v_7400 <- getRegister rcx;
      v_7401 <- eval (extract v_7400 56 64);
      v_7402 <- eval (bv_and v_7401 (expression.bv_nat 8 31));
      v_7403 <- eval (concat (expression.bv_nat 1 0) v_7402);
      v_7404 <- eval (urem v_7403 (expression.bv_nat 9 9));
      v_7405 <- eval (uvalueMInt v_7404);
      v_7406 <- eval (rorHelper v_7399 v_7405 0);
      v_7407 <- eval (extract v_7406 0 1);
      v_7408 <- eval (extract v_7404 1 9);
      v_7409 <- eval (eq v_7408 (expression.bv_nat 8 1));
      v_7410 <- eval (extract v_7406 1 2);
      v_7411 <- eval (eq v_7410 (expression.bv_nat 1 1));
      v_7412 <- eval (extract v_7406 2 3);
      v_7413 <- eval (eq v_7412 (expression.bv_nat 1 1));
      v_7414 <- eval (eq v_7411 v_7413);
      v_7415 <- eval (notBool_ v_7414);
      v_7416 <- eval (bit_and v_7409 v_7415);
      v_7417 <- eval (notBool_ v_7409);
      v_7418 <- eval (eq v_7408 (expression.bv_nat 8 0));
      v_7419 <- eval (notBool_ v_7418);
      v_7420 <- eval (bit_and v_7419 undef);
      v_7421 <- eval (notBool_ v_7419);
      v_7422 <- getRegister of;
      v_7423 <- eval (eq v_7422 (expression.bv_nat 1 1));
      v_7424 <- eval (bit_and v_7421 v_7423);
      v_7425 <- eval (bit_or v_7420 v_7424);
      v_7426 <- eval (bit_and v_7417 v_7425);
      v_7427 <- eval (bit_or v_7416 v_7426);
      v_7428 <- eval (mux v_7427 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7429 <- eval (extract v_7406 1 9);
      setRegister (lhs.of_reg v_2817) v_7429;
      setRegister of v_7428;
      setRegister cf v_7407;
      pure ()
    pat_end;
    pattern fun (v_2827 : imm int) (v_2826 : reg (bv 8)) => do
      v_7507 <- getRegister cf;
      v_7508 <- eval (eq v_7507 (expression.bv_nat 1 1));
      v_7509 <- eval (mux v_7508 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7510 <- getRegister v_2826;
      v_7511 <- eval (concat v_7509 v_7510);
      v_7512 <- eval (handleImmediateWithSignExtend v_2827 8 8);
      v_7513 <- eval (bv_and v_7512 (expression.bv_nat 8 31));
      v_7514 <- eval (concat (expression.bv_nat 1 0) v_7513);
      v_7515 <- eval (urem v_7514 (expression.bv_nat 9 9));
      v_7516 <- eval (uvalueMInt v_7515);
      v_7517 <- eval (rorHelper v_7511 v_7516 0);
      v_7518 <- eval (extract v_7517 0 1);
      v_7519 <- eval (extract v_7515 1 9);
      v_7520 <- eval (eq v_7519 (expression.bv_nat 8 1));
      v_7521 <- eval (extract v_7517 1 2);
      v_7522 <- eval (eq v_7521 (expression.bv_nat 1 1));
      v_7523 <- eval (extract v_7517 2 3);
      v_7524 <- eval (eq v_7523 (expression.bv_nat 1 1));
      v_7525 <- eval (eq v_7522 v_7524);
      v_7526 <- eval (notBool_ v_7525);
      v_7527 <- eval (bit_and v_7520 v_7526);
      v_7528 <- eval (notBool_ v_7520);
      v_7529 <- eval (eq v_7519 (expression.bv_nat 8 0));
      v_7530 <- eval (notBool_ v_7529);
      v_7531 <- eval (bit_and v_7530 undef);
      v_7532 <- eval (notBool_ v_7530);
      v_7533 <- getRegister of;
      v_7534 <- eval (eq v_7533 (expression.bv_nat 1 1));
      v_7535 <- eval (bit_and v_7532 v_7534);
      v_7536 <- eval (bit_or v_7531 v_7535);
      v_7537 <- eval (bit_and v_7528 v_7536);
      v_7538 <- eval (bit_or v_7527 v_7537);
      v_7539 <- eval (mux v_7538 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7540 <- eval (extract v_7517 1 9);
      setRegister (lhs.of_reg v_2826) v_7540;
      setRegister of v_7539;
      setRegister cf v_7518;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2831 : reg (bv 8)) => do
      v_7544 <- getRegister cf;
      v_7545 <- eval (eq v_7544 (expression.bv_nat 1 1));
      v_7546 <- eval (mux v_7545 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7547 <- getRegister v_2831;
      v_7548 <- eval (concat v_7546 v_7547);
      v_7549 <- eval (lshr v_7548 1);
      v_7550 <- eval (bitwidthMInt v_7548);
      v_7551 <- eval (sub v_7550 1);
      v_7552 <- eval (extract v_7548 v_7551 v_7550);
      v_7553 <- eval (mi v_7551 0);
      v_7554 <- eval (concat v_7552 v_7553);
      v_7555 <- eval (add v_7549 v_7554);
      v_7556 <- eval (extract v_7555 0 1);
      v_7557 <- eval (extract v_7555 1 2);
      v_7558 <- eval (eq v_7557 (expression.bv_nat 1 1));
      v_7559 <- eval (extract v_7555 2 3);
      v_7560 <- eval (eq v_7559 (expression.bv_nat 1 1));
      v_7561 <- eval (eq v_7558 v_7560);
      v_7562 <- eval (notBool_ v_7561);
      v_7563 <- eval (mux v_7562 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7564 <- eval (extract v_7555 1 9);
      setRegister (lhs.of_reg v_2831) v_7564;
      setRegister of v_7563;
      setRegister cf v_7556;
      pure ()
    pat_end;
    pattern fun cl (v_2771 : Mem) => do
      v_18788 <- evaluateAddress v_2771;
      v_18789 <- getRegister cf;
      v_18790 <- eval (eq v_18789 (expression.bv_nat 1 1));
      v_18791 <- eval (mux v_18790 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18792 <- load v_18788 1;
      v_18793 <- eval (concat v_18791 v_18792);
      v_18794 <- getRegister rcx;
      v_18795 <- eval (extract v_18794 56 64);
      v_18796 <- eval (bv_and v_18795 (expression.bv_nat 8 31));
      v_18797 <- eval (concat (expression.bv_nat 1 0) v_18796);
      v_18798 <- eval (urem v_18797 (expression.bv_nat 9 9));
      v_18799 <- eval (uvalueMInt v_18798);
      v_18800 <- eval (rorHelper v_18793 v_18799 0);
      v_18801 <- eval (extract v_18800 1 9);
      store v_18788 v_18801 1;
      v_18803 <- eval (extract v_18800 0 1);
      v_18804 <- eval (extract v_18798 1 9);
      v_18805 <- eval (eq v_18804 (expression.bv_nat 8 1));
      v_18806 <- eval (extract v_18800 1 2);
      v_18807 <- eval (eq v_18806 (expression.bv_nat 1 1));
      v_18808 <- eval (extract v_18800 2 3);
      v_18809 <- eval (eq v_18808 (expression.bv_nat 1 1));
      v_18810 <- eval (eq v_18807 v_18809);
      v_18811 <- eval (notBool_ v_18810);
      v_18812 <- eval (bit_and v_18805 v_18811);
      v_18813 <- eval (notBool_ v_18805);
      v_18814 <- eval (eq v_18804 (expression.bv_nat 8 0));
      v_18815 <- eval (notBool_ v_18814);
      v_18816 <- eval (bit_and v_18815 undef);
      v_18817 <- eval (notBool_ v_18815);
      v_18818 <- getRegister of;
      v_18819 <- eval (eq v_18818 (expression.bv_nat 1 1));
      v_18820 <- eval (bit_and v_18817 v_18819);
      v_18821 <- eval (bit_or v_18816 v_18820);
      v_18822 <- eval (bit_and v_18813 v_18821);
      v_18823 <- eval (bit_or v_18812 v_18822);
      v_18824 <- eval (mux v_18823 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18824;
      setRegister cf v_18803;
      pure ()
    pat_end;
    pattern fun (v_2779 : imm int) (v_2778 : Mem) => do
      v_18902 <- evaluateAddress v_2778;
      v_18903 <- getRegister cf;
      v_18904 <- eval (eq v_18903 (expression.bv_nat 1 1));
      v_18905 <- eval (mux v_18904 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18906 <- load v_18902 1;
      v_18907 <- eval (concat v_18905 v_18906);
      v_18908 <- eval (handleImmediateWithSignExtend v_2779 8 8);
      v_18909 <- eval (bv_and v_18908 (expression.bv_nat 8 31));
      v_18910 <- eval (concat (expression.bv_nat 1 0) v_18909);
      v_18911 <- eval (urem v_18910 (expression.bv_nat 9 9));
      v_18912 <- eval (uvalueMInt v_18911);
      v_18913 <- eval (rorHelper v_18907 v_18912 0);
      v_18914 <- eval (extract v_18913 1 9);
      store v_18902 v_18914 1;
      v_18916 <- eval (extract v_18913 0 1);
      v_18917 <- eval (extract v_18911 1 9);
      v_18918 <- eval (eq v_18917 (expression.bv_nat 8 1));
      v_18919 <- eval (extract v_18913 1 2);
      v_18920 <- eval (eq v_18919 (expression.bv_nat 1 1));
      v_18921 <- eval (extract v_18913 2 3);
      v_18922 <- eval (eq v_18921 (expression.bv_nat 1 1));
      v_18923 <- eval (eq v_18920 v_18922);
      v_18924 <- eval (notBool_ v_18923);
      v_18925 <- eval (bit_and v_18918 v_18924);
      v_18926 <- eval (notBool_ v_18918);
      v_18927 <- eval (eq v_18917 (expression.bv_nat 8 0));
      v_18928 <- eval (notBool_ v_18927);
      v_18929 <- eval (bit_and v_18928 undef);
      v_18930 <- eval (notBool_ v_18928);
      v_18931 <- getRegister of;
      v_18932 <- eval (eq v_18931 (expression.bv_nat 1 1));
      v_18933 <- eval (bit_and v_18930 v_18932);
      v_18934 <- eval (bit_or v_18929 v_18933);
      v_18935 <- eval (bit_and v_18926 v_18934);
      v_18936 <- eval (bit_or v_18925 v_18935);
      v_18937 <- eval (mux v_18936 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18937;
      setRegister cf v_18916;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2778 : Mem) => do
      v_18940 <- evaluateAddress v_2778;
      v_18941 <- getRegister cf;
      v_18942 <- eval (eq v_18941 (expression.bv_nat 1 1));
      v_18943 <- eval (mux v_18942 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18944 <- load v_18940 1;
      v_18945 <- eval (concat v_18943 v_18944);
      v_18946 <- eval (lshr v_18945 1);
      v_18947 <- eval (bitwidthMInt v_18945);
      v_18948 <- eval (sub v_18947 1);
      v_18949 <- eval (extract v_18945 v_18948 v_18947);
      v_18950 <- eval (mi v_18948 0);
      v_18951 <- eval (concat v_18949 v_18950);
      v_18952 <- eval (add v_18946 v_18951);
      v_18953 <- eval (extract v_18952 1 9);
      store v_18940 v_18953 1;
      v_18955 <- eval (extract v_18952 0 1);
      v_18956 <- eval (extract v_18952 1 2);
      v_18957 <- eval (eq v_18956 (expression.bv_nat 1 1));
      v_18958 <- eval (extract v_18952 2 3);
      v_18959 <- eval (eq v_18958 (expression.bv_nat 1 1));
      v_18960 <- eval (eq v_18957 v_18959);
      v_18961 <- eval (notBool_ v_18960);
      v_18962 <- eval (mux v_18961 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18962;
      setRegister cf v_18955;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2787 : Mem) => do
      v_18965 <- evaluateAddress v_2787;
      v_18966 <- getRegister cf;
      v_18967 <- eval (eq v_18966 (expression.bv_nat 1 1));
      v_18968 <- eval (mux v_18967 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18969 <- load v_18965 1;
      v_18970 <- eval (concat v_18968 v_18969);
      v_18971 <- eval (lshr v_18970 1);
      v_18972 <- eval (bitwidthMInt v_18970);
      v_18973 <- eval (sub v_18972 1);
      v_18974 <- eval (extract v_18970 v_18973 v_18972);
      v_18975 <- eval (mi v_18973 0);
      v_18976 <- eval (concat v_18974 v_18975);
      v_18977 <- eval (add v_18971 v_18976);
      v_18978 <- eval (extract v_18977 1 9);
      store v_18965 v_18978 1;
      v_18980 <- eval (extract v_18977 0 1);
      v_18981 <- eval (extract v_18977 1 2);
      v_18982 <- eval (eq v_18981 (expression.bv_nat 1 1));
      v_18983 <- eval (extract v_18977 2 3);
      v_18984 <- eval (eq v_18983 (expression.bv_nat 1 1));
      v_18985 <- eval (eq v_18982 v_18984);
      v_18986 <- eval (notBool_ v_18985);
      v_18987 <- eval (mux v_18986 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18987;
      setRegister cf v_18980;
      pure ()
    pat_end
def rcrl1 : instruction :=
  definst "rcrl" $ do
    pattern fun cl (v_2863 : reg (bv 32)) => do
      v_7807 <- getRegister cf;
      v_7808 <- eval (eq v_7807 (expression.bv_nat 1 1));
      v_7809 <- eval (mux v_7808 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7810 <- getRegister v_2863;
      v_7811 <- eval (concat v_7809 v_7810);
      v_7812 <- getRegister rcx;
      v_7813 <- eval (extract v_7812 56 64);
      v_7814 <- eval (bv_and v_7813 (expression.bv_nat 8 31));
      v_7815 <- eval (concat (expression.bv_nat 25 0) v_7814);
      v_7816 <- eval (urem v_7815 (expression.bv_nat 33 33));
      v_7817 <- eval (uvalueMInt v_7816);
      v_7818 <- eval (rorHelper v_7811 v_7817 0);
      v_7819 <- eval (extract v_7818 0 1);
      v_7820 <- eval (extract v_7816 25 33);
      v_7821 <- eval (eq v_7820 (expression.bv_nat 8 1));
      v_7822 <- eval (extract v_7818 1 2);
      v_7823 <- eval (eq v_7822 (expression.bv_nat 1 1));
      v_7824 <- eval (extract v_7818 2 3);
      v_7825 <- eval (eq v_7824 (expression.bv_nat 1 1));
      v_7826 <- eval (eq v_7823 v_7825);
      v_7827 <- eval (notBool_ v_7826);
      v_7828 <- eval (bit_and v_7821 v_7827);
      v_7829 <- eval (notBool_ v_7821);
      v_7830 <- eval (eq v_7820 (expression.bv_nat 8 0));
      v_7831 <- eval (notBool_ v_7830);
      v_7832 <- eval (bit_and v_7831 undef);
      v_7833 <- eval (notBool_ v_7831);
      v_7834 <- getRegister of;
      v_7835 <- eval (eq v_7834 (expression.bv_nat 1 1));
      v_7836 <- eval (bit_and v_7833 v_7835);
      v_7837 <- eval (bit_or v_7832 v_7836);
      v_7838 <- eval (bit_and v_7829 v_7837);
      v_7839 <- eval (bit_or v_7828 v_7838);
      v_7840 <- eval (mux v_7839 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7841 <- eval (extract v_7818 1 33);
      setRegister (lhs.of_reg v_2863) v_7841;
      setRegister of v_7840;
      setRegister cf v_7819;
      pure ()
    pat_end;
    pattern fun (v_2871 : imm int) (v_2872 : reg (bv 32)) => do
      v_7849 <- getRegister cf;
      v_7850 <- eval (eq v_7849 (expression.bv_nat 1 1));
      v_7851 <- eval (mux v_7850 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7852 <- getRegister v_2872;
      v_7853 <- eval (concat v_7851 v_7852);
      v_7854 <- eval (handleImmediateWithSignExtend v_2871 8 8);
      v_7855 <- eval (bv_and v_7854 (expression.bv_nat 8 31));
      v_7856 <- eval (concat (expression.bv_nat 25 0) v_7855);
      v_7857 <- eval (urem v_7856 (expression.bv_nat 33 33));
      v_7858 <- eval (uvalueMInt v_7857);
      v_7859 <- eval (rorHelper v_7853 v_7858 0);
      v_7860 <- eval (extract v_7859 0 1);
      v_7861 <- eval (extract v_7857 25 33);
      v_7862 <- eval (eq v_7861 (expression.bv_nat 8 1));
      v_7863 <- eval (extract v_7859 1 2);
      v_7864 <- eval (eq v_7863 (expression.bv_nat 1 1));
      v_7865 <- eval (extract v_7859 2 3);
      v_7866 <- eval (eq v_7865 (expression.bv_nat 1 1));
      v_7867 <- eval (eq v_7864 v_7866);
      v_7868 <- eval (notBool_ v_7867);
      v_7869 <- eval (bit_and v_7862 v_7868);
      v_7870 <- eval (notBool_ v_7862);
      v_7871 <- eval (eq v_7861 (expression.bv_nat 8 0));
      v_7872 <- eval (notBool_ v_7871);
      v_7873 <- eval (bit_and v_7872 undef);
      v_7874 <- eval (notBool_ v_7872);
      v_7875 <- getRegister of;
      v_7876 <- eval (eq v_7875 (expression.bv_nat 1 1));
      v_7877 <- eval (bit_and v_7874 v_7876);
      v_7878 <- eval (bit_or v_7873 v_7877);
      v_7879 <- eval (bit_and v_7870 v_7878);
      v_7880 <- eval (bit_or v_7869 v_7879);
      v_7881 <- eval (mux v_7880 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7882 <- eval (extract v_7859 1 33);
      setRegister (lhs.of_reg v_2872) v_7882;
      setRegister of v_7881;
      setRegister cf v_7860;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2876 : reg (bv 32)) => do
      v_7886 <- getRegister cf;
      v_7887 <- eval (eq v_7886 (expression.bv_nat 1 1));
      v_7888 <- eval (mux v_7887 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7889 <- getRegister v_2876;
      v_7890 <- eval (concat v_7888 v_7889);
      v_7891 <- eval (lshr v_7890 1);
      v_7892 <- eval (bitwidthMInt v_7890);
      v_7893 <- eval (sub v_7892 1);
      v_7894 <- eval (extract v_7890 v_7893 v_7892);
      v_7895 <- eval (mi v_7893 0);
      v_7896 <- eval (concat v_7894 v_7895);
      v_7897 <- eval (add v_7891 v_7896);
      v_7898 <- eval (extract v_7897 0 1);
      v_7899 <- eval (extract v_7897 1 2);
      v_7900 <- eval (eq v_7899 (expression.bv_nat 1 1));
      v_7901 <- eval (extract v_7897 2 3);
      v_7902 <- eval (eq v_7901 (expression.bv_nat 1 1));
      v_7903 <- eval (eq v_7900 v_7902);
      v_7904 <- eval (notBool_ v_7903);
      v_7905 <- eval (mux v_7904 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7906 <- eval (extract v_7897 1 33);
      setRegister (lhs.of_reg v_2876) v_7906;
      setRegister of v_7905;
      setRegister cf v_7898;
      pure ()
    pat_end;
    pattern fun cl (v_2839 : Mem) => do
      v_18990 <- evaluateAddress v_2839;
      v_18991 <- getRegister cf;
      v_18992 <- eval (eq v_18991 (expression.bv_nat 1 1));
      v_18993 <- eval (mux v_18992 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18994 <- load v_18990 4;
      v_18995 <- eval (concat v_18993 v_18994);
      v_18996 <- getRegister rcx;
      v_18997 <- eval (extract v_18996 56 64);
      v_18998 <- eval (bv_and v_18997 (expression.bv_nat 8 31));
      v_18999 <- eval (concat (expression.bv_nat 25 0) v_18998);
      v_19000 <- eval (urem v_18999 (expression.bv_nat 33 33));
      v_19001 <- eval (uvalueMInt v_19000);
      v_19002 <- eval (rorHelper v_18995 v_19001 0);
      v_19003 <- eval (extract v_19002 1 33);
      store v_18990 v_19003 4;
      v_19005 <- eval (extract v_19002 0 1);
      v_19006 <- eval (extract v_19000 25 33);
      v_19007 <- eval (eq v_19006 (expression.bv_nat 8 1));
      v_19008 <- eval (extract v_19002 1 2);
      v_19009 <- eval (eq v_19008 (expression.bv_nat 1 1));
      v_19010 <- eval (extract v_19002 2 3);
      v_19011 <- eval (eq v_19010 (expression.bv_nat 1 1));
      v_19012 <- eval (eq v_19009 v_19011);
      v_19013 <- eval (notBool_ v_19012);
      v_19014 <- eval (bit_and v_19007 v_19013);
      v_19015 <- eval (notBool_ v_19007);
      v_19016 <- eval (eq v_19006 (expression.bv_nat 8 0));
      v_19017 <- eval (notBool_ v_19016);
      v_19018 <- eval (bit_and v_19017 undef);
      v_19019 <- eval (notBool_ v_19017);
      v_19020 <- getRegister of;
      v_19021 <- eval (eq v_19020 (expression.bv_nat 1 1));
      v_19022 <- eval (bit_and v_19019 v_19021);
      v_19023 <- eval (bit_or v_19018 v_19022);
      v_19024 <- eval (bit_and v_19015 v_19023);
      v_19025 <- eval (bit_or v_19014 v_19024);
      v_19026 <- eval (mux v_19025 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19026;
      setRegister cf v_19005;
      pure ()
    pat_end;
    pattern fun (v_2848 : imm int) (v_2847 : Mem) => do
      v_19029 <- evaluateAddress v_2847;
      v_19030 <- getRegister cf;
      v_19031 <- eval (eq v_19030 (expression.bv_nat 1 1));
      v_19032 <- eval (mux v_19031 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19033 <- load v_19029 4;
      v_19034 <- eval (concat v_19032 v_19033);
      v_19035 <- eval (handleImmediateWithSignExtend v_2848 8 8);
      v_19036 <- eval (bv_and v_19035 (expression.bv_nat 8 31));
      v_19037 <- eval (concat (expression.bv_nat 25 0) v_19036);
      v_19038 <- eval (urem v_19037 (expression.bv_nat 33 33));
      v_19039 <- eval (uvalueMInt v_19038);
      v_19040 <- eval (rorHelper v_19034 v_19039 0);
      v_19041 <- eval (extract v_19040 1 33);
      store v_19029 v_19041 4;
      v_19043 <- eval (extract v_19040 0 1);
      v_19044 <- eval (extract v_19038 25 33);
      v_19045 <- eval (eq v_19044 (expression.bv_nat 8 1));
      v_19046 <- eval (extract v_19040 1 2);
      v_19047 <- eval (eq v_19046 (expression.bv_nat 1 1));
      v_19048 <- eval (extract v_19040 2 3);
      v_19049 <- eval (eq v_19048 (expression.bv_nat 1 1));
      v_19050 <- eval (eq v_19047 v_19049);
      v_19051 <- eval (notBool_ v_19050);
      v_19052 <- eval (bit_and v_19045 v_19051);
      v_19053 <- eval (notBool_ v_19045);
      v_19054 <- eval (eq v_19044 (expression.bv_nat 8 0));
      v_19055 <- eval (notBool_ v_19054);
      v_19056 <- eval (bit_and v_19055 undef);
      v_19057 <- eval (notBool_ v_19055);
      v_19058 <- getRegister of;
      v_19059 <- eval (eq v_19058 (expression.bv_nat 1 1));
      v_19060 <- eval (bit_and v_19057 v_19059);
      v_19061 <- eval (bit_or v_19056 v_19060);
      v_19062 <- eval (bit_and v_19053 v_19061);
      v_19063 <- eval (bit_or v_19052 v_19062);
      v_19064 <- eval (mux v_19063 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19064;
      setRegister cf v_19043;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2847 : Mem) => do
      v_19067 <- evaluateAddress v_2847;
      v_19068 <- getRegister cf;
      v_19069 <- eval (eq v_19068 (expression.bv_nat 1 1));
      v_19070 <- eval (mux v_19069 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19071 <- load v_19067 4;
      v_19072 <- eval (concat v_19070 v_19071);
      v_19073 <- eval (lshr v_19072 1);
      v_19074 <- eval (bitwidthMInt v_19072);
      v_19075 <- eval (sub v_19074 1);
      v_19076 <- eval (extract v_19072 v_19075 v_19074);
      v_19077 <- eval (mi v_19075 0);
      v_19078 <- eval (concat v_19076 v_19077);
      v_19079 <- eval (add v_19073 v_19078);
      v_19080 <- eval (extract v_19079 1 33);
      store v_19067 v_19080 4;
      v_19082 <- eval (extract v_19079 0 1);
      v_19083 <- eval (extract v_19079 1 2);
      v_19084 <- eval (eq v_19083 (expression.bv_nat 1 1));
      v_19085 <- eval (extract v_19079 2 3);
      v_19086 <- eval (eq v_19085 (expression.bv_nat 1 1));
      v_19087 <- eval (eq v_19084 v_19086);
      v_19088 <- eval (notBool_ v_19087);
      v_19089 <- eval (mux v_19088 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19089;
      setRegister cf v_19082;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2856 : Mem) => do
      v_19092 <- evaluateAddress v_2856;
      v_19093 <- getRegister cf;
      v_19094 <- eval (eq v_19093 (expression.bv_nat 1 1));
      v_19095 <- eval (mux v_19094 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19096 <- load v_19092 4;
      v_19097 <- eval (concat v_19095 v_19096);
      v_19098 <- eval (lshr v_19097 1);
      v_19099 <- eval (bitwidthMInt v_19097);
      v_19100 <- eval (sub v_19099 1);
      v_19101 <- eval (extract v_19097 v_19100 v_19099);
      v_19102 <- eval (mi v_19100 0);
      v_19103 <- eval (concat v_19101 v_19102);
      v_19104 <- eval (add v_19098 v_19103);
      v_19105 <- eval (extract v_19104 1 33);
      store v_19092 v_19105 4;
      v_19107 <- eval (extract v_19104 0 1);
      v_19108 <- eval (extract v_19104 1 2);
      v_19109 <- eval (eq v_19108 (expression.bv_nat 1 1));
      v_19110 <- eval (extract v_19104 2 3);
      v_19111 <- eval (eq v_19110 (expression.bv_nat 1 1));
      v_19112 <- eval (eq v_19109 v_19111);
      v_19113 <- eval (notBool_ v_19112);
      v_19114 <- eval (mux v_19113 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19114;
      setRegister cf v_19107;
      pure ()
    pat_end
def rcrq1 : instruction :=
  definst "rcrq" $ do
    pattern fun cl (v_2899 : reg (bv 64)) => do
      v_8000 <- getRegister cf;
      v_8001 <- eval (eq v_8000 (expression.bv_nat 1 1));
      v_8002 <- eval (mux v_8001 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8003 <- getRegister v_2899;
      v_8004 <- eval (concat v_8002 v_8003);
      v_8005 <- getRegister rcx;
      v_8006 <- eval (extract v_8005 56 64);
      v_8007 <- eval (bv_and v_8006 (expression.bv_nat 8 63));
      v_8008 <- eval (concat (expression.bv_nat 57 0) v_8007);
      v_8009 <- eval (urem v_8008 (expression.bv_nat 65 65));
      v_8010 <- eval (uvalueMInt v_8009);
      v_8011 <- eval (rorHelper v_8004 v_8010 0);
      v_8012 <- eval (extract v_8011 0 1);
      v_8013 <- eval (extract v_8009 57 65);
      v_8014 <- eval (eq v_8013 (expression.bv_nat 8 1));
      v_8015 <- eval (extract v_8011 1 2);
      v_8016 <- eval (eq v_8015 (expression.bv_nat 1 1));
      v_8017 <- eval (extract v_8011 2 3);
      v_8018 <- eval (eq v_8017 (expression.bv_nat 1 1));
      v_8019 <- eval (eq v_8016 v_8018);
      v_8020 <- eval (notBool_ v_8019);
      v_8021 <- eval (bit_and v_8014 v_8020);
      v_8022 <- eval (notBool_ v_8014);
      v_8023 <- eval (eq v_8013 (expression.bv_nat 8 0));
      v_8024 <- eval (notBool_ v_8023);
      v_8025 <- eval (bit_and v_8024 undef);
      v_8026 <- eval (notBool_ v_8024);
      v_8027 <- getRegister of;
      v_8028 <- eval (eq v_8027 (expression.bv_nat 1 1));
      v_8029 <- eval (bit_and v_8026 v_8028);
      v_8030 <- eval (bit_or v_8025 v_8029);
      v_8031 <- eval (bit_and v_8022 v_8030);
      v_8032 <- eval (bit_or v_8021 v_8031);
      v_8033 <- eval (mux v_8032 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8034 <- eval (extract v_8011 1 65);
      setRegister (lhs.of_reg v_2899) v_8034;
      setRegister of v_8033;
      setRegister cf v_8012;
      pure ()
    pat_end;
    pattern fun (v_2904 : imm int) (v_2903 : reg (bv 64)) => do
      v_8038 <- getRegister cf;
      v_8039 <- eval (eq v_8038 (expression.bv_nat 1 1));
      v_8040 <- eval (mux v_8039 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8041 <- getRegister v_2903;
      v_8042 <- eval (concat v_8040 v_8041);
      v_8043 <- eval (handleImmediateWithSignExtend v_2904 8 8);
      v_8044 <- eval (bv_and v_8043 (expression.bv_nat 8 63));
      v_8045 <- eval (concat (expression.bv_nat 57 0) v_8044);
      v_8046 <- eval (urem v_8045 (expression.bv_nat 65 65));
      v_8047 <- eval (uvalueMInt v_8046);
      v_8048 <- eval (rorHelper v_8042 v_8047 0);
      v_8049 <- eval (extract v_8048 0 1);
      v_8050 <- eval (extract v_8046 57 65);
      v_8051 <- eval (eq v_8050 (expression.bv_nat 8 1));
      v_8052 <- eval (extract v_8048 1 2);
      v_8053 <- eval (eq v_8052 (expression.bv_nat 1 1));
      v_8054 <- eval (extract v_8048 2 3);
      v_8055 <- eval (eq v_8054 (expression.bv_nat 1 1));
      v_8056 <- eval (eq v_8053 v_8055);
      v_8057 <- eval (notBool_ v_8056);
      v_8058 <- eval (bit_and v_8051 v_8057);
      v_8059 <- eval (notBool_ v_8051);
      v_8060 <- eval (eq v_8050 (expression.bv_nat 8 0));
      v_8061 <- eval (notBool_ v_8060);
      v_8062 <- eval (bit_and v_8061 undef);
      v_8063 <- eval (notBool_ v_8061);
      v_8064 <- getRegister of;
      v_8065 <- eval (eq v_8064 (expression.bv_nat 1 1));
      v_8066 <- eval (bit_and v_8063 v_8065);
      v_8067 <- eval (bit_or v_8062 v_8066);
      v_8068 <- eval (bit_and v_8059 v_8067);
      v_8069 <- eval (bit_or v_8058 v_8068);
      v_8070 <- eval (mux v_8069 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8071 <- eval (extract v_8048 1 65);
      setRegister (lhs.of_reg v_2903) v_8071;
      setRegister of v_8070;
      setRegister cf v_8049;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2912 : reg (bv 64)) => do
      v_8079 <- getRegister cf;
      v_8080 <- eval (eq v_8079 (expression.bv_nat 1 1));
      v_8081 <- eval (mux v_8080 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8082 <- getRegister v_2912;
      v_8083 <- eval (concat v_8081 v_8082);
      v_8084 <- eval (lshr v_8083 1);
      v_8085 <- eval (bitwidthMInt v_8083);
      v_8086 <- eval (sub v_8085 1);
      v_8087 <- eval (extract v_8083 v_8086 v_8085);
      v_8088 <- eval (mi v_8086 0);
      v_8089 <- eval (concat v_8087 v_8088);
      v_8090 <- eval (add v_8084 v_8089);
      v_8091 <- eval (extract v_8090 0 1);
      v_8092 <- eval (extract v_8090 1 2);
      v_8093 <- eval (eq v_8092 (expression.bv_nat 1 1));
      v_8094 <- eval (extract v_8090 2 3);
      v_8095 <- eval (eq v_8094 (expression.bv_nat 1 1));
      v_8096 <- eval (eq v_8093 v_8095);
      v_8097 <- eval (notBool_ v_8096);
      v_8098 <- eval (mux v_8097 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8099 <- eval (extract v_8090 1 65);
      setRegister (lhs.of_reg v_2912) v_8099;
      setRegister of v_8098;
      setRegister cf v_8091;
      pure ()
    pat_end;
    pattern fun cl (v_2880 : Mem) => do
      v_19194 <- evaluateAddress v_2880;
      v_19195 <- getRegister cf;
      v_19196 <- eval (eq v_19195 (expression.bv_nat 1 1));
      v_19197 <- eval (mux v_19196 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19198 <- load v_19194 8;
      v_19199 <- eval (concat v_19197 v_19198);
      v_19200 <- getRegister rcx;
      v_19201 <- eval (extract v_19200 56 64);
      v_19202 <- eval (bv_and v_19201 (expression.bv_nat 8 63));
      v_19203 <- eval (concat (expression.bv_nat 57 0) v_19202);
      v_19204 <- eval (urem v_19203 (expression.bv_nat 65 65));
      v_19205 <- eval (uvalueMInt v_19204);
      v_19206 <- eval (rorHelper v_19199 v_19205 0);
      v_19207 <- eval (extract v_19206 1 65);
      store v_19194 v_19207 8;
      v_19209 <- eval (extract v_19206 0 1);
      v_19210 <- eval (extract v_19204 57 65);
      v_19211 <- eval (eq v_19210 (expression.bv_nat 8 1));
      v_19212 <- eval (extract v_19206 1 2);
      v_19213 <- eval (eq v_19212 (expression.bv_nat 1 1));
      v_19214 <- eval (extract v_19206 2 3);
      v_19215 <- eval (eq v_19214 (expression.bv_nat 1 1));
      v_19216 <- eval (eq v_19213 v_19215);
      v_19217 <- eval (notBool_ v_19216);
      v_19218 <- eval (bit_and v_19211 v_19217);
      v_19219 <- eval (notBool_ v_19211);
      v_19220 <- eval (eq v_19210 (expression.bv_nat 8 0));
      v_19221 <- eval (notBool_ v_19220);
      v_19222 <- eval (bit_and v_19221 undef);
      v_19223 <- eval (notBool_ v_19221);
      v_19224 <- getRegister of;
      v_19225 <- eval (eq v_19224 (expression.bv_nat 1 1));
      v_19226 <- eval (bit_and v_19223 v_19225);
      v_19227 <- eval (bit_or v_19222 v_19226);
      v_19228 <- eval (bit_and v_19219 v_19227);
      v_19229 <- eval (bit_or v_19218 v_19228);
      v_19230 <- eval (mux v_19229 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19230;
      setRegister cf v_19209;
      pure ()
    pat_end;
    pattern fun (v_2884 : imm int) (v_2883 : Mem) => do
      v_19233 <- evaluateAddress v_2883;
      v_19234 <- getRegister cf;
      v_19235 <- eval (eq v_19234 (expression.bv_nat 1 1));
      v_19236 <- eval (mux v_19235 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19237 <- load v_19233 8;
      v_19238 <- eval (concat v_19236 v_19237);
      v_19239 <- eval (handleImmediateWithSignExtend v_2884 8 8);
      v_19240 <- eval (bv_and v_19239 (expression.bv_nat 8 63));
      v_19241 <- eval (concat (expression.bv_nat 57 0) v_19240);
      v_19242 <- eval (urem v_19241 (expression.bv_nat 65 65));
      v_19243 <- eval (uvalueMInt v_19242);
      v_19244 <- eval (rorHelper v_19238 v_19243 0);
      v_19245 <- eval (extract v_19244 1 65);
      store v_19233 v_19245 8;
      v_19247 <- eval (extract v_19244 0 1);
      v_19248 <- eval (extract v_19242 57 65);
      v_19249 <- eval (eq v_19248 (expression.bv_nat 8 1));
      v_19250 <- eval (extract v_19244 1 2);
      v_19251 <- eval (eq v_19250 (expression.bv_nat 1 1));
      v_19252 <- eval (extract v_19244 2 3);
      v_19253 <- eval (eq v_19252 (expression.bv_nat 1 1));
      v_19254 <- eval (eq v_19251 v_19253);
      v_19255 <- eval (notBool_ v_19254);
      v_19256 <- eval (bit_and v_19249 v_19255);
      v_19257 <- eval (notBool_ v_19249);
      v_19258 <- eval (eq v_19248 (expression.bv_nat 8 0));
      v_19259 <- eval (notBool_ v_19258);
      v_19260 <- eval (bit_and v_19259 undef);
      v_19261 <- eval (notBool_ v_19259);
      v_19262 <- getRegister of;
      v_19263 <- eval (eq v_19262 (expression.bv_nat 1 1));
      v_19264 <- eval (bit_and v_19261 v_19263);
      v_19265 <- eval (bit_or v_19260 v_19264);
      v_19266 <- eval (bit_and v_19257 v_19265);
      v_19267 <- eval (bit_or v_19256 v_19266);
      v_19268 <- eval (mux v_19267 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19268;
      setRegister cf v_19247;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2883 : Mem) => do
      v_19271 <- evaluateAddress v_2883;
      v_19272 <- getRegister cf;
      v_19273 <- eval (eq v_19272 (expression.bv_nat 1 1));
      v_19274 <- eval (mux v_19273 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19275 <- load v_19271 8;
      v_19276 <- eval (concat v_19274 v_19275);
      v_19277 <- eval (lshr v_19276 1);
      v_19278 <- eval (bitwidthMInt v_19276);
      v_19279 <- eval (sub v_19278 1);
      v_19280 <- eval (extract v_19276 v_19279 v_19278);
      v_19281 <- eval (mi v_19279 0);
      v_19282 <- eval (concat v_19280 v_19281);
      v_19283 <- eval (add v_19277 v_19282);
      v_19284 <- eval (extract v_19283 1 65);
      store v_19271 v_19284 8;
      v_19286 <- eval (extract v_19283 0 1);
      v_19287 <- eval (extract v_19283 1 2);
      v_19288 <- eval (eq v_19287 (expression.bv_nat 1 1));
      v_19289 <- eval (extract v_19283 2 3);
      v_19290 <- eval (eq v_19289 (expression.bv_nat 1 1));
      v_19291 <- eval (eq v_19288 v_19290);
      v_19292 <- eval (notBool_ v_19291);
      v_19293 <- eval (mux v_19292 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19293;
      setRegister cf v_19286;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2891 : Mem) => do
      v_19373 <- evaluateAddress v_2891;
      v_19374 <- getRegister cf;
      v_19375 <- eval (eq v_19374 (expression.bv_nat 1 1));
      v_19376 <- eval (mux v_19375 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19377 <- load v_19373 8;
      v_19378 <- eval (concat v_19376 v_19377);
      v_19379 <- eval (lshr v_19378 1);
      v_19380 <- eval (bitwidthMInt v_19378);
      v_19381 <- eval (sub v_19380 1);
      v_19382 <- eval (extract v_19378 v_19381 v_19380);
      v_19383 <- eval (mi v_19381 0);
      v_19384 <- eval (concat v_19382 v_19383);
      v_19385 <- eval (add v_19379 v_19384);
      v_19386 <- eval (extract v_19385 1 65);
      store v_19373 v_19386 8;
      v_19388 <- eval (extract v_19385 0 1);
      v_19389 <- eval (extract v_19385 1 2);
      v_19390 <- eval (eq v_19389 (expression.bv_nat 1 1));
      v_19391 <- eval (extract v_19385 2 3);
      v_19392 <- eval (eq v_19391 (expression.bv_nat 1 1));
      v_19393 <- eval (eq v_19390 v_19392);
      v_19394 <- eval (notBool_ v_19393);
      v_19395 <- eval (mux v_19394 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19395;
      setRegister cf v_19388;
      pure ()
    pat_end
def rcrw1 : instruction :=
  definst "rcrw" $ do
    pattern fun cl (v_2938 : reg (bv 16)) => do
      v_8193 <- getRegister cf;
      v_8194 <- eval (eq v_8193 (expression.bv_nat 1 1));
      v_8195 <- eval (mux v_8194 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8196 <- getRegister v_2938;
      v_8197 <- eval (concat v_8195 v_8196);
      v_8198 <- getRegister rcx;
      v_8199 <- eval (extract v_8198 56 64);
      v_8200 <- eval (bv_and v_8199 (expression.bv_nat 8 31));
      v_8201 <- eval (concat (expression.bv_nat 9 0) v_8200);
      v_8202 <- eval (urem v_8201 (expression.bv_nat 17 17));
      v_8203 <- eval (uvalueMInt v_8202);
      v_8204 <- eval (rorHelper v_8197 v_8203 0);
      v_8205 <- eval (extract v_8204 0 1);
      v_8206 <- eval (extract v_8202 9 17);
      v_8207 <- eval (eq v_8206 (expression.bv_nat 8 1));
      v_8208 <- eval (extract v_8204 1 2);
      v_8209 <- eval (eq v_8208 (expression.bv_nat 1 1));
      v_8210 <- eval (extract v_8204 2 3);
      v_8211 <- eval (eq v_8210 (expression.bv_nat 1 1));
      v_8212 <- eval (eq v_8209 v_8211);
      v_8213 <- eval (notBool_ v_8212);
      v_8214 <- eval (bit_and v_8207 v_8213);
      v_8215 <- eval (notBool_ v_8207);
      v_8216 <- eval (eq v_8206 (expression.bv_nat 8 0));
      v_8217 <- eval (notBool_ v_8216);
      v_8218 <- eval (bit_and v_8217 undef);
      v_8219 <- eval (notBool_ v_8217);
      v_8220 <- getRegister of;
      v_8221 <- eval (eq v_8220 (expression.bv_nat 1 1));
      v_8222 <- eval (bit_and v_8219 v_8221);
      v_8223 <- eval (bit_or v_8218 v_8222);
      v_8224 <- eval (bit_and v_8215 v_8223);
      v_8225 <- eval (bit_or v_8214 v_8224);
      v_8226 <- eval (mux v_8225 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8227 <- eval (extract v_8204 1 17);
      setRegister (lhs.of_reg v_2938) v_8227;
      setRegister of v_8226;
      setRegister cf v_8205;
      pure ()
    pat_end;
    pattern fun (v_2939 : imm int) (v_2943 : reg (bv 16)) => do
      v_8231 <- getRegister cf;
      v_8232 <- eval (eq v_8231 (expression.bv_nat 1 1));
      v_8233 <- eval (mux v_8232 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8234 <- getRegister v_2943;
      v_8235 <- eval (concat v_8233 v_8234);
      v_8236 <- eval (handleImmediateWithSignExtend v_2939 8 8);
      v_8237 <- eval (bv_and v_8236 (expression.bv_nat 8 31));
      v_8238 <- eval (concat (expression.bv_nat 9 0) v_8237);
      v_8239 <- eval (urem v_8238 (expression.bv_nat 17 17));
      v_8240 <- eval (uvalueMInt v_8239);
      v_8241 <- eval (rorHelper v_8235 v_8240 0);
      v_8242 <- eval (extract v_8241 0 1);
      v_8243 <- eval (extract v_8239 9 17);
      v_8244 <- eval (eq v_8243 (expression.bv_nat 8 1));
      v_8245 <- eval (extract v_8241 1 2);
      v_8246 <- eval (eq v_8245 (expression.bv_nat 1 1));
      v_8247 <- eval (extract v_8241 2 3);
      v_8248 <- eval (eq v_8247 (expression.bv_nat 1 1));
      v_8249 <- eval (eq v_8246 v_8248);
      v_8250 <- eval (notBool_ v_8249);
      v_8251 <- eval (bit_and v_8244 v_8250);
      v_8252 <- eval (notBool_ v_8244);
      v_8253 <- eval (eq v_8243 (expression.bv_nat 8 0));
      v_8254 <- eval (notBool_ v_8253);
      v_8255 <- eval (bit_and v_8254 undef);
      v_8256 <- eval (notBool_ v_8254);
      v_8257 <- getRegister of;
      v_8258 <- eval (eq v_8257 (expression.bv_nat 1 1));
      v_8259 <- eval (bit_and v_8256 v_8258);
      v_8260 <- eval (bit_or v_8255 v_8259);
      v_8261 <- eval (bit_and v_8252 v_8260);
      v_8262 <- eval (bit_or v_8251 v_8261);
      v_8263 <- eval (mux v_8262 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8264 <- eval (extract v_8241 1 17);
      setRegister (lhs.of_reg v_2943) v_8264;
      setRegister of v_8263;
      setRegister cf v_8242;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2951 : reg (bv 16)) => do
      v_8272 <- getRegister cf;
      v_8273 <- eval (eq v_8272 (expression.bv_nat 1 1));
      v_8274 <- eval (mux v_8273 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8275 <- getRegister v_2951;
      v_8276 <- eval (concat v_8274 v_8275);
      v_8277 <- eval (lshr v_8276 1);
      v_8278 <- eval (bitwidthMInt v_8276);
      v_8279 <- eval (sub v_8278 1);
      v_8280 <- eval (extract v_8276 v_8279 v_8278);
      v_8281 <- eval (mi v_8279 0);
      v_8282 <- eval (concat v_8280 v_8281);
      v_8283 <- eval (add v_8277 v_8282);
      v_8284 <- eval (extract v_8283 0 1);
      v_8285 <- eval (extract v_8283 1 2);
      v_8286 <- eval (eq v_8285 (expression.bv_nat 1 1));
      v_8287 <- eval (extract v_8283 2 3);
      v_8288 <- eval (eq v_8287 (expression.bv_nat 1 1));
      v_8289 <- eval (eq v_8286 v_8288);
      v_8290 <- eval (notBool_ v_8289);
      v_8291 <- eval (mux v_8290 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8292 <- eval (extract v_8283 1 17);
      setRegister (lhs.of_reg v_2951) v_8292;
      setRegister of v_8291;
      setRegister cf v_8284;
      pure ()
    pat_end;
    pattern fun cl (v_2916 : Mem) => do
      v_19398 <- evaluateAddress v_2916;
      v_19399 <- getRegister cf;
      v_19400 <- eval (eq v_19399 (expression.bv_nat 1 1));
      v_19401 <- eval (mux v_19400 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19402 <- load v_19398 2;
      v_19403 <- eval (concat v_19401 v_19402);
      v_19404 <- getRegister rcx;
      v_19405 <- eval (extract v_19404 56 64);
      v_19406 <- eval (bv_and v_19405 (expression.bv_nat 8 31));
      v_19407 <- eval (concat (expression.bv_nat 9 0) v_19406);
      v_19408 <- eval (urem v_19407 (expression.bv_nat 17 17));
      v_19409 <- eval (uvalueMInt v_19408);
      v_19410 <- eval (rorHelper v_19403 v_19409 0);
      v_19411 <- eval (extract v_19410 1 17);
      store v_19398 v_19411 2;
      v_19413 <- eval (extract v_19410 0 1);
      v_19414 <- eval (extract v_19408 9 17);
      v_19415 <- eval (eq v_19414 (expression.bv_nat 8 1));
      v_19416 <- eval (extract v_19410 1 2);
      v_19417 <- eval (eq v_19416 (expression.bv_nat 1 1));
      v_19418 <- eval (extract v_19410 2 3);
      v_19419 <- eval (eq v_19418 (expression.bv_nat 1 1));
      v_19420 <- eval (eq v_19417 v_19419);
      v_19421 <- eval (notBool_ v_19420);
      v_19422 <- eval (bit_and v_19415 v_19421);
      v_19423 <- eval (notBool_ v_19415);
      v_19424 <- eval (eq v_19414 (expression.bv_nat 8 0));
      v_19425 <- eval (notBool_ v_19424);
      v_19426 <- eval (bit_and v_19425 undef);
      v_19427 <- eval (notBool_ v_19425);
      v_19428 <- getRegister of;
      v_19429 <- eval (eq v_19428 (expression.bv_nat 1 1));
      v_19430 <- eval (bit_and v_19427 v_19429);
      v_19431 <- eval (bit_or v_19426 v_19430);
      v_19432 <- eval (bit_and v_19423 v_19431);
      v_19433 <- eval (bit_or v_19422 v_19432);
      v_19434 <- eval (mux v_19433 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19434;
      setRegister cf v_19413;
      pure ()
    pat_end;
    pattern fun (v_2925 : imm int) (v_2924 : Mem) => do
      v_19437 <- evaluateAddress v_2924;
      v_19438 <- getRegister cf;
      v_19439 <- eval (eq v_19438 (expression.bv_nat 1 1));
      v_19440 <- eval (mux v_19439 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19441 <- load v_19437 2;
      v_19442 <- eval (concat v_19440 v_19441);
      v_19443 <- eval (handleImmediateWithSignExtend v_2925 8 8);
      v_19444 <- eval (bv_and v_19443 (expression.bv_nat 8 31));
      v_19445 <- eval (concat (expression.bv_nat 9 0) v_19444);
      v_19446 <- eval (urem v_19445 (expression.bv_nat 17 17));
      v_19447 <- eval (uvalueMInt v_19446);
      v_19448 <- eval (rorHelper v_19442 v_19447 0);
      v_19449 <- eval (extract v_19448 1 17);
      store v_19437 v_19449 2;
      v_19451 <- eval (extract v_19448 0 1);
      v_19452 <- eval (extract v_19446 9 17);
      v_19453 <- eval (eq v_19452 (expression.bv_nat 8 1));
      v_19454 <- eval (extract v_19448 1 2);
      v_19455 <- eval (eq v_19454 (expression.bv_nat 1 1));
      v_19456 <- eval (extract v_19448 2 3);
      v_19457 <- eval (eq v_19456 (expression.bv_nat 1 1));
      v_19458 <- eval (eq v_19455 v_19457);
      v_19459 <- eval (notBool_ v_19458);
      v_19460 <- eval (bit_and v_19453 v_19459);
      v_19461 <- eval (notBool_ v_19453);
      v_19462 <- eval (eq v_19452 (expression.bv_nat 8 0));
      v_19463 <- eval (notBool_ v_19462);
      v_19464 <- eval (bit_and v_19463 undef);
      v_19465 <- eval (notBool_ v_19463);
      v_19466 <- getRegister of;
      v_19467 <- eval (eq v_19466 (expression.bv_nat 1 1));
      v_19468 <- eval (bit_and v_19465 v_19467);
      v_19469 <- eval (bit_or v_19464 v_19468);
      v_19470 <- eval (bit_and v_19461 v_19469);
      v_19471 <- eval (bit_or v_19460 v_19470);
      v_19472 <- eval (mux v_19471 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19472;
      setRegister cf v_19451;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2924 : Mem) => do
      v_19475 <- evaluateAddress v_2924;
      v_19476 <- getRegister cf;
      v_19477 <- eval (eq v_19476 (expression.bv_nat 1 1));
      v_19478 <- eval (mux v_19477 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19479 <- load v_19475 2;
      v_19480 <- eval (concat v_19478 v_19479);
      v_19481 <- eval (lshr v_19480 1);
      v_19482 <- eval (bitwidthMInt v_19480);
      v_19483 <- eval (sub v_19482 1);
      v_19484 <- eval (extract v_19480 v_19483 v_19482);
      v_19485 <- eval (mi v_19483 0);
      v_19486 <- eval (concat v_19484 v_19485);
      v_19487 <- eval (add v_19481 v_19486);
      v_19488 <- eval (extract v_19487 1 17);
      store v_19475 v_19488 2;
      v_19490 <- eval (extract v_19487 0 1);
      v_19491 <- eval (extract v_19487 1 2);
      v_19492 <- eval (eq v_19491 (expression.bv_nat 1 1));
      v_19493 <- eval (extract v_19487 2 3);
      v_19494 <- eval (eq v_19493 (expression.bv_nat 1 1));
      v_19495 <- eval (eq v_19492 v_19494);
      v_19496 <- eval (notBool_ v_19495);
      v_19497 <- eval (mux v_19496 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19497;
      setRegister cf v_19490;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2932 : Mem) => do
      v_19579 <- evaluateAddress v_2932;
      v_19580 <- getRegister cf;
      v_19581 <- eval (eq v_19580 (expression.bv_nat 1 1));
      v_19582 <- eval (mux v_19581 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19583 <- load v_19579 2;
      v_19584 <- eval (concat v_19582 v_19583);
      v_19585 <- eval (lshr v_19584 1);
      v_19586 <- eval (bitwidthMInt v_19584);
      v_19587 <- eval (sub v_19586 1);
      v_19588 <- eval (extract v_19584 v_19587 v_19586);
      v_19589 <- eval (mi v_19587 0);
      v_19590 <- eval (concat v_19588 v_19589);
      v_19591 <- eval (add v_19585 v_19590);
      v_19592 <- eval (extract v_19591 1 17);
      store v_19579 v_19592 2;
      v_19594 <- eval (extract v_19591 0 1);
      v_19595 <- eval (extract v_19591 1 2);
      v_19596 <- eval (eq v_19595 (expression.bv_nat 1 1));
      v_19597 <- eval (extract v_19591 2 3);
      v_19598 <- eval (eq v_19597 (expression.bv_nat 1 1));
      v_19599 <- eval (eq v_19596 v_19598);
      v_19600 <- eval (notBool_ v_19599);
      v_19601 <- eval (mux v_19600 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19601;
      setRegister cf v_19594;
      pure ()
    pat_end
def rolb1 : instruction :=
  definst "rolb" $ do
    pattern fun cl (v_2971 : reg (bv 8)) => do
      v_8388 <- getRegister rcx;
      v_8389 <- eval (extract v_8388 56 64);
      v_8390 <- eval (bv_and v_8389 (expression.bv_nat 8 31));
      v_8391 <- eval (eq v_8390 (expression.bv_nat 8 0));
      v_8392 <- eval (notBool_ v_8391);
      v_8393 <- getRegister v_2971;
      v_8394 <- eval (uvalueMInt v_8390);
      v_8395 <- eval (rolHelper v_8393 v_8394 0);
      v_8396 <- eval (extract v_8395 7 8);
      v_8397 <- eval (eq v_8396 (expression.bv_nat 1 1));
      v_8398 <- eval (bit_and v_8392 v_8397);
      v_8399 <- eval (notBool_ v_8392);
      v_8400 <- getRegister cf;
      v_8401 <- eval (eq v_8400 (expression.bv_nat 1 1));
      v_8402 <- eval (bit_and v_8399 v_8401);
      v_8403 <- eval (bit_or v_8398 v_8402);
      v_8404 <- eval (mux v_8403 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8405 <- eval (eq v_8390 (expression.bv_nat 8 1));
      v_8406 <- eval (extract v_8395 0 1);
      v_8407 <- eval (eq v_8406 (expression.bv_nat 1 1));
      v_8408 <- eval (eq v_8407 v_8397);
      v_8409 <- eval (notBool_ v_8408);
      v_8410 <- eval (bit_and v_8405 v_8409);
      v_8411 <- eval (notBool_ v_8405);
      v_8412 <- eval (bit_and v_8392 undef);
      v_8413 <- getRegister of;
      v_8414 <- eval (eq v_8413 (expression.bv_nat 1 1));
      v_8415 <- eval (bit_and v_8399 v_8414);
      v_8416 <- eval (bit_or v_8412 v_8415);
      v_8417 <- eval (bit_and v_8411 v_8416);
      v_8418 <- eval (bit_or v_8410 v_8417);
      v_8419 <- eval (mux v_8418 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2971) v_8395;
      setRegister of v_8419;
      setRegister cf v_8404;
      pure ()
    pat_end;
    pattern fun (v_2981 : imm int) (v_2980 : reg (bv 8)) => do
      v_8499 <- eval (handleImmediateWithSignExtend v_2981 8 8);
      v_8500 <- eval (bv_and v_8499 (expression.bv_nat 8 31));
      v_8501 <- eval (eq v_8500 (expression.bv_nat 8 0));
      v_8502 <- eval (notBool_ v_8501);
      v_8503 <- getRegister v_2980;
      v_8504 <- eval (uvalueMInt v_8500);
      v_8505 <- eval (rolHelper v_8503 v_8504 0);
      v_8506 <- eval (extract v_8505 7 8);
      v_8507 <- eval (eq v_8506 (expression.bv_nat 1 1));
      v_8508 <- eval (bit_and v_8502 v_8507);
      v_8509 <- eval (notBool_ v_8502);
      v_8510 <- getRegister cf;
      v_8511 <- eval (eq v_8510 (expression.bv_nat 1 1));
      v_8512 <- eval (bit_and v_8509 v_8511);
      v_8513 <- eval (bit_or v_8508 v_8512);
      v_8514 <- eval (mux v_8513 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8515 <- eval (eq v_8500 (expression.bv_nat 8 1));
      v_8516 <- eval (extract v_8505 0 1);
      v_8517 <- eval (eq v_8516 (expression.bv_nat 1 1));
      v_8518 <- eval (eq v_8517 v_8507);
      v_8519 <- eval (notBool_ v_8518);
      v_8520 <- eval (bit_and v_8515 v_8519);
      v_8521 <- eval (notBool_ v_8515);
      v_8522 <- eval (bit_and v_8502 undef);
      v_8523 <- getRegister of;
      v_8524 <- eval (eq v_8523 (expression.bv_nat 1 1));
      v_8525 <- eval (bit_and v_8509 v_8524);
      v_8526 <- eval (bit_or v_8522 v_8525);
      v_8527 <- eval (bit_and v_8521 v_8526);
      v_8528 <- eval (bit_or v_8520 v_8527);
      v_8529 <- eval (mux v_8528 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2980) v_8505;
      setRegister of v_8529;
      setRegister cf v_8514;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2989 : reg (bv 8)) => do
      v_8611 <- getRegister v_2989;
      v_8612 <- eval (shl v_8611 1);
      v_8613 <- eval (bitwidthMInt v_8611);
      v_8614 <- eval (extract v_8612 0 v_8613);
      v_8615 <- eval (sub v_8613 1);
      v_8616 <- eval (mi v_8615 0);
      v_8617 <- eval (extract v_8611 0 1);
      v_8618 <- eval (concat v_8616 v_8617);
      v_8619 <- eval (add v_8614 v_8618);
      v_8620 <- eval (extract v_8619 7 8);
      v_8621 <- eval (extract v_8619 0 1);
      v_8622 <- eval (eq v_8621 (expression.bv_nat 1 1));
      v_8623 <- eval (eq v_8620 (expression.bv_nat 1 1));
      v_8624 <- eval (eq v_8622 v_8623);
      v_8625 <- eval (notBool_ v_8624);
      v_8626 <- eval (mux v_8625 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2989) v_8619;
      setRegister of v_8626;
      setRegister cf v_8620;
      pure ()
    pat_end;
    pattern fun cl (v_2993 : reg (bv 8)) => do
      v_8630 <- getRegister rcx;
      v_8631 <- eval (extract v_8630 56 64);
      v_8632 <- eval (bv_and v_8631 (expression.bv_nat 8 31));
      v_8633 <- eval (eq v_8632 (expression.bv_nat 8 0));
      v_8634 <- eval (notBool_ v_8633);
      v_8635 <- getRegister v_2993;
      v_8636 <- eval (uvalueMInt v_8632);
      v_8637 <- eval (rolHelper v_8635 v_8636 0);
      v_8638 <- eval (extract v_8637 7 8);
      v_8639 <- eval (eq v_8638 (expression.bv_nat 1 1));
      v_8640 <- eval (bit_and v_8634 v_8639);
      v_8641 <- eval (notBool_ v_8634);
      v_8642 <- getRegister cf;
      v_8643 <- eval (eq v_8642 (expression.bv_nat 1 1));
      v_8644 <- eval (bit_and v_8641 v_8643);
      v_8645 <- eval (bit_or v_8640 v_8644);
      v_8646 <- eval (mux v_8645 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8647 <- eval (eq v_8632 (expression.bv_nat 8 1));
      v_8648 <- eval (extract v_8637 0 1);
      v_8649 <- eval (eq v_8648 (expression.bv_nat 1 1));
      v_8650 <- eval (eq v_8649 v_8639);
      v_8651 <- eval (notBool_ v_8650);
      v_8652 <- eval (bit_and v_8647 v_8651);
      v_8653 <- eval (notBool_ v_8647);
      v_8654 <- eval (bit_and v_8634 undef);
      v_8655 <- getRegister of;
      v_8656 <- eval (eq v_8655 (expression.bv_nat 1 1));
      v_8657 <- eval (bit_and v_8641 v_8656);
      v_8658 <- eval (bit_or v_8654 v_8657);
      v_8659 <- eval (bit_and v_8653 v_8658);
      v_8660 <- eval (bit_or v_8652 v_8659);
      v_8661 <- eval (mux v_8660 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2993) v_8637;
      setRegister of v_8661;
      setRegister cf v_8646;
      pure ()
    pat_end;
    pattern fun (v_3002 : imm int) (v_3001 : reg (bv 8)) => do
      v_8744 <- eval (handleImmediateWithSignExtend v_3002 8 8);
      v_8745 <- eval (bv_and v_8744 (expression.bv_nat 8 31));
      v_8746 <- eval (eq v_8745 (expression.bv_nat 8 0));
      v_8747 <- eval (notBool_ v_8746);
      v_8748 <- getRegister v_3001;
      v_8749 <- eval (uvalueMInt v_8745);
      v_8750 <- eval (rolHelper v_8748 v_8749 0);
      v_8751 <- eval (extract v_8750 7 8);
      v_8752 <- eval (eq v_8751 (expression.bv_nat 1 1));
      v_8753 <- eval (bit_and v_8747 v_8752);
      v_8754 <- eval (notBool_ v_8747);
      v_8755 <- getRegister cf;
      v_8756 <- eval (eq v_8755 (expression.bv_nat 1 1));
      v_8757 <- eval (bit_and v_8754 v_8756);
      v_8758 <- eval (bit_or v_8753 v_8757);
      v_8759 <- eval (mux v_8758 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8760 <- eval (eq v_8745 (expression.bv_nat 8 1));
      v_8761 <- eval (extract v_8750 0 1);
      v_8762 <- eval (eq v_8761 (expression.bv_nat 1 1));
      v_8763 <- eval (eq v_8762 v_8752);
      v_8764 <- eval (notBool_ v_8763);
      v_8765 <- eval (bit_and v_8760 v_8764);
      v_8766 <- eval (notBool_ v_8760);
      v_8767 <- eval (bit_and v_8747 undef);
      v_8768 <- getRegister of;
      v_8769 <- eval (eq v_8768 (expression.bv_nat 1 1));
      v_8770 <- eval (bit_and v_8754 v_8769);
      v_8771 <- eval (bit_or v_8767 v_8770);
      v_8772 <- eval (bit_and v_8766 v_8771);
      v_8773 <- eval (bit_or v_8765 v_8772);
      v_8774 <- eval (mux v_8773 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3001) v_8750;
      setRegister of v_8774;
      setRegister cf v_8759;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3010 : reg (bv 8)) => do
      v_8782 <- getRegister v_3010;
      v_8783 <- eval (shl v_8782 1);
      v_8784 <- eval (bitwidthMInt v_8782);
      v_8785 <- eval (extract v_8783 0 v_8784);
      v_8786 <- eval (sub v_8784 1);
      v_8787 <- eval (mi v_8786 0);
      v_8788 <- eval (extract v_8782 0 1);
      v_8789 <- eval (concat v_8787 v_8788);
      v_8790 <- eval (add v_8785 v_8789);
      v_8791 <- eval (extract v_8790 7 8);
      v_8792 <- eval (extract v_8790 0 1);
      v_8793 <- eval (eq v_8792 (expression.bv_nat 1 1));
      v_8794 <- eval (eq v_8791 (expression.bv_nat 1 1));
      v_8795 <- eval (eq v_8793 v_8794);
      v_8796 <- eval (notBool_ v_8795);
      v_8797 <- eval (mux v_8796 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3010) v_8790;
      setRegister of v_8797;
      setRegister cf v_8791;
      pure ()
    pat_end;
    pattern fun cl (v_2952 : Mem) => do
      v_19681 <- evaluateAddress v_2952;
      v_19682 <- load v_19681 1;
      v_19683 <- getRegister rcx;
      v_19684 <- eval (extract v_19683 56 64);
      v_19685 <- eval (bv_and v_19684 (expression.bv_nat 8 31));
      v_19686 <- eval (uvalueMInt v_19685);
      v_19687 <- eval (rolHelper v_19682 v_19686 0);
      store v_19681 v_19687 1;
      v_19689 <- eval (eq v_19685 (expression.bv_nat 8 0));
      v_19690 <- eval (notBool_ v_19689);
      v_19691 <- eval (extract v_19687 7 8);
      v_19692 <- eval (eq v_19691 (expression.bv_nat 1 1));
      v_19693 <- eval (bit_and v_19690 v_19692);
      v_19694 <- eval (notBool_ v_19690);
      v_19695 <- getRegister cf;
      v_19696 <- eval (eq v_19695 (expression.bv_nat 1 1));
      v_19697 <- eval (bit_and v_19694 v_19696);
      v_19698 <- eval (bit_or v_19693 v_19697);
      v_19699 <- eval (mux v_19698 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19700 <- eval (eq v_19685 (expression.bv_nat 8 1));
      v_19701 <- eval (extract v_19687 0 1);
      v_19702 <- eval (eq v_19701 (expression.bv_nat 1 1));
      v_19703 <- eval (eq v_19702 v_19692);
      v_19704 <- eval (notBool_ v_19703);
      v_19705 <- eval (bit_and v_19700 v_19704);
      v_19706 <- eval (notBool_ v_19700);
      v_19707 <- eval (bit_and v_19690 undef);
      v_19708 <- getRegister of;
      v_19709 <- eval (eq v_19708 (expression.bv_nat 1 1));
      v_19710 <- eval (bit_and v_19694 v_19709);
      v_19711 <- eval (bit_or v_19707 v_19710);
      v_19712 <- eval (bit_and v_19706 v_19711);
      v_19713 <- eval (bit_or v_19705 v_19712);
      v_19714 <- eval (mux v_19713 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19714;
      setRegister cf v_19699;
      pure ()
    pat_end;
    pattern fun (v_2961 : imm int) (v_2960 : Mem) => do
      v_19717 <- evaluateAddress v_2960;
      v_19718 <- load v_19717 1;
      v_19719 <- eval (handleImmediateWithSignExtend v_2961 8 8);
      v_19720 <- eval (bv_and v_19719 (expression.bv_nat 8 31));
      v_19721 <- eval (uvalueMInt v_19720);
      v_19722 <- eval (rolHelper v_19718 v_19721 0);
      store v_19717 v_19722 1;
      v_19724 <- eval (eq v_19720 (expression.bv_nat 8 0));
      v_19725 <- eval (notBool_ v_19724);
      v_19726 <- eval (extract v_19722 7 8);
      v_19727 <- eval (eq v_19726 (expression.bv_nat 1 1));
      v_19728 <- eval (bit_and v_19725 v_19727);
      v_19729 <- eval (notBool_ v_19725);
      v_19730 <- getRegister cf;
      v_19731 <- eval (eq v_19730 (expression.bv_nat 1 1));
      v_19732 <- eval (bit_and v_19729 v_19731);
      v_19733 <- eval (bit_or v_19728 v_19732);
      v_19734 <- eval (mux v_19733 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19735 <- eval (eq v_19720 (expression.bv_nat 8 1));
      v_19736 <- eval (extract v_19722 0 1);
      v_19737 <- eval (eq v_19736 (expression.bv_nat 1 1));
      v_19738 <- eval (eq v_19737 v_19727);
      v_19739 <- eval (notBool_ v_19738);
      v_19740 <- eval (bit_and v_19735 v_19739);
      v_19741 <- eval (notBool_ v_19735);
      v_19742 <- eval (bit_and v_19725 undef);
      v_19743 <- getRegister of;
      v_19744 <- eval (eq v_19743 (expression.bv_nat 1 1));
      v_19745 <- eval (bit_and v_19729 v_19744);
      v_19746 <- eval (bit_or v_19742 v_19745);
      v_19747 <- eval (bit_and v_19741 v_19746);
      v_19748 <- eval (bit_or v_19740 v_19747);
      v_19749 <- eval (mux v_19748 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19749;
      setRegister cf v_19734;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2960 : Mem) => do
      v_19752 <- evaluateAddress v_2960;
      v_19753 <- load v_19752 1;
      v_19754 <- eval (shl v_19753 1);
      v_19755 <- eval (bitwidthMInt v_19753);
      v_19756 <- eval (extract v_19754 0 v_19755);
      v_19757 <- eval (sub v_19755 1);
      v_19758 <- eval (mi v_19757 0);
      v_19759 <- eval (extract v_19753 0 1);
      v_19760 <- eval (concat v_19758 v_19759);
      v_19761 <- eval (add v_19756 v_19760);
      store v_19752 v_19761 1;
      v_19763 <- eval (extract v_19761 7 8);
      v_19764 <- eval (extract v_19761 0 1);
      v_19765 <- eval (eq v_19764 (expression.bv_nat 1 1));
      v_19766 <- eval (eq v_19763 (expression.bv_nat 1 1));
      v_19767 <- eval (eq v_19765 v_19766);
      v_19768 <- eval (notBool_ v_19767);
      v_19769 <- eval (mux v_19768 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19769;
      setRegister cf v_19763;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2960 : Mem) => do
      v_19772 <- evaluateAddress v_2960;
      v_19773 <- load v_19772 1;
      v_19774 <- eval (shl v_19773 1);
      v_19775 <- eval (bitwidthMInt v_19773);
      v_19776 <- eval (extract v_19774 0 v_19775);
      v_19777 <- eval (sub v_19775 1);
      v_19778 <- eval (mi v_19777 0);
      v_19779 <- eval (extract v_19773 0 1);
      v_19780 <- eval (concat v_19778 v_19779);
      v_19781 <- eval (add v_19776 v_19780);
      store v_19772 v_19781 1;
      v_19783 <- eval (extract v_19781 7 8);
      v_19784 <- eval (eq v_19783 (expression.bv_nat 1 1));
      v_19785 <- eval (mux v_19784 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19786 <- eval (extract v_19781 0 1);
      v_19787 <- eval (eq v_19786 (expression.bv_nat 1 1));
      v_19788 <- eval (eq v_19787 v_19784);
      v_19789 <- eval (notBool_ v_19788);
      v_19790 <- eval (mux v_19789 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19790;
      setRegister cf v_19785;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2964 : Mem) => do
      v_19793 <- evaluateAddress v_2964;
      v_19794 <- load v_19793 1;
      v_19795 <- eval (shl v_19794 1);
      v_19796 <- eval (bitwidthMInt v_19794);
      v_19797 <- eval (extract v_19795 0 v_19796);
      v_19798 <- eval (sub v_19796 1);
      v_19799 <- eval (mi v_19798 0);
      v_19800 <- eval (extract v_19794 0 1);
      v_19801 <- eval (concat v_19799 v_19800);
      v_19802 <- eval (add v_19797 v_19801);
      store v_19793 v_19802 1;
      v_19804 <- eval (extract v_19802 7 8);
      v_19805 <- eval (eq v_19804 (expression.bv_nat 1 1));
      v_19806 <- eval (mux v_19805 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19807 <- eval (extract v_19802 0 1);
      v_19808 <- eval (eq v_19807 (expression.bv_nat 1 1));
      v_19809 <- eval (eq v_19808 v_19805);
      v_19810 <- eval (notBool_ v_19809);
      v_19811 <- eval (mux v_19810 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19811;
      setRegister cf v_19806;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2964 : Mem) => do
      v_19814 <- evaluateAddress v_2964;
      v_19815 <- load v_19814 1;
      v_19816 <- eval (shl v_19815 1);
      v_19817 <- eval (bitwidthMInt v_19815);
      v_19818 <- eval (extract v_19816 0 v_19817);
      v_19819 <- eval (sub v_19817 1);
      v_19820 <- eval (mi v_19819 0);
      v_19821 <- eval (extract v_19815 0 1);
      v_19822 <- eval (concat v_19820 v_19821);
      v_19823 <- eval (add v_19818 v_19822);
      store v_19814 v_19823 1;
      v_19825 <- eval (extract v_19823 7 8);
      v_19826 <- eval (extract v_19823 0 1);
      v_19827 <- eval (eq v_19826 (expression.bv_nat 1 1));
      v_19828 <- eval (eq v_19825 (expression.bv_nat 1 1));
      v_19829 <- eval (eq v_19827 v_19828);
      v_19830 <- eval (notBool_ v_19829);
      v_19831 <- eval (mux v_19830 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19831;
      setRegister cf v_19825;
      pure ()
    pat_end
def roll1 : instruction :=
  definst "roll" $ do
    pattern fun cl (v_3036 : reg (bv 32)) => do
      v_8899 <- getRegister rcx;
      v_8900 <- eval (extract v_8899 56 64);
      v_8901 <- eval (bv_and v_8900 (expression.bv_nat 8 31));
      v_8902 <- eval (eq v_8901 (expression.bv_nat 8 0));
      v_8903 <- eval (notBool_ v_8902);
      v_8904 <- getRegister v_3036;
      v_8905 <- eval (concat (expression.bv_nat 24 0) v_8901);
      v_8906 <- eval (uvalueMInt v_8905);
      v_8907 <- eval (rolHelper v_8904 v_8906 0);
      v_8908 <- eval (extract v_8907 31 32);
      v_8909 <- eval (eq v_8908 (expression.bv_nat 1 1));
      v_8910 <- eval (bit_and v_8903 v_8909);
      v_8911 <- eval (notBool_ v_8903);
      v_8912 <- getRegister cf;
      v_8913 <- eval (eq v_8912 (expression.bv_nat 1 1));
      v_8914 <- eval (bit_and v_8911 v_8913);
      v_8915 <- eval (bit_or v_8910 v_8914);
      v_8916 <- eval (mux v_8915 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8917 <- eval (eq v_8901 (expression.bv_nat 8 1));
      v_8918 <- eval (extract v_8907 0 1);
      v_8919 <- eval (eq v_8918 (expression.bv_nat 1 1));
      v_8920 <- eval (eq v_8919 v_8909);
      v_8921 <- eval (notBool_ v_8920);
      v_8922 <- eval (bit_and v_8917 v_8921);
      v_8923 <- eval (notBool_ v_8917);
      v_8924 <- eval (bit_and v_8903 undef);
      v_8925 <- getRegister of;
      v_8926 <- eval (eq v_8925 (expression.bv_nat 1 1));
      v_8927 <- eval (bit_and v_8911 v_8926);
      v_8928 <- eval (bit_or v_8924 v_8927);
      v_8929 <- eval (bit_and v_8923 v_8928);
      v_8930 <- eval (bit_or v_8922 v_8929);
      v_8931 <- eval (mux v_8930 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3036) v_8907;
      setRegister of v_8931;
      setRegister cf v_8916;
      pure ()
    pat_end;
    pattern fun (v_3040 : imm int) (v_3041 : reg (bv 32)) => do
      v_8935 <- eval (handleImmediateWithSignExtend v_3040 8 8);
      v_8936 <- eval (bv_and v_8935 (expression.bv_nat 8 31));
      v_8937 <- eval (eq v_8936 (expression.bv_nat 8 0));
      v_8938 <- eval (notBool_ v_8937);
      v_8939 <- getRegister v_3041;
      v_8940 <- eval (concat (expression.bv_nat 24 0) v_8936);
      v_8941 <- eval (uvalueMInt v_8940);
      v_8942 <- eval (rolHelper v_8939 v_8941 0);
      v_8943 <- eval (extract v_8942 31 32);
      v_8944 <- eval (eq v_8943 (expression.bv_nat 1 1));
      v_8945 <- eval (bit_and v_8938 v_8944);
      v_8946 <- eval (notBool_ v_8938);
      v_8947 <- getRegister cf;
      v_8948 <- eval (eq v_8947 (expression.bv_nat 1 1));
      v_8949 <- eval (bit_and v_8946 v_8948);
      v_8950 <- eval (bit_or v_8945 v_8949);
      v_8951 <- eval (mux v_8950 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8952 <- eval (eq v_8936 (expression.bv_nat 8 1));
      v_8953 <- eval (extract v_8942 0 1);
      v_8954 <- eval (eq v_8953 (expression.bv_nat 1 1));
      v_8955 <- eval (eq v_8954 v_8944);
      v_8956 <- eval (notBool_ v_8955);
      v_8957 <- eval (bit_and v_8952 v_8956);
      v_8958 <- eval (notBool_ v_8952);
      v_8959 <- eval (bit_and v_8938 undef);
      v_8960 <- getRegister of;
      v_8961 <- eval (eq v_8960 (expression.bv_nat 1 1));
      v_8962 <- eval (bit_and v_8946 v_8961);
      v_8963 <- eval (bit_or v_8959 v_8962);
      v_8964 <- eval (bit_and v_8958 v_8963);
      v_8965 <- eval (bit_or v_8957 v_8964);
      v_8966 <- eval (mux v_8965 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3041) v_8942;
      setRegister of v_8966;
      setRegister cf v_8951;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3045 : reg (bv 32)) => do
      v_8970 <- getRegister v_3045;
      v_8971 <- eval (shl v_8970 1);
      v_8972 <- eval (bitwidthMInt v_8970);
      v_8973 <- eval (extract v_8971 0 v_8972);
      v_8974 <- eval (sub v_8972 1);
      v_8975 <- eval (mi v_8974 0);
      v_8976 <- eval (extract v_8970 0 1);
      v_8977 <- eval (concat v_8975 v_8976);
      v_8978 <- eval (add v_8973 v_8977);
      v_8979 <- eval (extract v_8978 31 32);
      v_8980 <- eval (extract v_8978 0 1);
      v_8981 <- eval (eq v_8980 (expression.bv_nat 1 1));
      v_8982 <- eval (eq v_8979 (expression.bv_nat 1 1));
      v_8983 <- eval (eq v_8981 v_8982);
      v_8984 <- eval (notBool_ v_8983);
      v_8985 <- eval (mux v_8984 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3045) v_8978;
      setRegister of v_8985;
      setRegister cf v_8979;
      pure ()
    pat_end;
    pattern fun cl (v_3014 : Mem) => do
      v_19911 <- evaluateAddress v_3014;
      v_19912 <- load v_19911 4;
      v_19913 <- getRegister rcx;
      v_19914 <- eval (extract v_19913 56 64);
      v_19915 <- eval (bv_and v_19914 (expression.bv_nat 8 31));
      v_19916 <- eval (concat (expression.bv_nat 24 0) v_19915);
      v_19917 <- eval (uvalueMInt v_19916);
      v_19918 <- eval (rolHelper v_19912 v_19917 0);
      store v_19911 v_19918 4;
      v_19920 <- eval (eq v_19915 (expression.bv_nat 8 0));
      v_19921 <- eval (notBool_ v_19920);
      v_19922 <- eval (extract v_19918 31 32);
      v_19923 <- eval (eq v_19922 (expression.bv_nat 1 1));
      v_19924 <- eval (bit_and v_19921 v_19923);
      v_19925 <- eval (notBool_ v_19921);
      v_19926 <- getRegister cf;
      v_19927 <- eval (eq v_19926 (expression.bv_nat 1 1));
      v_19928 <- eval (bit_and v_19925 v_19927);
      v_19929 <- eval (bit_or v_19924 v_19928);
      v_19930 <- eval (mux v_19929 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19931 <- eval (eq v_19915 (expression.bv_nat 8 1));
      v_19932 <- eval (extract v_19918 0 1);
      v_19933 <- eval (eq v_19932 (expression.bv_nat 1 1));
      v_19934 <- eval (eq v_19933 v_19923);
      v_19935 <- eval (notBool_ v_19934);
      v_19936 <- eval (bit_and v_19931 v_19935);
      v_19937 <- eval (notBool_ v_19931);
      v_19938 <- eval (bit_and v_19921 undef);
      v_19939 <- getRegister of;
      v_19940 <- eval (eq v_19939 (expression.bv_nat 1 1));
      v_19941 <- eval (bit_and v_19925 v_19940);
      v_19942 <- eval (bit_or v_19938 v_19941);
      v_19943 <- eval (bit_and v_19937 v_19942);
      v_19944 <- eval (bit_or v_19936 v_19943);
      v_19945 <- eval (mux v_19944 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19945;
      setRegister cf v_19930;
      pure ()
    pat_end;
    pattern fun (v_3018 : imm int) (v_3017 : Mem) => do
      v_19948 <- evaluateAddress v_3017;
      v_19949 <- load v_19948 4;
      v_19950 <- eval (handleImmediateWithSignExtend v_3018 8 8);
      v_19951 <- eval (bv_and v_19950 (expression.bv_nat 8 31));
      v_19952 <- eval (concat (expression.bv_nat 24 0) v_19951);
      v_19953 <- eval (uvalueMInt v_19952);
      v_19954 <- eval (rolHelper v_19949 v_19953 0);
      store v_19948 v_19954 4;
      v_19956 <- eval (eq v_19951 (expression.bv_nat 8 0));
      v_19957 <- eval (notBool_ v_19956);
      v_19958 <- eval (extract v_19954 31 32);
      v_19959 <- eval (eq v_19958 (expression.bv_nat 1 1));
      v_19960 <- eval (bit_and v_19957 v_19959);
      v_19961 <- eval (notBool_ v_19957);
      v_19962 <- getRegister cf;
      v_19963 <- eval (eq v_19962 (expression.bv_nat 1 1));
      v_19964 <- eval (bit_and v_19961 v_19963);
      v_19965 <- eval (bit_or v_19960 v_19964);
      v_19966 <- eval (mux v_19965 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19967 <- eval (eq v_19951 (expression.bv_nat 8 1));
      v_19968 <- eval (extract v_19954 0 1);
      v_19969 <- eval (eq v_19968 (expression.bv_nat 1 1));
      v_19970 <- eval (eq v_19969 v_19959);
      v_19971 <- eval (notBool_ v_19970);
      v_19972 <- eval (bit_and v_19967 v_19971);
      v_19973 <- eval (notBool_ v_19967);
      v_19974 <- eval (bit_and v_19957 undef);
      v_19975 <- getRegister of;
      v_19976 <- eval (eq v_19975 (expression.bv_nat 1 1));
      v_19977 <- eval (bit_and v_19961 v_19976);
      v_19978 <- eval (bit_or v_19974 v_19977);
      v_19979 <- eval (bit_and v_19973 v_19978);
      v_19980 <- eval (bit_or v_19972 v_19979);
      v_19981 <- eval (mux v_19980 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19981;
      setRegister cf v_19966;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3017 : Mem) => do
      v_19984 <- evaluateAddress v_3017;
      v_19985 <- load v_19984 4;
      v_19986 <- eval (shl v_19985 1);
      v_19987 <- eval (bitwidthMInt v_19985);
      v_19988 <- eval (extract v_19986 0 v_19987);
      v_19989 <- eval (sub v_19987 1);
      v_19990 <- eval (mi v_19989 0);
      v_19991 <- eval (extract v_19985 0 1);
      v_19992 <- eval (concat v_19990 v_19991);
      v_19993 <- eval (add v_19988 v_19992);
      store v_19984 v_19993 4;
      v_19995 <- eval (extract v_19993 31 32);
      v_19996 <- eval (extract v_19993 0 1);
      v_19997 <- eval (eq v_19996 (expression.bv_nat 1 1));
      v_19998 <- eval (eq v_19995 (expression.bv_nat 1 1));
      v_19999 <- eval (eq v_19997 v_19998);
      v_20000 <- eval (notBool_ v_19999);
      v_20001 <- eval (mux v_20000 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20001;
      setRegister cf v_19995;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3017 : Mem) => do
      v_20004 <- evaluateAddress v_3017;
      v_20005 <- load v_20004 4;
      v_20006 <- eval (shl v_20005 1);
      v_20007 <- eval (bitwidthMInt v_20005);
      v_20008 <- eval (extract v_20006 0 v_20007);
      v_20009 <- eval (sub v_20007 1);
      v_20010 <- eval (mi v_20009 0);
      v_20011 <- eval (extract v_20005 0 1);
      v_20012 <- eval (concat v_20010 v_20011);
      v_20013 <- eval (add v_20008 v_20012);
      store v_20004 v_20013 4;
      v_20015 <- eval (extract v_20013 31 32);
      v_20016 <- eval (eq v_20015 (expression.bv_nat 1 1));
      v_20017 <- eval (mux v_20016 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20018 <- eval (extract v_20013 0 1);
      v_20019 <- eval (eq v_20018 (expression.bv_nat 1 1));
      v_20020 <- eval (eq v_20019 v_20016);
      v_20021 <- eval (notBool_ v_20020);
      v_20022 <- eval (mux v_20021 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20022;
      setRegister cf v_20017;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3028 : Mem) => do
      v_20104 <- evaluateAddress v_3028;
      v_20105 <- load v_20104 4;
      v_20106 <- eval (shl v_20105 1);
      v_20107 <- eval (bitwidthMInt v_20105);
      v_20108 <- eval (extract v_20106 0 v_20107);
      v_20109 <- eval (sub v_20107 1);
      v_20110 <- eval (mi v_20109 0);
      v_20111 <- eval (extract v_20105 0 1);
      v_20112 <- eval (concat v_20110 v_20111);
      v_20113 <- eval (add v_20108 v_20112);
      store v_20104 v_20113 4;
      v_20115 <- eval (extract v_20113 31 32);
      v_20116 <- eval (eq v_20115 (expression.bv_nat 1 1));
      v_20117 <- eval (mux v_20116 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20118 <- eval (extract v_20113 0 1);
      v_20119 <- eval (eq v_20118 (expression.bv_nat 1 1));
      v_20120 <- eval (eq v_20119 v_20116);
      v_20121 <- eval (notBool_ v_20120);
      v_20122 <- eval (mux v_20121 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20122;
      setRegister cf v_20117;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3028 : Mem) => do
      v_20125 <- evaluateAddress v_3028;
      v_20126 <- load v_20125 4;
      v_20127 <- eval (shl v_20126 1);
      v_20128 <- eval (bitwidthMInt v_20126);
      v_20129 <- eval (extract v_20127 0 v_20128);
      v_20130 <- eval (sub v_20128 1);
      v_20131 <- eval (mi v_20130 0);
      v_20132 <- eval (extract v_20126 0 1);
      v_20133 <- eval (concat v_20131 v_20132);
      v_20134 <- eval (add v_20129 v_20133);
      store v_20125 v_20134 4;
      v_20136 <- eval (extract v_20134 31 32);
      v_20137 <- eval (extract v_20134 0 1);
      v_20138 <- eval (eq v_20137 (expression.bv_nat 1 1));
      v_20139 <- eval (eq v_20136 (expression.bv_nat 1 1));
      v_20140 <- eval (eq v_20138 v_20139);
      v_20141 <- eval (notBool_ v_20140);
      v_20142 <- eval (mux v_20141 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20142;
      setRegister cf v_20136;
      pure ()
    pat_end;
    pattern fun (v_3025 : Mem) => do
      v_21950 <- evaluateAddress v_3025;
      v_21951 <- load v_21950 4;
      v_21952 <- eval (shl v_21951 1);
      v_21953 <- eval (bitwidthMInt v_21951);
      v_21954 <- eval (extract v_21952 0 v_21953);
      v_21955 <- eval (sub v_21953 1);
      v_21956 <- eval (mi v_21955 0);
      v_21957 <- eval (extract v_21951 0 1);
      v_21958 <- eval (concat v_21956 v_21957);
      v_21959 <- eval (add v_21954 v_21958);
      store v_21950 v_21959 4;
      v_21961 <- eval (extract v_21959 31 32);
      v_21962 <- eval (eq v_21961 (expression.bv_nat 1 1));
      v_21963 <- eval (mux v_21962 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21964 <- eval (extract v_21959 0 1);
      v_21965 <- eval (eq v_21964 (expression.bv_nat 1 1));
      v_21966 <- eval (eq v_21965 v_21962);
      v_21967 <- eval (notBool_ v_21966);
      v_21968 <- eval (mux v_21967 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21968;
      setRegister cf v_21963;
      pure ()
    pat_end;
    pattern fun (v_3025 : Mem) => do
      v_21971 <- evaluateAddress v_3025;
      v_21972 <- load v_21971 4;
      v_21973 <- eval (shl v_21972 1);
      v_21974 <- eval (bitwidthMInt v_21972);
      v_21975 <- eval (extract v_21973 0 v_21974);
      v_21976 <- eval (sub v_21974 1);
      v_21977 <- eval (mi v_21976 0);
      v_21978 <- eval (extract v_21972 0 1);
      v_21979 <- eval (concat v_21977 v_21978);
      v_21980 <- eval (add v_21975 v_21979);
      store v_21971 v_21980 4;
      v_21982 <- eval (extract v_21980 31 32);
      v_21983 <- eval (extract v_21980 0 1);
      v_21984 <- eval (eq v_21983 (expression.bv_nat 1 1));
      v_21985 <- eval (eq v_21982 (expression.bv_nat 1 1));
      v_21986 <- eval (eq v_21984 v_21985);
      v_21987 <- eval (notBool_ v_21986);
      v_21988 <- eval (mux v_21987 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21988;
      setRegister cf v_21982;
      pure ()
    pat_end
def rolq1 : instruction :=
  definst "rolq" $ do
    pattern fun cl (v_3068 : reg (bv 64)) => do
      v_9079 <- getRegister rcx;
      v_9080 <- eval (extract v_9079 56 64);
      v_9081 <- eval (bv_and v_9080 (expression.bv_nat 8 63));
      v_9082 <- eval (eq v_9081 (expression.bv_nat 8 0));
      v_9083 <- eval (notBool_ v_9082);
      v_9084 <- getRegister v_3068;
      v_9085 <- eval (concat (expression.bv_nat 56 0) v_9081);
      v_9086 <- eval (uvalueMInt v_9085);
      v_9087 <- eval (rolHelper v_9084 v_9086 0);
      v_9088 <- eval (extract v_9087 63 64);
      v_9089 <- eval (eq v_9088 (expression.bv_nat 1 1));
      v_9090 <- eval (bit_and v_9083 v_9089);
      v_9091 <- eval (notBool_ v_9083);
      v_9092 <- getRegister cf;
      v_9093 <- eval (eq v_9092 (expression.bv_nat 1 1));
      v_9094 <- eval (bit_and v_9091 v_9093);
      v_9095 <- eval (bit_or v_9090 v_9094);
      v_9096 <- eval (mux v_9095 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9097 <- eval (eq v_9081 (expression.bv_nat 8 1));
      v_9098 <- eval (extract v_9087 0 1);
      v_9099 <- eval (eq v_9098 (expression.bv_nat 1 1));
      v_9100 <- eval (eq v_9099 v_9089);
      v_9101 <- eval (notBool_ v_9100);
      v_9102 <- eval (bit_and v_9097 v_9101);
      v_9103 <- eval (notBool_ v_9097);
      v_9104 <- eval (bit_and v_9083 undef);
      v_9105 <- getRegister of;
      v_9106 <- eval (eq v_9105 (expression.bv_nat 1 1));
      v_9107 <- eval (bit_and v_9091 v_9106);
      v_9108 <- eval (bit_or v_9104 v_9107);
      v_9109 <- eval (bit_and v_9103 v_9108);
      v_9110 <- eval (bit_or v_9102 v_9109);
      v_9111 <- eval (mux v_9110 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3068) v_9087;
      setRegister of v_9111;
      setRegister cf v_9096;
      pure ()
    pat_end;
    pattern fun (v_3073 : imm int) (v_3072 : reg (bv 64)) => do
      v_9115 <- eval (handleImmediateWithSignExtend v_3073 8 8);
      v_9116 <- eval (bv_and v_9115 (expression.bv_nat 8 63));
      v_9117 <- eval (eq v_9116 (expression.bv_nat 8 0));
      v_9118 <- eval (notBool_ v_9117);
      v_9119 <- getRegister v_3072;
      v_9120 <- eval (concat (expression.bv_nat 56 0) v_9116);
      v_9121 <- eval (uvalueMInt v_9120);
      v_9122 <- eval (rolHelper v_9119 v_9121 0);
      v_9123 <- eval (extract v_9122 63 64);
      v_9124 <- eval (eq v_9123 (expression.bv_nat 1 1));
      v_9125 <- eval (bit_and v_9118 v_9124);
      v_9126 <- eval (notBool_ v_9118);
      v_9127 <- getRegister cf;
      v_9128 <- eval (eq v_9127 (expression.bv_nat 1 1));
      v_9129 <- eval (bit_and v_9126 v_9128);
      v_9130 <- eval (bit_or v_9125 v_9129);
      v_9131 <- eval (mux v_9130 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9132 <- eval (eq v_9116 (expression.bv_nat 8 1));
      v_9133 <- eval (extract v_9122 0 1);
      v_9134 <- eval (eq v_9133 (expression.bv_nat 1 1));
      v_9135 <- eval (eq v_9134 v_9124);
      v_9136 <- eval (notBool_ v_9135);
      v_9137 <- eval (bit_and v_9132 v_9136);
      v_9138 <- eval (notBool_ v_9132);
      v_9139 <- eval (bit_and v_9118 undef);
      v_9140 <- getRegister of;
      v_9141 <- eval (eq v_9140 (expression.bv_nat 1 1));
      v_9142 <- eval (bit_and v_9126 v_9141);
      v_9143 <- eval (bit_or v_9139 v_9142);
      v_9144 <- eval (bit_and v_9138 v_9143);
      v_9145 <- eval (bit_or v_9137 v_9144);
      v_9146 <- eval (mux v_9145 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3072) v_9122;
      setRegister of v_9146;
      setRegister cf v_9131;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3077 : reg (bv 64)) => do
      v_9150 <- getRegister v_3077;
      v_9151 <- eval (shl v_9150 1);
      v_9152 <- eval (bitwidthMInt v_9150);
      v_9153 <- eval (extract v_9151 0 v_9152);
      v_9154 <- eval (sub v_9152 1);
      v_9155 <- eval (mi v_9154 0);
      v_9156 <- eval (extract v_9150 0 1);
      v_9157 <- eval (concat v_9155 v_9156);
      v_9158 <- eval (add v_9153 v_9157);
      v_9159 <- eval (extract v_9158 63 64);
      v_9160 <- eval (extract v_9158 0 1);
      v_9161 <- eval (eq v_9160 (expression.bv_nat 1 1));
      v_9162 <- eval (eq v_9159 (expression.bv_nat 1 1));
      v_9163 <- eval (eq v_9161 v_9162);
      v_9164 <- eval (notBool_ v_9163);
      v_9165 <- eval (mux v_9164 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3077) v_9158;
      setRegister of v_9165;
      setRegister cf v_9159;
      pure ()
    pat_end;
    pattern fun cl (v_3053 : Mem) => do
      v_20145 <- evaluateAddress v_3053;
      v_20146 <- load v_20145 8;
      v_20147 <- getRegister rcx;
      v_20148 <- eval (extract v_20147 56 64);
      v_20149 <- eval (bv_and v_20148 (expression.bv_nat 8 63));
      v_20150 <- eval (concat (expression.bv_nat 56 0) v_20149);
      v_20151 <- eval (uvalueMInt v_20150);
      v_20152 <- eval (rolHelper v_20146 v_20151 0);
      store v_20145 v_20152 8;
      v_20154 <- eval (eq v_20149 (expression.bv_nat 8 0));
      v_20155 <- eval (notBool_ v_20154);
      v_20156 <- eval (extract v_20152 63 64);
      v_20157 <- eval (eq v_20156 (expression.bv_nat 1 1));
      v_20158 <- eval (bit_and v_20155 v_20157);
      v_20159 <- eval (notBool_ v_20155);
      v_20160 <- getRegister cf;
      v_20161 <- eval (eq v_20160 (expression.bv_nat 1 1));
      v_20162 <- eval (bit_and v_20159 v_20161);
      v_20163 <- eval (bit_or v_20158 v_20162);
      v_20164 <- eval (mux v_20163 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20165 <- eval (eq v_20149 (expression.bv_nat 8 1));
      v_20166 <- eval (extract v_20152 0 1);
      v_20167 <- eval (eq v_20166 (expression.bv_nat 1 1));
      v_20168 <- eval (eq v_20167 v_20157);
      v_20169 <- eval (notBool_ v_20168);
      v_20170 <- eval (bit_and v_20165 v_20169);
      v_20171 <- eval (notBool_ v_20165);
      v_20172 <- eval (bit_and v_20155 undef);
      v_20173 <- getRegister of;
      v_20174 <- eval (eq v_20173 (expression.bv_nat 1 1));
      v_20175 <- eval (bit_and v_20159 v_20174);
      v_20176 <- eval (bit_or v_20172 v_20175);
      v_20177 <- eval (bit_and v_20171 v_20176);
      v_20178 <- eval (bit_or v_20170 v_20177);
      v_20179 <- eval (mux v_20178 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20179;
      setRegister cf v_20164;
      pure ()
    pat_end;
    pattern fun (v_3057 : imm int) (v_3056 : Mem) => do
      v_20182 <- evaluateAddress v_3056;
      v_20183 <- load v_20182 8;
      v_20184 <- eval (handleImmediateWithSignExtend v_3057 8 8);
      v_20185 <- eval (bv_and v_20184 (expression.bv_nat 8 63));
      v_20186 <- eval (concat (expression.bv_nat 56 0) v_20185);
      v_20187 <- eval (uvalueMInt v_20186);
      v_20188 <- eval (rolHelper v_20183 v_20187 0);
      store v_20182 v_20188 8;
      v_20190 <- eval (eq v_20185 (expression.bv_nat 8 0));
      v_20191 <- eval (notBool_ v_20190);
      v_20192 <- eval (extract v_20188 63 64);
      v_20193 <- eval (eq v_20192 (expression.bv_nat 1 1));
      v_20194 <- eval (bit_and v_20191 v_20193);
      v_20195 <- eval (notBool_ v_20191);
      v_20196 <- getRegister cf;
      v_20197 <- eval (eq v_20196 (expression.bv_nat 1 1));
      v_20198 <- eval (bit_and v_20195 v_20197);
      v_20199 <- eval (bit_or v_20194 v_20198);
      v_20200 <- eval (mux v_20199 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20201 <- eval (eq v_20185 (expression.bv_nat 8 1));
      v_20202 <- eval (extract v_20188 0 1);
      v_20203 <- eval (eq v_20202 (expression.bv_nat 1 1));
      v_20204 <- eval (eq v_20203 v_20193);
      v_20205 <- eval (notBool_ v_20204);
      v_20206 <- eval (bit_and v_20201 v_20205);
      v_20207 <- eval (notBool_ v_20201);
      v_20208 <- eval (bit_and v_20191 undef);
      v_20209 <- getRegister of;
      v_20210 <- eval (eq v_20209 (expression.bv_nat 1 1));
      v_20211 <- eval (bit_and v_20195 v_20210);
      v_20212 <- eval (bit_or v_20208 v_20211);
      v_20213 <- eval (bit_and v_20207 v_20212);
      v_20214 <- eval (bit_or v_20206 v_20213);
      v_20215 <- eval (mux v_20214 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20215;
      setRegister cf v_20200;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3056 : Mem) => do
      v_20218 <- evaluateAddress v_3056;
      v_20219 <- load v_20218 8;
      v_20220 <- eval (shl v_20219 1);
      v_20221 <- eval (bitwidthMInt v_20219);
      v_20222 <- eval (extract v_20220 0 v_20221);
      v_20223 <- eval (sub v_20221 1);
      v_20224 <- eval (mi v_20223 0);
      v_20225 <- eval (extract v_20219 0 1);
      v_20226 <- eval (concat v_20224 v_20225);
      v_20227 <- eval (add v_20222 v_20226);
      store v_20218 v_20227 8;
      v_20229 <- eval (extract v_20227 63 64);
      v_20230 <- eval (extract v_20227 0 1);
      v_20231 <- eval (eq v_20230 (expression.bv_nat 1 1));
      v_20232 <- eval (eq v_20229 (expression.bv_nat 1 1));
      v_20233 <- eval (eq v_20231 v_20232);
      v_20234 <- eval (notBool_ v_20233);
      v_20235 <- eval (mux v_20234 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20235;
      setRegister cf v_20229;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3056 : Mem) => do
      v_20238 <- evaluateAddress v_3056;
      v_20239 <- load v_20238 8;
      v_20240 <- eval (shl v_20239 1);
      v_20241 <- eval (bitwidthMInt v_20239);
      v_20242 <- eval (extract v_20240 0 v_20241);
      v_20243 <- eval (sub v_20241 1);
      v_20244 <- eval (mi v_20243 0);
      v_20245 <- eval (extract v_20239 0 1);
      v_20246 <- eval (concat v_20244 v_20245);
      v_20247 <- eval (add v_20242 v_20246);
      store v_20238 v_20247 8;
      v_20249 <- eval (extract v_20247 63 64);
      v_20250 <- eval (eq v_20249 (expression.bv_nat 1 1));
      v_20251 <- eval (mux v_20250 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20252 <- eval (extract v_20247 0 1);
      v_20253 <- eval (eq v_20252 (expression.bv_nat 1 1));
      v_20254 <- eval (eq v_20253 v_20250);
      v_20255 <- eval (notBool_ v_20254);
      v_20256 <- eval (mux v_20255 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20256;
      setRegister cf v_20251;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3065 : Mem) => do
      v_20259 <- evaluateAddress v_3065;
      v_20260 <- load v_20259 8;
      v_20261 <- eval (shl v_20260 1);
      v_20262 <- eval (bitwidthMInt v_20260);
      v_20263 <- eval (extract v_20261 0 v_20262);
      v_20264 <- eval (sub v_20262 1);
      v_20265 <- eval (mi v_20264 0);
      v_20266 <- eval (extract v_20260 0 1);
      v_20267 <- eval (concat v_20265 v_20266);
      v_20268 <- eval (add v_20263 v_20267);
      store v_20259 v_20268 8;
      v_20270 <- eval (extract v_20268 63 64);
      v_20271 <- eval (eq v_20270 (expression.bv_nat 1 1));
      v_20272 <- eval (mux v_20271 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20273 <- eval (extract v_20268 0 1);
      v_20274 <- eval (eq v_20273 (expression.bv_nat 1 1));
      v_20275 <- eval (eq v_20274 v_20271);
      v_20276 <- eval (notBool_ v_20275);
      v_20277 <- eval (mux v_20276 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20277;
      setRegister cf v_20272;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3065 : Mem) => do
      v_20280 <- evaluateAddress v_3065;
      v_20281 <- load v_20280 8;
      v_20282 <- eval (shl v_20281 1);
      v_20283 <- eval (bitwidthMInt v_20281);
      v_20284 <- eval (extract v_20282 0 v_20283);
      v_20285 <- eval (sub v_20283 1);
      v_20286 <- eval (mi v_20285 0);
      v_20287 <- eval (extract v_20281 0 1);
      v_20288 <- eval (concat v_20286 v_20287);
      v_20289 <- eval (add v_20284 v_20288);
      store v_20280 v_20289 8;
      v_20291 <- eval (extract v_20289 63 64);
      v_20292 <- eval (extract v_20289 0 1);
      v_20293 <- eval (eq v_20292 (expression.bv_nat 1 1));
      v_20294 <- eval (eq v_20291 (expression.bv_nat 1 1));
      v_20295 <- eval (eq v_20293 v_20294);
      v_20296 <- eval (notBool_ v_20295);
      v_20297 <- eval (mux v_20296 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20297;
      setRegister cf v_20291;
      pure ()
    pat_end
def rolw1 : instruction :=
  definst "rolw" $ do
    pattern fun cl (v_3094 : reg (bv 16)) => do
      v_9179 <- getRegister rcx;
      v_9180 <- eval (extract v_9179 56 64);
      v_9181 <- eval (bv_and v_9180 (expression.bv_nat 8 31));
      v_9182 <- eval (eq v_9181 (expression.bv_nat 8 0));
      v_9183 <- eval (notBool_ v_9182);
      v_9184 <- getRegister v_3094;
      v_9185 <- eval (concat (expression.bv_nat 8 0) v_9181);
      v_9186 <- eval (uvalueMInt v_9185);
      v_9187 <- eval (rolHelper v_9184 v_9186 0);
      v_9188 <- eval (extract v_9187 15 16);
      v_9189 <- eval (eq v_9188 (expression.bv_nat 1 1));
      v_9190 <- eval (bit_and v_9183 v_9189);
      v_9191 <- eval (notBool_ v_9183);
      v_9192 <- getRegister cf;
      v_9193 <- eval (eq v_9192 (expression.bv_nat 1 1));
      v_9194 <- eval (bit_and v_9191 v_9193);
      v_9195 <- eval (bit_or v_9190 v_9194);
      v_9196 <- eval (mux v_9195 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9197 <- eval (eq v_9181 (expression.bv_nat 8 1));
      v_9198 <- eval (extract v_9187 0 1);
      v_9199 <- eval (eq v_9198 (expression.bv_nat 1 1));
      v_9200 <- eval (eq v_9199 v_9189);
      v_9201 <- eval (notBool_ v_9200);
      v_9202 <- eval (bit_and v_9197 v_9201);
      v_9203 <- eval (notBool_ v_9197);
      v_9204 <- eval (bit_and v_9183 undef);
      v_9205 <- getRegister of;
      v_9206 <- eval (eq v_9205 (expression.bv_nat 1 1));
      v_9207 <- eval (bit_and v_9191 v_9206);
      v_9208 <- eval (bit_or v_9204 v_9207);
      v_9209 <- eval (bit_and v_9203 v_9208);
      v_9210 <- eval (bit_or v_9202 v_9209);
      v_9211 <- eval (mux v_9210 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3094) v_9187;
      setRegister of v_9211;
      setRegister cf v_9196;
      pure ()
    pat_end;
    pattern fun (v_3095 : imm int) (v_3099 : reg (bv 16)) => do
      v_9215 <- eval (handleImmediateWithSignExtend v_3095 8 8);
      v_9216 <- eval (bv_and v_9215 (expression.bv_nat 8 31));
      v_9217 <- eval (eq v_9216 (expression.bv_nat 8 0));
      v_9218 <- eval (notBool_ v_9217);
      v_9219 <- getRegister v_3099;
      v_9220 <- eval (concat (expression.bv_nat 8 0) v_9216);
      v_9221 <- eval (uvalueMInt v_9220);
      v_9222 <- eval (rolHelper v_9219 v_9221 0);
      v_9223 <- eval (extract v_9222 15 16);
      v_9224 <- eval (eq v_9223 (expression.bv_nat 1 1));
      v_9225 <- eval (bit_and v_9218 v_9224);
      v_9226 <- eval (notBool_ v_9218);
      v_9227 <- getRegister cf;
      v_9228 <- eval (eq v_9227 (expression.bv_nat 1 1));
      v_9229 <- eval (bit_and v_9226 v_9228);
      v_9230 <- eval (bit_or v_9225 v_9229);
      v_9231 <- eval (mux v_9230 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9232 <- eval (eq v_9216 (expression.bv_nat 8 1));
      v_9233 <- eval (extract v_9222 0 1);
      v_9234 <- eval (eq v_9233 (expression.bv_nat 1 1));
      v_9235 <- eval (eq v_9234 v_9224);
      v_9236 <- eval (notBool_ v_9235);
      v_9237 <- eval (bit_and v_9232 v_9236);
      v_9238 <- eval (notBool_ v_9232);
      v_9239 <- eval (bit_and v_9218 undef);
      v_9240 <- getRegister of;
      v_9241 <- eval (eq v_9240 (expression.bv_nat 1 1));
      v_9242 <- eval (bit_and v_9226 v_9241);
      v_9243 <- eval (bit_or v_9239 v_9242);
      v_9244 <- eval (bit_and v_9238 v_9243);
      v_9245 <- eval (bit_or v_9237 v_9244);
      v_9246 <- eval (mux v_9245 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3099) v_9222;
      setRegister of v_9246;
      setRegister cf v_9231;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3103 : reg (bv 16)) => do
      v_9250 <- getRegister v_3103;
      v_9251 <- eval (shl v_9250 1);
      v_9252 <- eval (bitwidthMInt v_9250);
      v_9253 <- eval (extract v_9251 0 v_9252);
      v_9254 <- eval (sub v_9252 1);
      v_9255 <- eval (mi v_9254 0);
      v_9256 <- eval (extract v_9250 0 1);
      v_9257 <- eval (concat v_9255 v_9256);
      v_9258 <- eval (add v_9253 v_9257);
      v_9259 <- eval (extract v_9258 15 16);
      v_9260 <- eval (extract v_9258 0 1);
      v_9261 <- eval (eq v_9260 (expression.bv_nat 1 1));
      v_9262 <- eval (eq v_9259 (expression.bv_nat 1 1));
      v_9263 <- eval (eq v_9261 v_9262);
      v_9264 <- eval (notBool_ v_9263);
      v_9265 <- eval (mux v_9264 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3103) v_9258;
      setRegister of v_9265;
      setRegister cf v_9259;
      pure ()
    pat_end;
    pattern fun cl (v_3081 : Mem) => do
      v_20300 <- evaluateAddress v_3081;
      v_20301 <- load v_20300 2;
      v_20302 <- getRegister rcx;
      v_20303 <- eval (extract v_20302 56 64);
      v_20304 <- eval (bv_and v_20303 (expression.bv_nat 8 31));
      v_20305 <- eval (concat (expression.bv_nat 8 0) v_20304);
      v_20306 <- eval (uvalueMInt v_20305);
      v_20307 <- eval (rolHelper v_20301 v_20306 0);
      store v_20300 v_20307 2;
      v_20309 <- eval (eq v_20304 (expression.bv_nat 8 0));
      v_20310 <- eval (notBool_ v_20309);
      v_20311 <- eval (extract v_20307 15 16);
      v_20312 <- eval (eq v_20311 (expression.bv_nat 1 1));
      v_20313 <- eval (bit_and v_20310 v_20312);
      v_20314 <- eval (notBool_ v_20310);
      v_20315 <- getRegister cf;
      v_20316 <- eval (eq v_20315 (expression.bv_nat 1 1));
      v_20317 <- eval (bit_and v_20314 v_20316);
      v_20318 <- eval (bit_or v_20313 v_20317);
      v_20319 <- eval (mux v_20318 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20320 <- eval (eq v_20304 (expression.bv_nat 8 1));
      v_20321 <- eval (extract v_20307 0 1);
      v_20322 <- eval (eq v_20321 (expression.bv_nat 1 1));
      v_20323 <- eval (eq v_20322 v_20312);
      v_20324 <- eval (notBool_ v_20323);
      v_20325 <- eval (bit_and v_20320 v_20324);
      v_20326 <- eval (notBool_ v_20320);
      v_20327 <- eval (bit_and v_20310 undef);
      v_20328 <- getRegister of;
      v_20329 <- eval (eq v_20328 (expression.bv_nat 1 1));
      v_20330 <- eval (bit_and v_20314 v_20329);
      v_20331 <- eval (bit_or v_20327 v_20330);
      v_20332 <- eval (bit_and v_20326 v_20331);
      v_20333 <- eval (bit_or v_20325 v_20332);
      v_20334 <- eval (mux v_20333 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20334;
      setRegister cf v_20319;
      pure ()
    pat_end;
    pattern fun (v_3085 : imm int) (v_3084 : Mem) => do
      v_20337 <- evaluateAddress v_3084;
      v_20338 <- load v_20337 2;
      v_20339 <- eval (handleImmediateWithSignExtend v_3085 8 8);
      v_20340 <- eval (bv_and v_20339 (expression.bv_nat 8 31));
      v_20341 <- eval (concat (expression.bv_nat 8 0) v_20340);
      v_20342 <- eval (uvalueMInt v_20341);
      v_20343 <- eval (rolHelper v_20338 v_20342 0);
      store v_20337 v_20343 2;
      v_20345 <- eval (eq v_20340 (expression.bv_nat 8 0));
      v_20346 <- eval (notBool_ v_20345);
      v_20347 <- eval (extract v_20343 15 16);
      v_20348 <- eval (eq v_20347 (expression.bv_nat 1 1));
      v_20349 <- eval (bit_and v_20346 v_20348);
      v_20350 <- eval (notBool_ v_20346);
      v_20351 <- getRegister cf;
      v_20352 <- eval (eq v_20351 (expression.bv_nat 1 1));
      v_20353 <- eval (bit_and v_20350 v_20352);
      v_20354 <- eval (bit_or v_20349 v_20353);
      v_20355 <- eval (mux v_20354 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20356 <- eval (eq v_20340 (expression.bv_nat 8 1));
      v_20357 <- eval (extract v_20343 0 1);
      v_20358 <- eval (eq v_20357 (expression.bv_nat 1 1));
      v_20359 <- eval (eq v_20358 v_20348);
      v_20360 <- eval (notBool_ v_20359);
      v_20361 <- eval (bit_and v_20356 v_20360);
      v_20362 <- eval (notBool_ v_20356);
      v_20363 <- eval (bit_and v_20346 undef);
      v_20364 <- getRegister of;
      v_20365 <- eval (eq v_20364 (expression.bv_nat 1 1));
      v_20366 <- eval (bit_and v_20350 v_20365);
      v_20367 <- eval (bit_or v_20363 v_20366);
      v_20368 <- eval (bit_and v_20362 v_20367);
      v_20369 <- eval (bit_or v_20361 v_20368);
      v_20370 <- eval (mux v_20369 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20370;
      setRegister cf v_20355;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3084 : Mem) => do
      v_20373 <- evaluateAddress v_3084;
      v_20374 <- load v_20373 2;
      v_20375 <- eval (shl v_20374 1);
      v_20376 <- eval (bitwidthMInt v_20374);
      v_20377 <- eval (extract v_20375 0 v_20376);
      v_20378 <- eval (sub v_20376 1);
      v_20379 <- eval (mi v_20378 0);
      v_20380 <- eval (extract v_20374 0 1);
      v_20381 <- eval (concat v_20379 v_20380);
      v_20382 <- eval (add v_20377 v_20381);
      store v_20373 v_20382 2;
      v_20384 <- eval (extract v_20382 15 16);
      v_20385 <- eval (extract v_20382 0 1);
      v_20386 <- eval (eq v_20385 (expression.bv_nat 1 1));
      v_20387 <- eval (eq v_20384 (expression.bv_nat 1 1));
      v_20388 <- eval (eq v_20386 v_20387);
      v_20389 <- eval (notBool_ v_20388);
      v_20390 <- eval (mux v_20389 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20390;
      setRegister cf v_20384;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3084 : Mem) => do
      v_20393 <- evaluateAddress v_3084;
      v_20394 <- load v_20393 2;
      v_20395 <- eval (shl v_20394 1);
      v_20396 <- eval (bitwidthMInt v_20394);
      v_20397 <- eval (extract v_20395 0 v_20396);
      v_20398 <- eval (sub v_20396 1);
      v_20399 <- eval (mi v_20398 0);
      v_20400 <- eval (extract v_20394 0 1);
      v_20401 <- eval (concat v_20399 v_20400);
      v_20402 <- eval (add v_20397 v_20401);
      store v_20393 v_20402 2;
      v_20404 <- eval (extract v_20402 15 16);
      v_20405 <- eval (eq v_20404 (expression.bv_nat 1 1));
      v_20406 <- eval (mux v_20405 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20407 <- eval (extract v_20402 0 1);
      v_20408 <- eval (eq v_20407 (expression.bv_nat 1 1));
      v_20409 <- eval (eq v_20408 v_20405);
      v_20410 <- eval (notBool_ v_20409);
      v_20411 <- eval (mux v_20410 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20411;
      setRegister cf v_20406;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3088 : Mem) => do
      v_20414 <- evaluateAddress v_3088;
      v_20415 <- load v_20414 2;
      v_20416 <- eval (shl v_20415 1);
      v_20417 <- eval (bitwidthMInt v_20415);
      v_20418 <- eval (extract v_20416 0 v_20417);
      v_20419 <- eval (sub v_20417 1);
      v_20420 <- eval (mi v_20419 0);
      v_20421 <- eval (extract v_20415 0 1);
      v_20422 <- eval (concat v_20420 v_20421);
      v_20423 <- eval (add v_20418 v_20422);
      store v_20414 v_20423 2;
      v_20425 <- eval (extract v_20423 15 16);
      v_20426 <- eval (eq v_20425 (expression.bv_nat 1 1));
      v_20427 <- eval (mux v_20426 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20428 <- eval (extract v_20423 0 1);
      v_20429 <- eval (eq v_20428 (expression.bv_nat 1 1));
      v_20430 <- eval (eq v_20429 v_20426);
      v_20431 <- eval (notBool_ v_20430);
      v_20432 <- eval (mux v_20431 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20432;
      setRegister cf v_20427;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3088 : Mem) => do
      v_20435 <- evaluateAddress v_3088;
      v_20436 <- load v_20435 2;
      v_20437 <- eval (shl v_20436 1);
      v_20438 <- eval (bitwidthMInt v_20436);
      v_20439 <- eval (extract v_20437 0 v_20438);
      v_20440 <- eval (sub v_20438 1);
      v_20441 <- eval (mi v_20440 0);
      v_20442 <- eval (extract v_20436 0 1);
      v_20443 <- eval (concat v_20441 v_20442);
      v_20444 <- eval (add v_20439 v_20443);
      store v_20435 v_20444 2;
      v_20446 <- eval (extract v_20444 15 16);
      v_20447 <- eval (extract v_20444 0 1);
      v_20448 <- eval (eq v_20447 (expression.bv_nat 1 1));
      v_20449 <- eval (eq v_20446 (expression.bv_nat 1 1));
      v_20450 <- eval (eq v_20448 v_20449);
      v_20451 <- eval (notBool_ v_20450);
      v_20452 <- eval (mux v_20451 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20452;
      setRegister cf v_20446;
      pure ()
    pat_end
def rorb1 : instruction :=
  definst "rorb" $ do
    pattern fun cl (v_3114 : reg (bv 8)) => do
      v_9279 <- getRegister rcx;
      v_9280 <- eval (extract v_9279 56 64);
      v_9281 <- eval (bv_and v_9280 (expression.bv_nat 8 31));
      v_9282 <- eval (eq v_9281 (expression.bv_nat 8 0));
      v_9283 <- eval (notBool_ v_9282);
      v_9284 <- getRegister v_3114;
      v_9285 <- eval (uvalueMInt v_9281);
      v_9286 <- eval (rorHelper v_9284 v_9285 0);
      v_9287 <- eval (extract v_9286 0 1);
      v_9288 <- eval (eq v_9287 (expression.bv_nat 1 1));
      v_9289 <- eval (bit_and v_9283 v_9288);
      v_9290 <- eval (notBool_ v_9283);
      v_9291 <- getRegister cf;
      v_9292 <- eval (eq v_9291 (expression.bv_nat 1 1));
      v_9293 <- eval (bit_and v_9290 v_9292);
      v_9294 <- eval (bit_or v_9289 v_9293);
      v_9295 <- eval (mux v_9294 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9296 <- eval (eq v_9281 (expression.bv_nat 8 1));
      v_9297 <- eval (extract v_9286 1 2);
      v_9298 <- eval (eq v_9297 (expression.bv_nat 1 1));
      v_9299 <- eval (eq v_9288 v_9298);
      v_9300 <- eval (notBool_ v_9299);
      v_9301 <- eval (bit_and v_9296 v_9300);
      v_9302 <- eval (notBool_ v_9296);
      v_9303 <- eval (bit_and v_9283 undef);
      v_9304 <- getRegister of;
      v_9305 <- eval (eq v_9304 (expression.bv_nat 1 1));
      v_9306 <- eval (bit_and v_9290 v_9305);
      v_9307 <- eval (bit_or v_9303 v_9306);
      v_9308 <- eval (bit_and v_9302 v_9307);
      v_9309 <- eval (bit_or v_9301 v_9308);
      v_9310 <- eval (mux v_9309 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3114) v_9286;
      setRegister of v_9310;
      setRegister cf v_9295;
      pure ()
    pat_end;
    pattern fun (v_3119 : imm int) (v_3118 : reg (bv 8)) => do
      v_9314 <- eval (handleImmediateWithSignExtend v_3119 8 8);
      v_9315 <- eval (bv_and v_9314 (expression.bv_nat 8 31));
      v_9316 <- eval (eq v_9315 (expression.bv_nat 8 0));
      v_9317 <- eval (notBool_ v_9316);
      v_9318 <- getRegister v_3118;
      v_9319 <- eval (uvalueMInt v_9315);
      v_9320 <- eval (rorHelper v_9318 v_9319 0);
      v_9321 <- eval (extract v_9320 0 1);
      v_9322 <- eval (eq v_9321 (expression.bv_nat 1 1));
      v_9323 <- eval (bit_and v_9317 v_9322);
      v_9324 <- eval (notBool_ v_9317);
      v_9325 <- getRegister cf;
      v_9326 <- eval (eq v_9325 (expression.bv_nat 1 1));
      v_9327 <- eval (bit_and v_9324 v_9326);
      v_9328 <- eval (bit_or v_9323 v_9327);
      v_9329 <- eval (mux v_9328 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9330 <- eval (eq v_9315 (expression.bv_nat 8 1));
      v_9331 <- eval (extract v_9320 1 2);
      v_9332 <- eval (eq v_9331 (expression.bv_nat 1 1));
      v_9333 <- eval (eq v_9322 v_9332);
      v_9334 <- eval (notBool_ v_9333);
      v_9335 <- eval (bit_and v_9330 v_9334);
      v_9336 <- eval (notBool_ v_9330);
      v_9337 <- eval (bit_and v_9317 undef);
      v_9338 <- getRegister of;
      v_9339 <- eval (eq v_9338 (expression.bv_nat 1 1));
      v_9340 <- eval (bit_and v_9324 v_9339);
      v_9341 <- eval (bit_or v_9337 v_9340);
      v_9342 <- eval (bit_and v_9336 v_9341);
      v_9343 <- eval (bit_or v_9335 v_9342);
      v_9344 <- eval (mux v_9343 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3118) v_9320;
      setRegister of v_9344;
      setRegister cf v_9329;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3123 : reg (bv 8)) => do
      v_9348 <- getRegister v_3123;
      v_9349 <- eval (lshr v_9348 1);
      v_9350 <- eval (bitwidthMInt v_9348);
      v_9351 <- eval (sub v_9350 1);
      v_9352 <- eval (extract v_9348 v_9351 v_9350);
      v_9353 <- eval (mi v_9351 0);
      v_9354 <- eval (concat v_9352 v_9353);
      v_9355 <- eval (add v_9349 v_9354);
      v_9356 <- eval (extract v_9355 0 1);
      v_9357 <- eval (eq v_9356 (expression.bv_nat 1 1));
      v_9358 <- eval (extract v_9355 1 2);
      v_9359 <- eval (eq v_9358 (expression.bv_nat 1 1));
      v_9360 <- eval (eq v_9357 v_9359);
      v_9361 <- eval (notBool_ v_9360);
      v_9362 <- eval (mux v_9361 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3123) v_9355;
      setRegister of v_9362;
      setRegister cf v_9356;
      pure ()
    pat_end;
    pattern fun cl (v_3127 : reg (bv 8)) => do
      v_9366 <- getRegister rcx;
      v_9367 <- eval (extract v_9366 56 64);
      v_9368 <- eval (bv_and v_9367 (expression.bv_nat 8 31));
      v_9369 <- eval (eq v_9368 (expression.bv_nat 8 0));
      v_9370 <- eval (notBool_ v_9369);
      v_9371 <- getRegister v_3127;
      v_9372 <- eval (uvalueMInt v_9368);
      v_9373 <- eval (rorHelper v_9371 v_9372 0);
      v_9374 <- eval (extract v_9373 0 1);
      v_9375 <- eval (eq v_9374 (expression.bv_nat 1 1));
      v_9376 <- eval (bit_and v_9370 v_9375);
      v_9377 <- eval (notBool_ v_9370);
      v_9378 <- getRegister cf;
      v_9379 <- eval (eq v_9378 (expression.bv_nat 1 1));
      v_9380 <- eval (bit_and v_9377 v_9379);
      v_9381 <- eval (bit_or v_9376 v_9380);
      v_9382 <- eval (mux v_9381 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9383 <- eval (eq v_9368 (expression.bv_nat 8 1));
      v_9384 <- eval (extract v_9373 1 2);
      v_9385 <- eval (eq v_9384 (expression.bv_nat 1 1));
      v_9386 <- eval (eq v_9375 v_9385);
      v_9387 <- eval (notBool_ v_9386);
      v_9388 <- eval (bit_and v_9383 v_9387);
      v_9389 <- eval (notBool_ v_9383);
      v_9390 <- eval (bit_and v_9370 undef);
      v_9391 <- getRegister of;
      v_9392 <- eval (eq v_9391 (expression.bv_nat 1 1));
      v_9393 <- eval (bit_and v_9377 v_9392);
      v_9394 <- eval (bit_or v_9390 v_9393);
      v_9395 <- eval (bit_and v_9389 v_9394);
      v_9396 <- eval (bit_or v_9388 v_9395);
      v_9397 <- eval (mux v_9396 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3127) v_9373;
      setRegister of v_9397;
      setRegister cf v_9382;
      pure ()
    pat_end;
    pattern fun (v_3132 : imm int) (v_3131 : reg (bv 8)) => do
      v_9401 <- eval (handleImmediateWithSignExtend v_3132 8 8);
      v_9402 <- eval (bv_and v_9401 (expression.bv_nat 8 31));
      v_9403 <- eval (eq v_9402 (expression.bv_nat 8 0));
      v_9404 <- eval (notBool_ v_9403);
      v_9405 <- getRegister v_3131;
      v_9406 <- eval (uvalueMInt v_9402);
      v_9407 <- eval (rorHelper v_9405 v_9406 0);
      v_9408 <- eval (extract v_9407 0 1);
      v_9409 <- eval (eq v_9408 (expression.bv_nat 1 1));
      v_9410 <- eval (bit_and v_9404 v_9409);
      v_9411 <- eval (notBool_ v_9404);
      v_9412 <- getRegister cf;
      v_9413 <- eval (eq v_9412 (expression.bv_nat 1 1));
      v_9414 <- eval (bit_and v_9411 v_9413);
      v_9415 <- eval (bit_or v_9410 v_9414);
      v_9416 <- eval (mux v_9415 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9417 <- eval (eq v_9402 (expression.bv_nat 8 1));
      v_9418 <- eval (extract v_9407 1 2);
      v_9419 <- eval (eq v_9418 (expression.bv_nat 1 1));
      v_9420 <- eval (eq v_9409 v_9419);
      v_9421 <- eval (notBool_ v_9420);
      v_9422 <- eval (bit_and v_9417 v_9421);
      v_9423 <- eval (notBool_ v_9417);
      v_9424 <- eval (bit_and v_9404 undef);
      v_9425 <- getRegister of;
      v_9426 <- eval (eq v_9425 (expression.bv_nat 1 1));
      v_9427 <- eval (bit_and v_9411 v_9426);
      v_9428 <- eval (bit_or v_9424 v_9427);
      v_9429 <- eval (bit_and v_9423 v_9428);
      v_9430 <- eval (bit_or v_9422 v_9429);
      v_9431 <- eval (mux v_9430 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3131) v_9407;
      setRegister of v_9431;
      setRegister cf v_9416;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3136 : reg (bv 8)) => do
      v_9435 <- getRegister v_3136;
      v_9436 <- eval (lshr v_9435 1);
      v_9437 <- eval (bitwidthMInt v_9435);
      v_9438 <- eval (sub v_9437 1);
      v_9439 <- eval (extract v_9435 v_9438 v_9437);
      v_9440 <- eval (mi v_9438 0);
      v_9441 <- eval (concat v_9439 v_9440);
      v_9442 <- eval (add v_9436 v_9441);
      v_9443 <- eval (extract v_9442 0 1);
      v_9444 <- eval (eq v_9443 (expression.bv_nat 1 1));
      v_9445 <- eval (extract v_9442 1 2);
      v_9446 <- eval (eq v_9445 (expression.bv_nat 1 1));
      v_9447 <- eval (eq v_9444 v_9446);
      v_9448 <- eval (notBool_ v_9447);
      v_9449 <- eval (mux v_9448 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3136) v_9442;
      setRegister of v_9449;
      setRegister cf v_9443;
      pure ()
    pat_end;
    pattern fun cl (v_3104 : Mem) => do
      v_20455 <- evaluateAddress v_3104;
      v_20456 <- load v_20455 1;
      v_20457 <- getRegister rcx;
      v_20458 <- eval (extract v_20457 56 64);
      v_20459 <- eval (bv_and v_20458 (expression.bv_nat 8 31));
      v_20460 <- eval (uvalueMInt v_20459);
      v_20461 <- eval (rorHelper v_20456 v_20460 0);
      store v_20455 v_20461 1;
      v_20463 <- eval (eq v_20459 (expression.bv_nat 8 0));
      v_20464 <- eval (notBool_ v_20463);
      v_20465 <- eval (extract v_20461 0 1);
      v_20466 <- eval (eq v_20465 (expression.bv_nat 1 1));
      v_20467 <- eval (bit_and v_20464 v_20466);
      v_20468 <- eval (notBool_ v_20464);
      v_20469 <- getRegister cf;
      v_20470 <- eval (eq v_20469 (expression.bv_nat 1 1));
      v_20471 <- eval (bit_and v_20468 v_20470);
      v_20472 <- eval (bit_or v_20467 v_20471);
      v_20473 <- eval (mux v_20472 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20474 <- eval (eq v_20459 (expression.bv_nat 8 1));
      v_20475 <- eval (extract v_20461 1 2);
      v_20476 <- eval (eq v_20475 (expression.bv_nat 1 1));
      v_20477 <- eval (eq v_20466 v_20476);
      v_20478 <- eval (notBool_ v_20477);
      v_20479 <- eval (bit_and v_20474 v_20478);
      v_20480 <- eval (notBool_ v_20474);
      v_20481 <- eval (bit_and v_20464 undef);
      v_20482 <- getRegister of;
      v_20483 <- eval (eq v_20482 (expression.bv_nat 1 1));
      v_20484 <- eval (bit_and v_20468 v_20483);
      v_20485 <- eval (bit_or v_20481 v_20484);
      v_20486 <- eval (bit_and v_20480 v_20485);
      v_20487 <- eval (bit_or v_20479 v_20486);
      v_20488 <- eval (mux v_20487 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20488;
      setRegister cf v_20473;
      pure ()
    pat_end;
    pattern fun (v_3108 : imm int) (v_3107 : Mem) => do
      v_20491 <- evaluateAddress v_3107;
      v_20492 <- load v_20491 1;
      v_20493 <- eval (handleImmediateWithSignExtend v_3108 8 8);
      v_20494 <- eval (bv_and v_20493 (expression.bv_nat 8 31));
      v_20495 <- eval (uvalueMInt v_20494);
      v_20496 <- eval (rorHelper v_20492 v_20495 0);
      store v_20491 v_20496 1;
      v_20498 <- eval (eq v_20494 (expression.bv_nat 8 0));
      v_20499 <- eval (notBool_ v_20498);
      v_20500 <- eval (extract v_20496 0 1);
      v_20501 <- eval (eq v_20500 (expression.bv_nat 1 1));
      v_20502 <- eval (bit_and v_20499 v_20501);
      v_20503 <- eval (notBool_ v_20499);
      v_20504 <- getRegister cf;
      v_20505 <- eval (eq v_20504 (expression.bv_nat 1 1));
      v_20506 <- eval (bit_and v_20503 v_20505);
      v_20507 <- eval (bit_or v_20502 v_20506);
      v_20508 <- eval (mux v_20507 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20509 <- eval (eq v_20494 (expression.bv_nat 8 1));
      v_20510 <- eval (extract v_20496 1 2);
      v_20511 <- eval (eq v_20510 (expression.bv_nat 1 1));
      v_20512 <- eval (eq v_20501 v_20511);
      v_20513 <- eval (notBool_ v_20512);
      v_20514 <- eval (bit_and v_20509 v_20513);
      v_20515 <- eval (notBool_ v_20509);
      v_20516 <- eval (bit_and v_20499 undef);
      v_20517 <- getRegister of;
      v_20518 <- eval (eq v_20517 (expression.bv_nat 1 1));
      v_20519 <- eval (bit_and v_20503 v_20518);
      v_20520 <- eval (bit_or v_20516 v_20519);
      v_20521 <- eval (bit_and v_20515 v_20520);
      v_20522 <- eval (bit_or v_20514 v_20521);
      v_20523 <- eval (mux v_20522 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20523;
      setRegister cf v_20508;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3107 : Mem) => do
      v_20526 <- evaluateAddress v_3107;
      v_20527 <- load v_20526 1;
      v_20528 <- eval (lshr v_20527 1);
      v_20529 <- eval (bitwidthMInt v_20527);
      v_20530 <- eval (sub v_20529 1);
      v_20531 <- eval (extract v_20527 v_20530 v_20529);
      v_20532 <- eval (mi v_20530 0);
      v_20533 <- eval (concat v_20531 v_20532);
      v_20534 <- eval (add v_20528 v_20533);
      store v_20526 v_20534 1;
      v_20536 <- eval (extract v_20534 0 1);
      v_20537 <- eval (eq v_20536 (expression.bv_nat 1 1));
      v_20538 <- eval (extract v_20534 1 2);
      v_20539 <- eval (eq v_20538 (expression.bv_nat 1 1));
      v_20540 <- eval (eq v_20537 v_20539);
      v_20541 <- eval (notBool_ v_20540);
      v_20542 <- eval (mux v_20541 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20542;
      setRegister cf v_20536;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3107 : Mem) => do
      v_20545 <- evaluateAddress v_3107;
      v_20546 <- load v_20545 1;
      v_20547 <- eval (lshr v_20546 1);
      v_20548 <- eval (bitwidthMInt v_20546);
      v_20549 <- eval (sub v_20548 1);
      v_20550 <- eval (extract v_20546 v_20549 v_20548);
      v_20551 <- eval (mi v_20549 0);
      v_20552 <- eval (concat v_20550 v_20551);
      v_20553 <- eval (add v_20547 v_20552);
      store v_20545 v_20553 1;
      v_20555 <- eval (extract v_20553 0 1);
      v_20556 <- eval (eq v_20555 (expression.bv_nat 1 1));
      v_20557 <- eval (mux v_20556 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20558 <- eval (extract v_20553 1 2);
      v_20559 <- eval (eq v_20558 (expression.bv_nat 1 1));
      v_20560 <- eval (eq v_20556 v_20559);
      v_20561 <- eval (notBool_ v_20560);
      v_20562 <- eval (mux v_20561 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20562;
      setRegister cf v_20557;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3111 : Mem) => do
      v_20565 <- evaluateAddress v_3111;
      v_20566 <- load v_20565 1;
      v_20567 <- eval (lshr v_20566 1);
      v_20568 <- eval (bitwidthMInt v_20566);
      v_20569 <- eval (sub v_20568 1);
      v_20570 <- eval (extract v_20566 v_20569 v_20568);
      v_20571 <- eval (mi v_20569 0);
      v_20572 <- eval (concat v_20570 v_20571);
      v_20573 <- eval (add v_20567 v_20572);
      store v_20565 v_20573 1;
      v_20575 <- eval (extract v_20573 0 1);
      v_20576 <- eval (eq v_20575 (expression.bv_nat 1 1));
      v_20577 <- eval (mux v_20576 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20578 <- eval (extract v_20573 1 2);
      v_20579 <- eval (eq v_20578 (expression.bv_nat 1 1));
      v_20580 <- eval (eq v_20576 v_20579);
      v_20581 <- eval (notBool_ v_20580);
      v_20582 <- eval (mux v_20581 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20582;
      setRegister cf v_20577;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3111 : Mem) => do
      v_20585 <- evaluateAddress v_3111;
      v_20586 <- load v_20585 1;
      v_20587 <- eval (lshr v_20586 1);
      v_20588 <- eval (bitwidthMInt v_20586);
      v_20589 <- eval (sub v_20588 1);
      v_20590 <- eval (extract v_20586 v_20589 v_20588);
      v_20591 <- eval (mi v_20589 0);
      v_20592 <- eval (concat v_20590 v_20591);
      v_20593 <- eval (add v_20587 v_20592);
      store v_20585 v_20593 1;
      v_20595 <- eval (extract v_20593 0 1);
      v_20596 <- eval (eq v_20595 (expression.bv_nat 1 1));
      v_20597 <- eval (extract v_20593 1 2);
      v_20598 <- eval (eq v_20597 (expression.bv_nat 1 1));
      v_20599 <- eval (eq v_20596 v_20598);
      v_20600 <- eval (notBool_ v_20599);
      v_20601 <- eval (mux v_20600 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20601;
      setRegister cf v_20595;
      pure ()
    pat_end
def rorl1 : instruction :=
  definst "rorl" $ do
    pattern fun cl (v_3150 : reg (bv 32)) => do
      v_9463 <- getRegister rcx;
      v_9464 <- eval (extract v_9463 56 64);
      v_9465 <- eval (bv_and v_9464 (expression.bv_nat 8 31));
      v_9466 <- eval (eq v_9465 (expression.bv_nat 8 0));
      v_9467 <- eval (notBool_ v_9466);
      v_9468 <- getRegister v_3150;
      v_9469 <- eval (concat (expression.bv_nat 24 0) v_9465);
      v_9470 <- eval (uvalueMInt v_9469);
      v_9471 <- eval (rorHelper v_9468 v_9470 0);
      v_9472 <- eval (extract v_9471 0 1);
      v_9473 <- eval (eq v_9472 (expression.bv_nat 1 1));
      v_9474 <- eval (bit_and v_9467 v_9473);
      v_9475 <- eval (notBool_ v_9467);
      v_9476 <- getRegister cf;
      v_9477 <- eval (eq v_9476 (expression.bv_nat 1 1));
      v_9478 <- eval (bit_and v_9475 v_9477);
      v_9479 <- eval (bit_or v_9474 v_9478);
      v_9480 <- eval (mux v_9479 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9481 <- eval (eq v_9465 (expression.bv_nat 8 1));
      v_9482 <- eval (extract v_9471 1 2);
      v_9483 <- eval (eq v_9482 (expression.bv_nat 1 1));
      v_9484 <- eval (eq v_9473 v_9483);
      v_9485 <- eval (notBool_ v_9484);
      v_9486 <- eval (bit_and v_9481 v_9485);
      v_9487 <- eval (notBool_ v_9481);
      v_9488 <- eval (bit_and v_9467 undef);
      v_9489 <- getRegister of;
      v_9490 <- eval (eq v_9489 (expression.bv_nat 1 1));
      v_9491 <- eval (bit_and v_9475 v_9490);
      v_9492 <- eval (bit_or v_9488 v_9491);
      v_9493 <- eval (bit_and v_9487 v_9492);
      v_9494 <- eval (bit_or v_9486 v_9493);
      v_9495 <- eval (mux v_9494 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3150) v_9471;
      setRegister of v_9495;
      setRegister cf v_9480;
      pure ()
    pat_end;
    pattern fun (v_3154 : imm int) (v_3155 : reg (bv 32)) => do
      v_9499 <- eval (handleImmediateWithSignExtend v_3154 8 8);
      v_9500 <- eval (bv_and v_9499 (expression.bv_nat 8 31));
      v_9501 <- eval (eq v_9500 (expression.bv_nat 8 0));
      v_9502 <- eval (notBool_ v_9501);
      v_9503 <- getRegister v_3155;
      v_9504 <- eval (concat (expression.bv_nat 24 0) v_9500);
      v_9505 <- eval (uvalueMInt v_9504);
      v_9506 <- eval (rorHelper v_9503 v_9505 0);
      v_9507 <- eval (extract v_9506 0 1);
      v_9508 <- eval (eq v_9507 (expression.bv_nat 1 1));
      v_9509 <- eval (bit_and v_9502 v_9508);
      v_9510 <- eval (notBool_ v_9502);
      v_9511 <- getRegister cf;
      v_9512 <- eval (eq v_9511 (expression.bv_nat 1 1));
      v_9513 <- eval (bit_and v_9510 v_9512);
      v_9514 <- eval (bit_or v_9509 v_9513);
      v_9515 <- eval (mux v_9514 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9516 <- eval (eq v_9500 (expression.bv_nat 8 1));
      v_9517 <- eval (extract v_9506 1 2);
      v_9518 <- eval (eq v_9517 (expression.bv_nat 1 1));
      v_9519 <- eval (eq v_9508 v_9518);
      v_9520 <- eval (notBool_ v_9519);
      v_9521 <- eval (bit_and v_9516 v_9520);
      v_9522 <- eval (notBool_ v_9516);
      v_9523 <- eval (bit_and v_9502 undef);
      v_9524 <- getRegister of;
      v_9525 <- eval (eq v_9524 (expression.bv_nat 1 1));
      v_9526 <- eval (bit_and v_9510 v_9525);
      v_9527 <- eval (bit_or v_9523 v_9526);
      v_9528 <- eval (bit_and v_9522 v_9527);
      v_9529 <- eval (bit_or v_9521 v_9528);
      v_9530 <- eval (mux v_9529 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3155) v_9506;
      setRegister of v_9530;
      setRegister cf v_9515;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3159 : reg (bv 32)) => do
      v_9534 <- getRegister v_3159;
      v_9535 <- eval (lshr v_9534 1);
      v_9536 <- eval (bitwidthMInt v_9534);
      v_9537 <- eval (sub v_9536 1);
      v_9538 <- eval (extract v_9534 v_9537 v_9536);
      v_9539 <- eval (mi v_9537 0);
      v_9540 <- eval (concat v_9538 v_9539);
      v_9541 <- eval (add v_9535 v_9540);
      v_9542 <- eval (extract v_9541 0 1);
      v_9543 <- eval (eq v_9542 (expression.bv_nat 1 1));
      v_9544 <- eval (extract v_9541 1 2);
      v_9545 <- eval (eq v_9544 (expression.bv_nat 1 1));
      v_9546 <- eval (eq v_9543 v_9545);
      v_9547 <- eval (notBool_ v_9546);
      v_9548 <- eval (mux v_9547 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3159) v_9541;
      setRegister of v_9548;
      setRegister cf v_9542;
      pure ()
    pat_end;
    pattern fun cl (v_3140 : Mem) => do
      v_20604 <- evaluateAddress v_3140;
      v_20605 <- load v_20604 4;
      v_20606 <- getRegister rcx;
      v_20607 <- eval (extract v_20606 56 64);
      v_20608 <- eval (bv_and v_20607 (expression.bv_nat 8 31));
      v_20609 <- eval (concat (expression.bv_nat 24 0) v_20608);
      v_20610 <- eval (uvalueMInt v_20609);
      v_20611 <- eval (rorHelper v_20605 v_20610 0);
      store v_20604 v_20611 4;
      v_20613 <- eval (eq v_20608 (expression.bv_nat 8 0));
      v_20614 <- eval (notBool_ v_20613);
      v_20615 <- eval (extract v_20611 0 1);
      v_20616 <- eval (eq v_20615 (expression.bv_nat 1 1));
      v_20617 <- eval (bit_and v_20614 v_20616);
      v_20618 <- eval (notBool_ v_20614);
      v_20619 <- getRegister cf;
      v_20620 <- eval (eq v_20619 (expression.bv_nat 1 1));
      v_20621 <- eval (bit_and v_20618 v_20620);
      v_20622 <- eval (bit_or v_20617 v_20621);
      v_20623 <- eval (mux v_20622 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20624 <- eval (eq v_20608 (expression.bv_nat 8 1));
      v_20625 <- eval (extract v_20611 1 2);
      v_20626 <- eval (eq v_20625 (expression.bv_nat 1 1));
      v_20627 <- eval (eq v_20616 v_20626);
      v_20628 <- eval (notBool_ v_20627);
      v_20629 <- eval (bit_and v_20624 v_20628);
      v_20630 <- eval (notBool_ v_20624);
      v_20631 <- eval (bit_and v_20614 undef);
      v_20632 <- getRegister of;
      v_20633 <- eval (eq v_20632 (expression.bv_nat 1 1));
      v_20634 <- eval (bit_and v_20618 v_20633);
      v_20635 <- eval (bit_or v_20631 v_20634);
      v_20636 <- eval (bit_and v_20630 v_20635);
      v_20637 <- eval (bit_or v_20629 v_20636);
      v_20638 <- eval (mux v_20637 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20638;
      setRegister cf v_20623;
      pure ()
    pat_end;
    pattern fun (v_3144 : imm int) (v_3143 : Mem) => do
      v_20641 <- evaluateAddress v_3143;
      v_20642 <- load v_20641 4;
      v_20643 <- eval (handleImmediateWithSignExtend v_3144 8 8);
      v_20644 <- eval (bv_and v_20643 (expression.bv_nat 8 31));
      v_20645 <- eval (concat (expression.bv_nat 24 0) v_20644);
      v_20646 <- eval (uvalueMInt v_20645);
      v_20647 <- eval (rorHelper v_20642 v_20646 0);
      store v_20641 v_20647 4;
      v_20649 <- eval (eq v_20644 (expression.bv_nat 8 0));
      v_20650 <- eval (notBool_ v_20649);
      v_20651 <- eval (extract v_20647 0 1);
      v_20652 <- eval (eq v_20651 (expression.bv_nat 1 1));
      v_20653 <- eval (bit_and v_20650 v_20652);
      v_20654 <- eval (notBool_ v_20650);
      v_20655 <- getRegister cf;
      v_20656 <- eval (eq v_20655 (expression.bv_nat 1 1));
      v_20657 <- eval (bit_and v_20654 v_20656);
      v_20658 <- eval (bit_or v_20653 v_20657);
      v_20659 <- eval (mux v_20658 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20660 <- eval (eq v_20644 (expression.bv_nat 8 1));
      v_20661 <- eval (extract v_20647 1 2);
      v_20662 <- eval (eq v_20661 (expression.bv_nat 1 1));
      v_20663 <- eval (eq v_20652 v_20662);
      v_20664 <- eval (notBool_ v_20663);
      v_20665 <- eval (bit_and v_20660 v_20664);
      v_20666 <- eval (notBool_ v_20660);
      v_20667 <- eval (bit_and v_20650 undef);
      v_20668 <- getRegister of;
      v_20669 <- eval (eq v_20668 (expression.bv_nat 1 1));
      v_20670 <- eval (bit_and v_20654 v_20669);
      v_20671 <- eval (bit_or v_20667 v_20670);
      v_20672 <- eval (bit_and v_20666 v_20671);
      v_20673 <- eval (bit_or v_20665 v_20672);
      v_20674 <- eval (mux v_20673 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20674;
      setRegister cf v_20659;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3143 : Mem) => do
      v_20677 <- evaluateAddress v_3143;
      v_20678 <- load v_20677 4;
      v_20679 <- eval (lshr v_20678 1);
      v_20680 <- eval (bitwidthMInt v_20678);
      v_20681 <- eval (sub v_20680 1);
      v_20682 <- eval (extract v_20678 v_20681 v_20680);
      v_20683 <- eval (mi v_20681 0);
      v_20684 <- eval (concat v_20682 v_20683);
      v_20685 <- eval (add v_20679 v_20684);
      store v_20677 v_20685 4;
      v_20687 <- eval (extract v_20685 0 1);
      v_20688 <- eval (eq v_20687 (expression.bv_nat 1 1));
      v_20689 <- eval (extract v_20685 1 2);
      v_20690 <- eval (eq v_20689 (expression.bv_nat 1 1));
      v_20691 <- eval (eq v_20688 v_20690);
      v_20692 <- eval (notBool_ v_20691);
      v_20693 <- eval (mux v_20692 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20693;
      setRegister cf v_20687;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3143 : Mem) => do
      v_20696 <- evaluateAddress v_3143;
      v_20697 <- load v_20696 4;
      v_20698 <- eval (lshr v_20697 1);
      v_20699 <- eval (bitwidthMInt v_20697);
      v_20700 <- eval (sub v_20699 1);
      v_20701 <- eval (extract v_20697 v_20700 v_20699);
      v_20702 <- eval (mi v_20700 0);
      v_20703 <- eval (concat v_20701 v_20702);
      v_20704 <- eval (add v_20698 v_20703);
      store v_20696 v_20704 4;
      v_20706 <- eval (extract v_20704 0 1);
      v_20707 <- eval (eq v_20706 (expression.bv_nat 1 1));
      v_20708 <- eval (mux v_20707 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20709 <- eval (extract v_20704 1 2);
      v_20710 <- eval (eq v_20709 (expression.bv_nat 1 1));
      v_20711 <- eval (eq v_20707 v_20710);
      v_20712 <- eval (notBool_ v_20711);
      v_20713 <- eval (mux v_20712 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20713;
      setRegister cf v_20708;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3147 : Mem) => do
      v_20716 <- evaluateAddress v_3147;
      v_20717 <- load v_20716 4;
      v_20718 <- eval (lshr v_20717 1);
      v_20719 <- eval (bitwidthMInt v_20717);
      v_20720 <- eval (sub v_20719 1);
      v_20721 <- eval (extract v_20717 v_20720 v_20719);
      v_20722 <- eval (mi v_20720 0);
      v_20723 <- eval (concat v_20721 v_20722);
      v_20724 <- eval (add v_20718 v_20723);
      store v_20716 v_20724 4;
      v_20726 <- eval (extract v_20724 0 1);
      v_20727 <- eval (eq v_20726 (expression.bv_nat 1 1));
      v_20728 <- eval (mux v_20727 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20729 <- eval (extract v_20724 1 2);
      v_20730 <- eval (eq v_20729 (expression.bv_nat 1 1));
      v_20731 <- eval (eq v_20727 v_20730);
      v_20732 <- eval (notBool_ v_20731);
      v_20733 <- eval (mux v_20732 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20733;
      setRegister cf v_20728;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3147 : Mem) => do
      v_20736 <- evaluateAddress v_3147;
      v_20737 <- load v_20736 4;
      v_20738 <- eval (lshr v_20737 1);
      v_20739 <- eval (bitwidthMInt v_20737);
      v_20740 <- eval (sub v_20739 1);
      v_20741 <- eval (extract v_20737 v_20740 v_20739);
      v_20742 <- eval (mi v_20740 0);
      v_20743 <- eval (concat v_20741 v_20742);
      v_20744 <- eval (add v_20738 v_20743);
      store v_20736 v_20744 4;
      v_20746 <- eval (extract v_20744 0 1);
      v_20747 <- eval (eq v_20746 (expression.bv_nat 1 1));
      v_20748 <- eval (extract v_20744 1 2);
      v_20749 <- eval (eq v_20748 (expression.bv_nat 1 1));
      v_20750 <- eval (eq v_20747 v_20749);
      v_20751 <- eval (notBool_ v_20750);
      v_20752 <- eval (mux v_20751 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20752;
      setRegister cf v_20746;
      pure ()
    pat_end
def rorq1 : instruction :=
  definst "rorq" $ do
    pattern fun cl (v_3173 : reg (bv 64)) => do
      v_9562 <- getRegister rcx;
      v_9563 <- eval (extract v_9562 56 64);
      v_9564 <- eval (bv_and v_9563 (expression.bv_nat 8 63));
      v_9565 <- eval (eq v_9564 (expression.bv_nat 8 0));
      v_9566 <- eval (notBool_ v_9565);
      v_9567 <- getRegister v_3173;
      v_9568 <- eval (concat (expression.bv_nat 56 0) v_9564);
      v_9569 <- eval (uvalueMInt v_9568);
      v_9570 <- eval (rorHelper v_9567 v_9569 0);
      v_9571 <- eval (extract v_9570 0 1);
      v_9572 <- eval (eq v_9571 (expression.bv_nat 1 1));
      v_9573 <- eval (bit_and v_9566 v_9572);
      v_9574 <- eval (notBool_ v_9566);
      v_9575 <- getRegister cf;
      v_9576 <- eval (eq v_9575 (expression.bv_nat 1 1));
      v_9577 <- eval (bit_and v_9574 v_9576);
      v_9578 <- eval (bit_or v_9573 v_9577);
      v_9579 <- eval (mux v_9578 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9580 <- eval (eq v_9564 (expression.bv_nat 8 1));
      v_9581 <- eval (extract v_9570 1 2);
      v_9582 <- eval (eq v_9581 (expression.bv_nat 1 1));
      v_9583 <- eval (eq v_9572 v_9582);
      v_9584 <- eval (notBool_ v_9583);
      v_9585 <- eval (bit_and v_9580 v_9584);
      v_9586 <- eval (notBool_ v_9580);
      v_9587 <- eval (bit_and v_9566 undef);
      v_9588 <- getRegister of;
      v_9589 <- eval (eq v_9588 (expression.bv_nat 1 1));
      v_9590 <- eval (bit_and v_9574 v_9589);
      v_9591 <- eval (bit_or v_9587 v_9590);
      v_9592 <- eval (bit_and v_9586 v_9591);
      v_9593 <- eval (bit_or v_9585 v_9592);
      v_9594 <- eval (mux v_9593 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3173) v_9570;
      setRegister of v_9594;
      setRegister cf v_9579;
      pure ()
    pat_end;
    pattern fun (v_3178 : imm int) (v_3177 : reg (bv 64)) => do
      v_9598 <- eval (handleImmediateWithSignExtend v_3178 8 8);
      v_9599 <- eval (bv_and v_9598 (expression.bv_nat 8 63));
      v_9600 <- eval (eq v_9599 (expression.bv_nat 8 0));
      v_9601 <- eval (notBool_ v_9600);
      v_9602 <- getRegister v_3177;
      v_9603 <- eval (concat (expression.bv_nat 56 0) v_9599);
      v_9604 <- eval (uvalueMInt v_9603);
      v_9605 <- eval (rorHelper v_9602 v_9604 0);
      v_9606 <- eval (extract v_9605 0 1);
      v_9607 <- eval (eq v_9606 (expression.bv_nat 1 1));
      v_9608 <- eval (bit_and v_9601 v_9607);
      v_9609 <- eval (notBool_ v_9601);
      v_9610 <- getRegister cf;
      v_9611 <- eval (eq v_9610 (expression.bv_nat 1 1));
      v_9612 <- eval (bit_and v_9609 v_9611);
      v_9613 <- eval (bit_or v_9608 v_9612);
      v_9614 <- eval (mux v_9613 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9615 <- eval (eq v_9599 (expression.bv_nat 8 1));
      v_9616 <- eval (extract v_9605 1 2);
      v_9617 <- eval (eq v_9616 (expression.bv_nat 1 1));
      v_9618 <- eval (eq v_9607 v_9617);
      v_9619 <- eval (notBool_ v_9618);
      v_9620 <- eval (bit_and v_9615 v_9619);
      v_9621 <- eval (notBool_ v_9615);
      v_9622 <- eval (bit_and v_9601 undef);
      v_9623 <- getRegister of;
      v_9624 <- eval (eq v_9623 (expression.bv_nat 1 1));
      v_9625 <- eval (bit_and v_9609 v_9624);
      v_9626 <- eval (bit_or v_9622 v_9625);
      v_9627 <- eval (bit_and v_9621 v_9626);
      v_9628 <- eval (bit_or v_9620 v_9627);
      v_9629 <- eval (mux v_9628 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3177) v_9605;
      setRegister of v_9629;
      setRegister cf v_9614;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3182 : reg (bv 64)) => do
      v_9633 <- getRegister v_3182;
      v_9634 <- eval (lshr v_9633 1);
      v_9635 <- eval (bitwidthMInt v_9633);
      v_9636 <- eval (sub v_9635 1);
      v_9637 <- eval (extract v_9633 v_9636 v_9635);
      v_9638 <- eval (mi v_9636 0);
      v_9639 <- eval (concat v_9637 v_9638);
      v_9640 <- eval (add v_9634 v_9639);
      v_9641 <- eval (extract v_9640 0 1);
      v_9642 <- eval (eq v_9641 (expression.bv_nat 1 1));
      v_9643 <- eval (extract v_9640 1 2);
      v_9644 <- eval (eq v_9643 (expression.bv_nat 1 1));
      v_9645 <- eval (eq v_9642 v_9644);
      v_9646 <- eval (notBool_ v_9645);
      v_9647 <- eval (mux v_9646 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3182) v_9640;
      setRegister of v_9647;
      setRegister cf v_9641;
      pure ()
    pat_end;
    pattern fun cl (v_3163 : Mem) => do
      v_20755 <- evaluateAddress v_3163;
      v_20756 <- load v_20755 8;
      v_20757 <- getRegister rcx;
      v_20758 <- eval (extract v_20757 56 64);
      v_20759 <- eval (bv_and v_20758 (expression.bv_nat 8 63));
      v_20760 <- eval (concat (expression.bv_nat 56 0) v_20759);
      v_20761 <- eval (uvalueMInt v_20760);
      v_20762 <- eval (rorHelper v_20756 v_20761 0);
      store v_20755 v_20762 8;
      v_20764 <- eval (eq v_20759 (expression.bv_nat 8 0));
      v_20765 <- eval (notBool_ v_20764);
      v_20766 <- eval (extract v_20762 0 1);
      v_20767 <- eval (eq v_20766 (expression.bv_nat 1 1));
      v_20768 <- eval (bit_and v_20765 v_20767);
      v_20769 <- eval (notBool_ v_20765);
      v_20770 <- getRegister cf;
      v_20771 <- eval (eq v_20770 (expression.bv_nat 1 1));
      v_20772 <- eval (bit_and v_20769 v_20771);
      v_20773 <- eval (bit_or v_20768 v_20772);
      v_20774 <- eval (mux v_20773 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20775 <- eval (eq v_20759 (expression.bv_nat 8 1));
      v_20776 <- eval (extract v_20762 1 2);
      v_20777 <- eval (eq v_20776 (expression.bv_nat 1 1));
      v_20778 <- eval (eq v_20767 v_20777);
      v_20779 <- eval (notBool_ v_20778);
      v_20780 <- eval (bit_and v_20775 v_20779);
      v_20781 <- eval (notBool_ v_20775);
      v_20782 <- eval (bit_and v_20765 undef);
      v_20783 <- getRegister of;
      v_20784 <- eval (eq v_20783 (expression.bv_nat 1 1));
      v_20785 <- eval (bit_and v_20769 v_20784);
      v_20786 <- eval (bit_or v_20782 v_20785);
      v_20787 <- eval (bit_and v_20781 v_20786);
      v_20788 <- eval (bit_or v_20780 v_20787);
      v_20789 <- eval (mux v_20788 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20789;
      setRegister cf v_20774;
      pure ()
    pat_end;
    pattern fun (v_3167 : imm int) (v_3166 : Mem) => do
      v_20792 <- evaluateAddress v_3166;
      v_20793 <- load v_20792 8;
      v_20794 <- eval (handleImmediateWithSignExtend v_3167 8 8);
      v_20795 <- eval (bv_and v_20794 (expression.bv_nat 8 63));
      v_20796 <- eval (concat (expression.bv_nat 56 0) v_20795);
      v_20797 <- eval (uvalueMInt v_20796);
      v_20798 <- eval (rorHelper v_20793 v_20797 0);
      store v_20792 v_20798 8;
      v_20800 <- eval (eq v_20795 (expression.bv_nat 8 0));
      v_20801 <- eval (notBool_ v_20800);
      v_20802 <- eval (extract v_20798 0 1);
      v_20803 <- eval (eq v_20802 (expression.bv_nat 1 1));
      v_20804 <- eval (bit_and v_20801 v_20803);
      v_20805 <- eval (notBool_ v_20801);
      v_20806 <- getRegister cf;
      v_20807 <- eval (eq v_20806 (expression.bv_nat 1 1));
      v_20808 <- eval (bit_and v_20805 v_20807);
      v_20809 <- eval (bit_or v_20804 v_20808);
      v_20810 <- eval (mux v_20809 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20811 <- eval (eq v_20795 (expression.bv_nat 8 1));
      v_20812 <- eval (extract v_20798 1 2);
      v_20813 <- eval (eq v_20812 (expression.bv_nat 1 1));
      v_20814 <- eval (eq v_20803 v_20813);
      v_20815 <- eval (notBool_ v_20814);
      v_20816 <- eval (bit_and v_20811 v_20815);
      v_20817 <- eval (notBool_ v_20811);
      v_20818 <- eval (bit_and v_20801 undef);
      v_20819 <- getRegister of;
      v_20820 <- eval (eq v_20819 (expression.bv_nat 1 1));
      v_20821 <- eval (bit_and v_20805 v_20820);
      v_20822 <- eval (bit_or v_20818 v_20821);
      v_20823 <- eval (bit_and v_20817 v_20822);
      v_20824 <- eval (bit_or v_20816 v_20823);
      v_20825 <- eval (mux v_20824 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20825;
      setRegister cf v_20810;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3166 : Mem) => do
      v_20828 <- evaluateAddress v_3166;
      v_20829 <- load v_20828 8;
      v_20830 <- eval (lshr v_20829 1);
      v_20831 <- eval (bitwidthMInt v_20829);
      v_20832 <- eval (sub v_20831 1);
      v_20833 <- eval (extract v_20829 v_20832 v_20831);
      v_20834 <- eval (mi v_20832 0);
      v_20835 <- eval (concat v_20833 v_20834);
      v_20836 <- eval (add v_20830 v_20835);
      store v_20828 v_20836 8;
      v_20838 <- eval (extract v_20836 0 1);
      v_20839 <- eval (eq v_20838 (expression.bv_nat 1 1));
      v_20840 <- eval (extract v_20836 1 2);
      v_20841 <- eval (eq v_20840 (expression.bv_nat 1 1));
      v_20842 <- eval (eq v_20839 v_20841);
      v_20843 <- eval (notBool_ v_20842);
      v_20844 <- eval (mux v_20843 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20844;
      setRegister cf v_20838;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3166 : Mem) => do
      v_20847 <- evaluateAddress v_3166;
      v_20848 <- load v_20847 8;
      v_20849 <- eval (lshr v_20848 1);
      v_20850 <- eval (bitwidthMInt v_20848);
      v_20851 <- eval (sub v_20850 1);
      v_20852 <- eval (extract v_20848 v_20851 v_20850);
      v_20853 <- eval (mi v_20851 0);
      v_20854 <- eval (concat v_20852 v_20853);
      v_20855 <- eval (add v_20849 v_20854);
      store v_20847 v_20855 8;
      v_20857 <- eval (extract v_20855 0 1);
      v_20858 <- eval (eq v_20857 (expression.bv_nat 1 1));
      v_20859 <- eval (mux v_20858 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20860 <- eval (extract v_20855 1 2);
      v_20861 <- eval (eq v_20860 (expression.bv_nat 1 1));
      v_20862 <- eval (eq v_20858 v_20861);
      v_20863 <- eval (notBool_ v_20862);
      v_20864 <- eval (mux v_20863 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20864;
      setRegister cf v_20859;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3170 : Mem) => do
      v_20867 <- evaluateAddress v_3170;
      v_20868 <- load v_20867 8;
      v_20869 <- eval (lshr v_20868 1);
      v_20870 <- eval (bitwidthMInt v_20868);
      v_20871 <- eval (sub v_20870 1);
      v_20872 <- eval (extract v_20868 v_20871 v_20870);
      v_20873 <- eval (mi v_20871 0);
      v_20874 <- eval (concat v_20872 v_20873);
      v_20875 <- eval (add v_20869 v_20874);
      store v_20867 v_20875 8;
      v_20877 <- eval (extract v_20875 0 1);
      v_20878 <- eval (eq v_20877 (expression.bv_nat 1 1));
      v_20879 <- eval (mux v_20878 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20880 <- eval (extract v_20875 1 2);
      v_20881 <- eval (eq v_20880 (expression.bv_nat 1 1));
      v_20882 <- eval (eq v_20878 v_20881);
      v_20883 <- eval (notBool_ v_20882);
      v_20884 <- eval (mux v_20883 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20884;
      setRegister cf v_20879;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3170 : Mem) => do
      v_20887 <- evaluateAddress v_3170;
      v_20888 <- load v_20887 8;
      v_20889 <- eval (lshr v_20888 1);
      v_20890 <- eval (bitwidthMInt v_20888);
      v_20891 <- eval (sub v_20890 1);
      v_20892 <- eval (extract v_20888 v_20891 v_20890);
      v_20893 <- eval (mi v_20891 0);
      v_20894 <- eval (concat v_20892 v_20893);
      v_20895 <- eval (add v_20889 v_20894);
      store v_20887 v_20895 8;
      v_20897 <- eval (extract v_20895 0 1);
      v_20898 <- eval (eq v_20897 (expression.bv_nat 1 1));
      v_20899 <- eval (extract v_20895 1 2);
      v_20900 <- eval (eq v_20899 (expression.bv_nat 1 1));
      v_20901 <- eval (eq v_20898 v_20900);
      v_20902 <- eval (notBool_ v_20901);
      v_20903 <- eval (mux v_20902 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20903;
      setRegister cf v_20897;
      pure ()
    pat_end
def rorw1 : instruction :=
  definst "rorw" $ do
    pattern fun cl (v_3199 : reg (bv 16)) => do
      v_9661 <- getRegister rcx;
      v_9662 <- eval (extract v_9661 56 64);
      v_9663 <- eval (bv_and v_9662 (expression.bv_nat 8 31));
      v_9664 <- eval (eq v_9663 (expression.bv_nat 8 0));
      v_9665 <- eval (notBool_ v_9664);
      v_9666 <- getRegister v_3199;
      v_9667 <- eval (concat (expression.bv_nat 8 0) v_9663);
      v_9668 <- eval (uvalueMInt v_9667);
      v_9669 <- eval (rorHelper v_9666 v_9668 0);
      v_9670 <- eval (extract v_9669 0 1);
      v_9671 <- eval (eq v_9670 (expression.bv_nat 1 1));
      v_9672 <- eval (bit_and v_9665 v_9671);
      v_9673 <- eval (notBool_ v_9665);
      v_9674 <- getRegister cf;
      v_9675 <- eval (eq v_9674 (expression.bv_nat 1 1));
      v_9676 <- eval (bit_and v_9673 v_9675);
      v_9677 <- eval (bit_or v_9672 v_9676);
      v_9678 <- eval (mux v_9677 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9679 <- eval (eq v_9663 (expression.bv_nat 8 1));
      v_9680 <- eval (extract v_9669 1 2);
      v_9681 <- eval (eq v_9680 (expression.bv_nat 1 1));
      v_9682 <- eval (eq v_9671 v_9681);
      v_9683 <- eval (notBool_ v_9682);
      v_9684 <- eval (bit_and v_9679 v_9683);
      v_9685 <- eval (notBool_ v_9679);
      v_9686 <- eval (bit_and v_9665 undef);
      v_9687 <- getRegister of;
      v_9688 <- eval (eq v_9687 (expression.bv_nat 1 1));
      v_9689 <- eval (bit_and v_9673 v_9688);
      v_9690 <- eval (bit_or v_9686 v_9689);
      v_9691 <- eval (bit_and v_9685 v_9690);
      v_9692 <- eval (bit_or v_9684 v_9691);
      v_9693 <- eval (mux v_9692 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3199) v_9669;
      setRegister of v_9693;
      setRegister cf v_9678;
      pure ()
    pat_end;
    pattern fun (v_3200 : imm int) (v_3204 : reg (bv 16)) => do
      v_9697 <- eval (handleImmediateWithSignExtend v_3200 8 8);
      v_9698 <- eval (bv_and v_9697 (expression.bv_nat 8 31));
      v_9699 <- eval (eq v_9698 (expression.bv_nat 8 0));
      v_9700 <- eval (notBool_ v_9699);
      v_9701 <- getRegister v_3204;
      v_9702 <- eval (concat (expression.bv_nat 8 0) v_9698);
      v_9703 <- eval (uvalueMInt v_9702);
      v_9704 <- eval (rorHelper v_9701 v_9703 0);
      v_9705 <- eval (extract v_9704 0 1);
      v_9706 <- eval (eq v_9705 (expression.bv_nat 1 1));
      v_9707 <- eval (bit_and v_9700 v_9706);
      v_9708 <- eval (notBool_ v_9700);
      v_9709 <- getRegister cf;
      v_9710 <- eval (eq v_9709 (expression.bv_nat 1 1));
      v_9711 <- eval (bit_and v_9708 v_9710);
      v_9712 <- eval (bit_or v_9707 v_9711);
      v_9713 <- eval (mux v_9712 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9714 <- eval (eq v_9698 (expression.bv_nat 8 1));
      v_9715 <- eval (extract v_9704 1 2);
      v_9716 <- eval (eq v_9715 (expression.bv_nat 1 1));
      v_9717 <- eval (eq v_9706 v_9716);
      v_9718 <- eval (notBool_ v_9717);
      v_9719 <- eval (bit_and v_9714 v_9718);
      v_9720 <- eval (notBool_ v_9714);
      v_9721 <- eval (bit_and v_9700 undef);
      v_9722 <- getRegister of;
      v_9723 <- eval (eq v_9722 (expression.bv_nat 1 1));
      v_9724 <- eval (bit_and v_9708 v_9723);
      v_9725 <- eval (bit_or v_9721 v_9724);
      v_9726 <- eval (bit_and v_9720 v_9725);
      v_9727 <- eval (bit_or v_9719 v_9726);
      v_9728 <- eval (mux v_9727 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3204) v_9704;
      setRegister of v_9728;
      setRegister cf v_9713;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3208 : reg (bv 16)) => do
      v_9732 <- getRegister v_3208;
      v_9733 <- eval (lshr v_9732 1);
      v_9734 <- eval (bitwidthMInt v_9732);
      v_9735 <- eval (sub v_9734 1);
      v_9736 <- eval (extract v_9732 v_9735 v_9734);
      v_9737 <- eval (mi v_9735 0);
      v_9738 <- eval (concat v_9736 v_9737);
      v_9739 <- eval (add v_9733 v_9738);
      v_9740 <- eval (extract v_9739 0 1);
      v_9741 <- eval (eq v_9740 (expression.bv_nat 1 1));
      v_9742 <- eval (extract v_9739 1 2);
      v_9743 <- eval (eq v_9742 (expression.bv_nat 1 1));
      v_9744 <- eval (eq v_9741 v_9743);
      v_9745 <- eval (notBool_ v_9744);
      v_9746 <- eval (mux v_9745 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3208) v_9739;
      setRegister of v_9746;
      setRegister cf v_9740;
      pure ()
    pat_end;
    pattern fun cl (v_3186 : Mem) => do
      v_20906 <- evaluateAddress v_3186;
      v_20907 <- load v_20906 2;
      v_20908 <- getRegister rcx;
      v_20909 <- eval (extract v_20908 56 64);
      v_20910 <- eval (bv_and v_20909 (expression.bv_nat 8 31));
      v_20911 <- eval (concat (expression.bv_nat 8 0) v_20910);
      v_20912 <- eval (uvalueMInt v_20911);
      v_20913 <- eval (rorHelper v_20907 v_20912 0);
      store v_20906 v_20913 2;
      v_20915 <- eval (eq v_20910 (expression.bv_nat 8 0));
      v_20916 <- eval (notBool_ v_20915);
      v_20917 <- eval (extract v_20913 0 1);
      v_20918 <- eval (eq v_20917 (expression.bv_nat 1 1));
      v_20919 <- eval (bit_and v_20916 v_20918);
      v_20920 <- eval (notBool_ v_20916);
      v_20921 <- getRegister cf;
      v_20922 <- eval (eq v_20921 (expression.bv_nat 1 1));
      v_20923 <- eval (bit_and v_20920 v_20922);
      v_20924 <- eval (bit_or v_20919 v_20923);
      v_20925 <- eval (mux v_20924 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20926 <- eval (eq v_20910 (expression.bv_nat 8 1));
      v_20927 <- eval (extract v_20913 1 2);
      v_20928 <- eval (eq v_20927 (expression.bv_nat 1 1));
      v_20929 <- eval (eq v_20918 v_20928);
      v_20930 <- eval (notBool_ v_20929);
      v_20931 <- eval (bit_and v_20926 v_20930);
      v_20932 <- eval (notBool_ v_20926);
      v_20933 <- eval (bit_and v_20916 undef);
      v_20934 <- getRegister of;
      v_20935 <- eval (eq v_20934 (expression.bv_nat 1 1));
      v_20936 <- eval (bit_and v_20920 v_20935);
      v_20937 <- eval (bit_or v_20933 v_20936);
      v_20938 <- eval (bit_and v_20932 v_20937);
      v_20939 <- eval (bit_or v_20931 v_20938);
      v_20940 <- eval (mux v_20939 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20940;
      setRegister cf v_20925;
      pure ()
    pat_end;
    pattern fun (v_3190 : imm int) (v_3189 : Mem) => do
      v_20943 <- evaluateAddress v_3189;
      v_20944 <- load v_20943 2;
      v_20945 <- eval (handleImmediateWithSignExtend v_3190 8 8);
      v_20946 <- eval (bv_and v_20945 (expression.bv_nat 8 31));
      v_20947 <- eval (concat (expression.bv_nat 8 0) v_20946);
      v_20948 <- eval (uvalueMInt v_20947);
      v_20949 <- eval (rorHelper v_20944 v_20948 0);
      store v_20943 v_20949 2;
      v_20951 <- eval (eq v_20946 (expression.bv_nat 8 0));
      v_20952 <- eval (notBool_ v_20951);
      v_20953 <- eval (extract v_20949 0 1);
      v_20954 <- eval (eq v_20953 (expression.bv_nat 1 1));
      v_20955 <- eval (bit_and v_20952 v_20954);
      v_20956 <- eval (notBool_ v_20952);
      v_20957 <- getRegister cf;
      v_20958 <- eval (eq v_20957 (expression.bv_nat 1 1));
      v_20959 <- eval (bit_and v_20956 v_20958);
      v_20960 <- eval (bit_or v_20955 v_20959);
      v_20961 <- eval (mux v_20960 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20962 <- eval (eq v_20946 (expression.bv_nat 8 1));
      v_20963 <- eval (extract v_20949 1 2);
      v_20964 <- eval (eq v_20963 (expression.bv_nat 1 1));
      v_20965 <- eval (eq v_20954 v_20964);
      v_20966 <- eval (notBool_ v_20965);
      v_20967 <- eval (bit_and v_20962 v_20966);
      v_20968 <- eval (notBool_ v_20962);
      v_20969 <- eval (bit_and v_20952 undef);
      v_20970 <- getRegister of;
      v_20971 <- eval (eq v_20970 (expression.bv_nat 1 1));
      v_20972 <- eval (bit_and v_20956 v_20971);
      v_20973 <- eval (bit_or v_20969 v_20972);
      v_20974 <- eval (bit_and v_20968 v_20973);
      v_20975 <- eval (bit_or v_20967 v_20974);
      v_20976 <- eval (mux v_20975 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20976;
      setRegister cf v_20961;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3189 : Mem) => do
      v_20979 <- evaluateAddress v_3189;
      v_20980 <- load v_20979 2;
      v_20981 <- eval (lshr v_20980 1);
      v_20982 <- eval (bitwidthMInt v_20980);
      v_20983 <- eval (sub v_20982 1);
      v_20984 <- eval (extract v_20980 v_20983 v_20982);
      v_20985 <- eval (mi v_20983 0);
      v_20986 <- eval (concat v_20984 v_20985);
      v_20987 <- eval (add v_20981 v_20986);
      store v_20979 v_20987 2;
      v_20989 <- eval (extract v_20987 0 1);
      v_20990 <- eval (eq v_20989 (expression.bv_nat 1 1));
      v_20991 <- eval (extract v_20987 1 2);
      v_20992 <- eval (eq v_20991 (expression.bv_nat 1 1));
      v_20993 <- eval (eq v_20990 v_20992);
      v_20994 <- eval (notBool_ v_20993);
      v_20995 <- eval (mux v_20994 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20995;
      setRegister cf v_20989;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3189 : Mem) => do
      v_20998 <- evaluateAddress v_3189;
      v_20999 <- load v_20998 2;
      v_21000 <- eval (lshr v_20999 1);
      v_21001 <- eval (bitwidthMInt v_20999);
      v_21002 <- eval (sub v_21001 1);
      v_21003 <- eval (extract v_20999 v_21002 v_21001);
      v_21004 <- eval (mi v_21002 0);
      v_21005 <- eval (concat v_21003 v_21004);
      v_21006 <- eval (add v_21000 v_21005);
      store v_20998 v_21006 2;
      v_21008 <- eval (extract v_21006 0 1);
      v_21009 <- eval (eq v_21008 (expression.bv_nat 1 1));
      v_21010 <- eval (mux v_21009 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21011 <- eval (extract v_21006 1 2);
      v_21012 <- eval (eq v_21011 (expression.bv_nat 1 1));
      v_21013 <- eval (eq v_21009 v_21012);
      v_21014 <- eval (notBool_ v_21013);
      v_21015 <- eval (mux v_21014 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21015;
      setRegister cf v_21010;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3193 : Mem) => do
      v_21018 <- evaluateAddress v_3193;
      v_21019 <- load v_21018 2;
      v_21020 <- eval (lshr v_21019 1);
      v_21021 <- eval (bitwidthMInt v_21019);
      v_21022 <- eval (sub v_21021 1);
      v_21023 <- eval (extract v_21019 v_21022 v_21021);
      v_21024 <- eval (mi v_21022 0);
      v_21025 <- eval (concat v_21023 v_21024);
      v_21026 <- eval (add v_21020 v_21025);
      store v_21018 v_21026 2;
      v_21028 <- eval (extract v_21026 0 1);
      v_21029 <- eval (eq v_21028 (expression.bv_nat 1 1));
      v_21030 <- eval (mux v_21029 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21031 <- eval (extract v_21026 1 2);
      v_21032 <- eval (eq v_21031 (expression.bv_nat 1 1));
      v_21033 <- eval (eq v_21029 v_21032);
      v_21034 <- eval (notBool_ v_21033);
      v_21035 <- eval (mux v_21034 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21035;
      setRegister cf v_21030;
      pure ()
    pat_end;
    pattern fun $0x1 (v_3193 : Mem) => do
      v_21038 <- evaluateAddress v_3193;
      v_21039 <- load v_21038 2;
      v_21040 <- eval (lshr v_21039 1);
      v_21041 <- eval (bitwidthMInt v_21039);
      v_21042 <- eval (sub v_21041 1);
      v_21043 <- eval (extract v_21039 v_21042 v_21041);
      v_21044 <- eval (mi v_21042 0);
      v_21045 <- eval (concat v_21043 v_21044);
      v_21046 <- eval (add v_21040 v_21045);
      store v_21038 v_21046 2;
      v_21048 <- eval (extract v_21046 0 1);
      v_21049 <- eval (eq v_21048 (expression.bv_nat 1 1));
      v_21050 <- eval (extract v_21046 1 2);
      v_21051 <- eval (eq v_21050 (expression.bv_nat 1 1));
      v_21052 <- eval (eq v_21049 v_21051);
      v_21053 <- eval (notBool_ v_21052);
      v_21054 <- eval (mux v_21053 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21054;
      setRegister cf v_21048;
      pure ()
    pat_end
def rorx1 : instruction :=
  definst "rorx" $ do
    pattern fun (v_2318 : imm int) (v_2316 : reg (bv 64)) (v_2317 : reg (bv 64)) => do
      v_9782 <- getRegister v_2316;
      v_9783 <- eval (handleImmediateWithSignExtend v_2318 8 8);
      v_9784 <- eval (concat (expression.bv_nat 56 0) v_9783);
      v_9785 <- eval (bv_and v_9784 (expression.bv_nat 64 63));
      v_9786 <- eval (uvalueMInt v_9785);
      v_9787 <- eval (lshr v_9782 v_9786);
      v_9788 <- eval (sub (expression.bv_nat 64 64) v_9785);
      v_9789 <- eval (uvalueMInt v_9788);
      v_9790 <- eval (shl v_9782 v_9789);
      v_9791 <- eval (bitwidthMInt v_9782);
      v_9792 <- eval (extract v_9790 0 v_9791);
      v_9793 <- eval (bv_or v_9787 v_9792);
      setRegister (lhs.of_reg v_2317) v_9793;
      pure ()
    pat_end;
    pattern fun (v_3219 : imm int) (v_3220 : reg (bv 32)) (v_3221 : reg (bv 32)) => do
      v_11563 <- getRegister v_3220;
      v_11564 <- eval (handleImmediateWithSignExtend v_3219 8 8);
      v_11565 <- eval (concat (expression.bv_nat 24 0) v_11564);
      v_11566 <- eval (bv_and v_11565 (expression.bv_nat 32 31));
      v_11567 <- eval (uvalueMInt v_11566);
      v_11568 <- eval (lshr v_11563 v_11567);
      v_11569 <- eval (sub (expression.bv_nat 32 32) v_11566);
      v_11570 <- eval (uvalueMInt v_11569);
      v_11571 <- eval (shl v_11563 v_11570);
      v_11572 <- eval (bitwidthMInt v_11563);
      v_11573 <- eval (extract v_11571 0 v_11572);
      v_11574 <- eval (bv_or v_11568 v_11573);
      setRegister (lhs.of_reg v_3221) v_11574;
      pure ()
    pat_end;
    pattern fun (v_3209 : imm int) (v_3210 : Mem) (v_3211 : reg (bv 32)) => do
      v_21057 <- evaluateAddress v_3210;
      v_21058 <- load v_21057 4;
      v_21059 <- eval (handleImmediateWithSignExtend v_3209 8 8);
      v_21060 <- eval (concat (expression.bv_nat 24 0) v_21059);
      v_21061 <- eval (bv_and v_21060 (expression.bv_nat 32 31));
      v_21062 <- eval (uvalueMInt v_21061);
      v_21063 <- eval (lshr v_21058 v_21062);
      v_21064 <- eval (sub (expression.bv_nat 32 32) v_21061);
      v_21065 <- eval (uvalueMInt v_21064);
      v_21066 <- eval (shl v_21058 v_21065);
      v_21067 <- eval (bitwidthMInt v_21058);
      v_21068 <- eval (extract v_21066 0 v_21067);
      v_21069 <- eval (bv_or v_21063 v_21068);
      setRegister (lhs.of_reg v_3211) v_21069;
      pure ()
    pat_end;
    pattern fun (v_3231 : imm int) (v_3232 : Mem) (v_3230 : reg (bv 64)) => do
      v_21071 <- evaluateAddress v_3232;
      v_21072 <- load v_21071 8;
      v_21073 <- eval (handleImmediateWithSignExtend v_3231 8 8);
      v_21074 <- eval (concat (expression.bv_nat 56 0) v_21073);
      v_21075 <- eval (bv_and v_21074 (expression.bv_nat 64 63));
      v_21076 <- eval (uvalueMInt v_21075);
      v_21077 <- eval (lshr v_21072 v_21076);
      v_21078 <- eval (sub (expression.bv_nat 64 64) v_21075);
      v_21079 <- eval (uvalueMInt v_21078);
      v_21080 <- eval (shl v_21072 v_21079);
      v_21081 <- eval (bitwidthMInt v_21072);
      v_21082 <- eval (extract v_21080 0 v_21081);
      v_21083 <- eval (bv_or v_21077 v_21082);
      setRegister (lhs.of_reg v_3230) v_21083;
      pure ()
    pat_end
def rorxl1 : instruction :=
  definst "rorxl" $ do
    pattern fun (v_3224 : imm int) (v_3225 : reg (bv 32)) (v_3226 : reg (bv 32)) => do
      v_9760 <- getRegister v_3225;
      v_9761 <- eval (handleImmediateWithSignExtend v_3224 8 8);
      v_9762 <- eval (concat (expression.bv_nat 24 0) v_9761);
      v_9763 <- eval (bv_and v_9762 (expression.bv_nat 32 31));
      v_9764 <- eval (uvalueMInt v_9763);
      v_9765 <- eval (lshr v_9760 v_9764);
      v_9766 <- eval (sub (expression.bv_nat 32 32) v_9763);
      v_9767 <- eval (uvalueMInt v_9766);
      v_9768 <- eval (shl v_9760 v_9767);
      v_9769 <- eval (bitwidthMInt v_9760);
      v_9770 <- eval (extract v_9768 0 v_9769);
      v_9771 <- eval (bv_or v_9765 v_9770);
      setRegister (lhs.of_reg v_3226) v_9771;
      pure ()
    pat_end;
    pattern fun (v_3215 : imm int) (v_3214 : Mem) (v_3216 : reg (bv 32)) => do
      v_14993 <- evaluateAddress v_3214;
      v_14994 <- load v_14993 4;
      v_14995 <- eval (handleImmediateWithSignExtend v_3215 8 8);
      v_14996 <- eval (concat (expression.bv_nat 24 0) v_14995);
      v_14997 <- eval (bv_and v_14996 (expression.bv_nat 32 31));
      v_14998 <- eval (uvalueMInt v_14997);
      v_14999 <- eval (lshr v_14994 v_14998);
      v_15000 <- eval (sub (expression.bv_nat 32 32) v_14997);
      v_15001 <- eval (uvalueMInt v_15000);
      v_15002 <- eval (shl v_14994 v_15001);
      v_15003 <- eval (bitwidthMInt v_14994);
      v_15004 <- eval (extract v_15002 0 v_15003);
      v_15005 <- eval (bv_or v_14999 v_15004);
      setRegister (lhs.of_reg v_3216) v_15005;
      pure ()
    pat_end
def rorxq1 : instruction :=
  definst "rorxq" $ do
    pattern fun (v_2323 : imm int) (v_2321 : reg (bv 64)) (v_2322 : reg (bv 64)) => do
      v_3915 <- getRegister v_2321;
      v_3916 <- eval (handleImmediateWithSignExtend v_2323 8 8);
      v_3917 <- eval (concat (expression.bv_nat 56 0) v_3916);
      v_3918 <- eval (bv_and v_3917 (expression.bv_nat 64 63));
      v_3919 <- eval (uvalueMInt v_3918);
      v_3920 <- eval (lshr v_3915 v_3919);
      v_3921 <- eval (sub (expression.bv_nat 64 64) v_3918);
      v_3922 <- eval (uvalueMInt v_3921);
      v_3923 <- eval (shl v_3915 v_3922);
      v_3924 <- eval (bitwidthMInt v_3915);
      v_3925 <- eval (extract v_3923 0 v_3924);
      v_3926 <- eval (bv_or v_3920 v_3925);
      setRegister (lhs.of_reg v_2322) v_3926;
      pure ()
    pat_end;
    pattern fun (v_3237 : imm int) (v_3235 : Mem) (v_3236 : reg (bv 64)) => do
      v_15008 <- evaluateAddress v_3235;
      v_15009 <- load v_15008 8;
      v_15010 <- eval (handleImmediateWithSignExtend v_3237 8 8);
      v_15011 <- eval (concat (expression.bv_nat 56 0) v_15010);
      v_15012 <- eval (bv_and v_15011 (expression.bv_nat 64 63));
      v_15013 <- eval (uvalueMInt v_15012);
      v_15014 <- eval (lshr v_15009 v_15013);
      v_15015 <- eval (sub (expression.bv_nat 64 64) v_15012);
      v_15016 <- eval (uvalueMInt v_15015);
      v_15017 <- eval (shl v_15009 v_15016);
      v_15018 <- eval (bitwidthMInt v_15009);
      v_15019 <- eval (extract v_15017 0 v_15018);
      v_15020 <- eval (bv_or v_15014 v_15019);
      setRegister (lhs.of_reg v_3236) v_15020;
      pure ()
    pat_end
def roundpd1 : instruction :=
  definst "roundpd" $ do
    pattern fun (v_2334 : imm int) (v_2332 : reg (bv 128)) (v_2333 : reg (bv 128)) => do
      v_3933 <- getRegister v_2332;
      v_3934 <- eval (extract v_3933 0 64);
      v_3935 <- eval (handleImmediateWithSignExtend v_2334 8 8);
      v_3936 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_3934 v_3935);
      v_3937 <- eval (extract v_3933 64 128);
      v_3938 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_3937 v_3935);
      v_3939 <- eval (concat v_3936 v_3938);
      setRegister (lhs.of_reg v_2333) v_3939;
      pure ()
    pat_end;
    pattern fun (v_2329 : imm int) (v_2327 : Mem) (v_2328 : reg (bv 128)) => do
      v_14245 <- evaluateAddress v_2327;
      v_14246 <- load v_14245 16;
      v_14247 <- eval (extract v_14246 0 64);
      v_14248 <- eval (handleImmediateWithSignExtend v_2329 8 8);
      v_14249 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_14247 v_14248);
      v_14250 <- eval (extract v_14246 64 128);
      v_14251 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_14250 v_14248);
      v_14252 <- eval (concat v_14249 v_14251);
      setRegister (lhs.of_reg v_2328) v_14252;
      pure ()
    pat_end
def roundps1 : instruction :=
  definst "roundps" $ do
    pattern fun (v_2345 : imm int) (v_2343 : reg (bv 128)) (v_2344 : reg (bv 128)) => do
      v_3946 <- getRegister v_2343;
      v_3947 <- eval (extract v_3946 0 32);
      v_3948 <- eval (handleImmediateWithSignExtend v_2345 8 8);
      v_3949 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3947 v_3948);
      v_3950 <- eval (extract v_3946 32 64);
      v_3951 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3950 v_3948);
      v_3952 <- eval (extract v_3946 64 96);
      v_3953 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3952 v_3948);
      v_3954 <- eval (extract v_3946 96 128);
      v_3955 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3954 v_3948);
      v_3956 <- eval (concat v_3953 v_3955);
      v_3957 <- eval (concat v_3951 v_3956);
      v_3958 <- eval (concat v_3949 v_3957);
      setRegister (lhs.of_reg v_2344) v_3958;
      pure ()
    pat_end;
    pattern fun (v_2340 : imm int) (v_2338 : Mem) (v_2339 : reg (bv 128)) => do
      v_14254 <- evaluateAddress v_2338;
      v_14255 <- load v_14254 16;
      v_14256 <- eval (extract v_14255 0 32);
      v_14257 <- eval (handleImmediateWithSignExtend v_2340 8 8);
      v_14258 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_14256 v_14257);
      v_14259 <- eval (extract v_14255 32 64);
      v_14260 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_14259 v_14257);
      v_14261 <- eval (extract v_14255 64 96);
      v_14262 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_14261 v_14257);
      v_14263 <- eval (extract v_14255 96 128);
      v_14264 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_14263 v_14257);
      v_14265 <- eval (concat v_14262 v_14264);
      v_14266 <- eval (concat v_14260 v_14265);
      v_14267 <- eval (concat v_14258 v_14266);
      setRegister (lhs.of_reg v_2339) v_14267;
      pure ()
    pat_end
def roundsd1 : instruction :=
  definst "roundsd" $ do
    pattern fun (v_2356 : imm int) (v_2354 : reg (bv 128)) (v_2355 : reg (bv 128)) => do
      v_3965 <- getRegister v_2355;
      v_3966 <- eval (extract v_3965 0 64);
      v_3967 <- getRegister v_2354;
      v_3968 <- eval (extract v_3967 64 128);
      v_3969 <- eval (handleImmediateWithSignExtend v_2356 8 8);
      v_3970 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_3968 v_3969);
      v_3971 <- eval (concat v_3966 v_3970);
      setRegister (lhs.of_reg v_2355) v_3971;
      pure ()
    pat_end;
    pattern fun (v_2351 : imm int) (v_2349 : Mem) (v_2350 : reg (bv 128)) => do
      v_14269 <- getRegister v_2350;
      v_14270 <- eval (extract v_14269 0 64);
      v_14271 <- evaluateAddress v_2349;
      v_14272 <- load v_14271 8;
      v_14273 <- eval (handleImmediateWithSignExtend v_2351 8 8);
      v_14274 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_14272 v_14273);
      v_14275 <- eval (concat v_14270 v_14274);
      setRegister (lhs.of_reg v_2350) v_14275;
      pure ()
    pat_end
def roundss1 : instruction :=
  definst "roundss" $ do
    pattern fun (v_2367 : imm int) (v_2365 : reg (bv 128)) (v_2366 : reg (bv 128)) => do
      v_3978 <- getRegister v_2366;
      v_3979 <- eval (extract v_3978 0 96);
      v_3980 <- getRegister v_2365;
      v_3981 <- eval (extract v_3980 96 128);
      v_3982 <- eval (handleImmediateWithSignExtend v_2367 8 8);
      v_3983 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3981 v_3982);
      v_3984 <- eval (concat v_3979 v_3983);
      setRegister (lhs.of_reg v_2366) v_3984;
      pure ()
    pat_end;
    pattern fun (v_2362 : imm int) (v_2360 : Mem) (v_2361 : reg (bv 128)) => do
      v_14277 <- getRegister v_2361;
      v_14278 <- eval (extract v_14277 0 96);
      v_14279 <- evaluateAddress v_2360;
      v_14280 <- load v_14279 4;
      v_14281 <- eval (handleImmediateWithSignExtend v_2362 8 8);
      v_14282 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_14280 v_14281);
      v_14283 <- eval (concat v_14278 v_14282);
      setRegister (lhs.of_reg v_2361) v_14283;
      pure ()
    pat_end
def rsqrtps1 : instruction :=
  definst "rsqrtps" $ do
    pattern fun (v_2375 : reg (bv 128)) (v_2376 : reg (bv 128)) => do
      v_3990 <- getRegister v_2375;
      v_3991 <- eval (extract v_3990 0 32);
      v_3992 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3991);
      v_3993 <- eval (MInt2Float v_3992 24 8);
      v_3994 <- eval (_/Float__FLOAT 1e+00 v_3993);
      v_3995 <- eval (Float2MInt v_3994 32);
      v_3996 <- eval (extract v_3990 32 64);
      v_3997 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3996);
      v_3998 <- eval (MInt2Float v_3997 24 8);
      v_3999 <- eval (_/Float__FLOAT 1e+00 v_3998);
      v_4000 <- eval (Float2MInt v_3999 32);
      v_4001 <- eval (extract v_3990 64 96);
      v_4002 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_4001);
      v_4003 <- eval (MInt2Float v_4002 24 8);
      v_4004 <- eval (_/Float__FLOAT 1e+00 v_4003);
      v_4005 <- eval (Float2MInt v_4004 32);
      v_4006 <- eval (extract v_3990 96 128);
      v_4007 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_4006);
      v_4008 <- eval (MInt2Float v_4007 24 8);
      v_4009 <- eval (_/Float__FLOAT 1e+00 v_4008);
      v_4010 <- eval (Float2MInt v_4009 32);
      v_4011 <- eval (concat v_4005 v_4010);
      v_4012 <- eval (concat v_4000 v_4011);
      v_4013 <- eval (concat v_3995 v_4012);
      setRegister (lhs.of_reg v_2376) v_4013;
      pure ()
    pat_end;
    pattern fun (v_2371 : Mem) (v_2372 : reg (bv 128)) => do
      v_14285 <- evaluateAddress v_2371;
      v_14286 <- load v_14285 16;
      v_14287 <- eval (extract v_14286 0 32);
      v_14288 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_14287);
      v_14289 <- eval (MInt2Float v_14288 24 8);
      v_14290 <- eval (_/Float__FLOAT 1e+00 v_14289);
      v_14291 <- eval (Float2MInt v_14290 32);
      v_14292 <- eval (extract v_14286 32 64);
      v_14293 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_14292);
      v_14294 <- eval (MInt2Float v_14293 24 8);
      v_14295 <- eval (_/Float__FLOAT 1e+00 v_14294);
      v_14296 <- eval (Float2MInt v_14295 32);
      v_14297 <- eval (extract v_14286 64 96);
      v_14298 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_14297);
      v_14299 <- eval (MInt2Float v_14298 24 8);
      v_14300 <- eval (_/Float__FLOAT 1e+00 v_14299);
      v_14301 <- eval (Float2MInt v_14300 32);
      v_14302 <- eval (extract v_14286 96 128);
      v_14303 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_14302);
      v_14304 <- eval (MInt2Float v_14303 24 8);
      v_14305 <- eval (_/Float__FLOAT 1e+00 v_14304);
      v_14306 <- eval (Float2MInt v_14305 32);
      v_14307 <- eval (concat v_14301 v_14306);
      v_14308 <- eval (concat v_14296 v_14307);
      v_14309 <- eval (concat v_14291 v_14308);
      setRegister (lhs.of_reg v_2372) v_14309;
      pure ()
    pat_end
def rsqrtss1 : instruction :=
  definst "rsqrtss" $ do
    pattern fun (v_2384 : reg (bv 128)) (v_2385 : reg (bv 128)) => do
      v_4019 <- getRegister v_2385;
      v_4020 <- eval (extract v_4019 0 96);
      v_4021 <- getRegister v_2384;
      v_4022 <- eval (extract v_4021 96 128);
      v_4023 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_4022);
      v_4024 <- eval (MInt2Float v_4023 24 8);
      v_4025 <- eval (_/Float__FLOAT 1e+00 v_4024);
      v_4026 <- eval (Float2MInt v_4025 32);
      v_4027 <- eval (concat v_4020 v_4026);
      setRegister (lhs.of_reg v_2385) v_4027;
      pure ()
    pat_end;
    pattern fun (v_2380 : Mem) (v_2381 : reg (bv 128)) => do
      v_14311 <- getRegister v_2381;
      v_14312 <- eval (extract v_14311 0 96);
      v_14313 <- evaluateAddress v_2380;
      v_14314 <- load v_14313 4;
      v_14315 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_14314);
      v_14316 <- eval (MInt2Float v_14315 24 8);
      v_14317 <- eval (_/Float__FLOAT 1e+00 v_14316);
      v_14318 <- eval (Float2MInt v_14317 32);
      v_14319 <- eval (concat v_14312 v_14318);
      setRegister (lhs.of_reg v_2381) v_14319;
      pure ()
    pat_end
def salb1 : instruction :=
  definst "salb" $ do
    pattern fun cl (v_2402 : reg (bv 8)) => do
      v_4047 <- getRegister rcx;
      v_4048 <- eval (extract v_4047 56 64);
      v_4049 <- eval (bv_and v_4048 (expression.bv_nat 8 31));
      v_4050 <- eval (uge v_4049 (expression.bv_nat 8 8));
      v_4051 <- eval (bit_and v_4050 undef);
      v_4052 <- eval (notBool_ v_4050);
      v_4053 <- eval (eq v_4049 (expression.bv_nat 8 0));
      v_4054 <- eval (notBool_ v_4053);
      v_4055 <- getRegister v_2402;
      v_4056 <- eval (concat (expression.bv_nat 1 0) v_4055);
      v_4057 <- eval (concat (expression.bv_nat 1 0) v_4049);
      v_4058 <- eval (uvalueMInt v_4057);
      v_4059 <- eval (shl v_4056 v_4058);
      v_4060 <- eval (bitwidthMInt v_4056);
      v_4061 <- eval (extract v_4059 0 v_4060);
      v_4062 <- eval (extract v_4061 0 1);
      v_4063 <- eval (eq v_4062 (expression.bv_nat 1 1));
      v_4064 <- eval (bit_and v_4054 v_4063);
      v_4065 <- eval (notBool_ v_4054);
      v_4066 <- getRegister cf;
      v_4067 <- eval (eq v_4066 (expression.bv_nat 1 1));
      v_4068 <- eval (bit_and v_4065 v_4067);
      v_4069 <- eval (bit_or v_4064 v_4068);
      v_4070 <- eval (bit_and v_4052 v_4069);
      v_4071 <- eval (bit_or v_4051 v_4070);
      v_4072 <- eval (mux v_4071 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4073 <- eval (extract v_4061 1 2);
      v_4074 <- eval (eq v_4073 (expression.bv_nat 1 1));
      v_4075 <- eval (bit_and v_4054 v_4074);
      v_4076 <- getRegister sf;
      v_4077 <- eval (eq v_4076 (expression.bv_nat 1 1));
      v_4078 <- eval (bit_and v_4065 v_4077);
      v_4079 <- eval (bit_or v_4075 v_4078);
      v_4080 <- eval (mux v_4079 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4081 <- eval (extract v_4061 1 9);
      v_4082 <- eval (eq v_4081 (expression.bv_nat 8 0));
      v_4083 <- eval (bit_and v_4054 v_4082);
      v_4084 <- getRegister zf;
      v_4085 <- eval (eq v_4084 (expression.bv_nat 1 1));
      v_4086 <- eval (bit_and v_4065 v_4085);
      v_4087 <- eval (bit_or v_4083 v_4086);
      v_4088 <- eval (mux v_4087 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4089 <- eval (bit_and v_4054 undef);
      v_4090 <- getRegister af;
      v_4091 <- eval (eq v_4090 (expression.bv_nat 1 1));
      v_4092 <- eval (bit_and v_4065 v_4091);
      v_4093 <- eval (bit_or v_4089 v_4092);
      v_4094 <- eval (mux v_4093 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4095 <- eval (extract v_4061 8 9);
      v_4096 <- eval (eq v_4095 (expression.bv_nat 1 1));
      v_4097 <- eval (extract v_4061 7 8);
      v_4098 <- eval (eq v_4097 (expression.bv_nat 1 1));
      v_4099 <- eval (eq v_4096 v_4098);
      v_4100 <- eval (notBool_ v_4099);
      v_4101 <- eval (extract v_4061 6 7);
      v_4102 <- eval (eq v_4101 (expression.bv_nat 1 1));
      v_4103 <- eval (eq v_4100 v_4102);
      v_4104 <- eval (notBool_ v_4103);
      v_4105 <- eval (extract v_4061 5 6);
      v_4106 <- eval (eq v_4105 (expression.bv_nat 1 1));
      v_4107 <- eval (eq v_4104 v_4106);
      v_4108 <- eval (notBool_ v_4107);
      v_4109 <- eval (extract v_4061 4 5);
      v_4110 <- eval (eq v_4109 (expression.bv_nat 1 1));
      v_4111 <- eval (eq v_4108 v_4110);
      v_4112 <- eval (notBool_ v_4111);
      v_4113 <- eval (extract v_4061 3 4);
      v_4114 <- eval (eq v_4113 (expression.bv_nat 1 1));
      v_4115 <- eval (eq v_4112 v_4114);
      v_4116 <- eval (notBool_ v_4115);
      v_4117 <- eval (extract v_4061 2 3);
      v_4118 <- eval (eq v_4117 (expression.bv_nat 1 1));
      v_4119 <- eval (eq v_4116 v_4118);
      v_4120 <- eval (notBool_ v_4119);
      v_4121 <- eval (eq v_4120 v_4074);
      v_4122 <- eval (notBool_ v_4121);
      v_4123 <- eval (notBool_ v_4122);
      v_4124 <- eval (bit_and v_4054 v_4123);
      v_4125 <- getRegister pf;
      v_4126 <- eval (eq v_4125 (expression.bv_nat 1 1));
      v_4127 <- eval (bit_and v_4065 v_4126);
      v_4128 <- eval (bit_or v_4124 v_4127);
      v_4129 <- eval (mux v_4128 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4130 <- eval (eq v_4049 (expression.bv_nat 8 1));
      v_4131 <- eval (eq v_4071 v_4074);
      v_4132 <- eval (notBool_ v_4131);
      v_4133 <- eval (bit_and v_4130 v_4132);
      v_4134 <- eval (notBool_ v_4130);
      v_4135 <- getRegister of;
      v_4136 <- eval (eq v_4135 (expression.bv_nat 1 1));
      v_4137 <- eval (bit_and v_4065 v_4136);
      v_4138 <- eval (bit_or v_4089 v_4137);
      v_4139 <- eval (bit_and v_4134 v_4138);
      v_4140 <- eval (bit_or v_4133 v_4139);
      v_4141 <- eval (mux v_4140 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2402) v_4081;
      setRegister of v_4141;
      setRegister pf v_4129;
      setRegister af v_4094;
      setRegister zf v_4088;
      setRegister sf v_4080;
      setRegister cf v_4072;
      pure ()
    pat_end;
    pattern fun (v_2407 : imm int) (v_2406 : reg (bv 8)) => do
      v_4149 <- eval (handleImmediateWithSignExtend v_2407 8 8);
      v_4150 <- eval (bv_and v_4149 (expression.bv_nat 8 31));
      v_4151 <- eval (uge v_4150 (expression.bv_nat 8 8));
      v_4152 <- eval (bit_and v_4151 undef);
      v_4153 <- eval (notBool_ v_4151);
      v_4154 <- eval (eq v_4150 (expression.bv_nat 8 0));
      v_4155 <- eval (notBool_ v_4154);
      v_4156 <- getRegister v_2406;
      v_4157 <- eval (concat (expression.bv_nat 1 0) v_4156);
      v_4158 <- eval (concat (expression.bv_nat 1 0) v_4150);
      v_4159 <- eval (uvalueMInt v_4158);
      v_4160 <- eval (shl v_4157 v_4159);
      v_4161 <- eval (bitwidthMInt v_4157);
      v_4162 <- eval (extract v_4160 0 v_4161);
      v_4163 <- eval (extract v_4162 0 1);
      v_4164 <- eval (eq v_4163 (expression.bv_nat 1 1));
      v_4165 <- eval (bit_and v_4155 v_4164);
      v_4166 <- eval (notBool_ v_4155);
      v_4167 <- getRegister cf;
      v_4168 <- eval (eq v_4167 (expression.bv_nat 1 1));
      v_4169 <- eval (bit_and v_4166 v_4168);
      v_4170 <- eval (bit_or v_4165 v_4169);
      v_4171 <- eval (bit_and v_4153 v_4170);
      v_4172 <- eval (bit_or v_4152 v_4171);
      v_4173 <- eval (mux v_4172 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4174 <- eval (extract v_4162 1 2);
      v_4175 <- eval (eq v_4174 (expression.bv_nat 1 1));
      v_4176 <- eval (bit_and v_4155 v_4175);
      v_4177 <- getRegister sf;
      v_4178 <- eval (eq v_4177 (expression.bv_nat 1 1));
      v_4179 <- eval (bit_and v_4166 v_4178);
      v_4180 <- eval (bit_or v_4176 v_4179);
      v_4181 <- eval (mux v_4180 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4182 <- eval (extract v_4162 1 9);
      v_4183 <- eval (eq v_4182 (expression.bv_nat 8 0));
      v_4184 <- eval (bit_and v_4155 v_4183);
      v_4185 <- getRegister zf;
      v_4186 <- eval (eq v_4185 (expression.bv_nat 1 1));
      v_4187 <- eval (bit_and v_4166 v_4186);
      v_4188 <- eval (bit_or v_4184 v_4187);
      v_4189 <- eval (mux v_4188 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4190 <- eval (bit_and v_4155 undef);
      v_4191 <- getRegister af;
      v_4192 <- eval (eq v_4191 (expression.bv_nat 1 1));
      v_4193 <- eval (bit_and v_4166 v_4192);
      v_4194 <- eval (bit_or v_4190 v_4193);
      v_4195 <- eval (mux v_4194 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4196 <- eval (extract v_4162 8 9);
      v_4197 <- eval (eq v_4196 (expression.bv_nat 1 1));
      v_4198 <- eval (extract v_4162 7 8);
      v_4199 <- eval (eq v_4198 (expression.bv_nat 1 1));
      v_4200 <- eval (eq v_4197 v_4199);
      v_4201 <- eval (notBool_ v_4200);
      v_4202 <- eval (extract v_4162 6 7);
      v_4203 <- eval (eq v_4202 (expression.bv_nat 1 1));
      v_4204 <- eval (eq v_4201 v_4203);
      v_4205 <- eval (notBool_ v_4204);
      v_4206 <- eval (extract v_4162 5 6);
      v_4207 <- eval (eq v_4206 (expression.bv_nat 1 1));
      v_4208 <- eval (eq v_4205 v_4207);
      v_4209 <- eval (notBool_ v_4208);
      v_4210 <- eval (extract v_4162 4 5);
      v_4211 <- eval (eq v_4210 (expression.bv_nat 1 1));
      v_4212 <- eval (eq v_4209 v_4211);
      v_4213 <- eval (notBool_ v_4212);
      v_4214 <- eval (extract v_4162 3 4);
      v_4215 <- eval (eq v_4214 (expression.bv_nat 1 1));
      v_4216 <- eval (eq v_4213 v_4215);
      v_4217 <- eval (notBool_ v_4216);
      v_4218 <- eval (extract v_4162 2 3);
      v_4219 <- eval (eq v_4218 (expression.bv_nat 1 1));
      v_4220 <- eval (eq v_4217 v_4219);
      v_4221 <- eval (notBool_ v_4220);
      v_4222 <- eval (eq v_4221 v_4175);
      v_4223 <- eval (notBool_ v_4222);
      v_4224 <- eval (notBool_ v_4223);
      v_4225 <- eval (bit_and v_4155 v_4224);
      v_4226 <- getRegister pf;
      v_4227 <- eval (eq v_4226 (expression.bv_nat 1 1));
      v_4228 <- eval (bit_and v_4166 v_4227);
      v_4229 <- eval (bit_or v_4225 v_4228);
      v_4230 <- eval (mux v_4229 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4231 <- eval (eq v_4150 (expression.bv_nat 8 1));
      v_4232 <- eval (eq v_4172 v_4175);
      v_4233 <- eval (notBool_ v_4232);
      v_4234 <- eval (bit_and v_4231 v_4233);
      v_4235 <- eval (notBool_ v_4231);
      v_4236 <- getRegister of;
      v_4237 <- eval (eq v_4236 (expression.bv_nat 1 1));
      v_4238 <- eval (bit_and v_4166 v_4237);
      v_4239 <- eval (bit_or v_4190 v_4238);
      v_4240 <- eval (bit_and v_4235 v_4239);
      v_4241 <- eval (bit_or v_4234 v_4240);
      v_4242 <- eval (mux v_4241 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2406) v_4182;
      setRegister of v_4242;
      setRegister pf v_4230;
      setRegister af v_4195;
      setRegister zf v_4189;
      setRegister sf v_4181;
      setRegister cf v_4173;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2414 : reg (bv 8)) => do
      v_4252 <- getRegister v_2414;
      v_4253 <- eval (concat (expression.bv_nat 1 0) v_4252);
      v_4254 <- eval (shl v_4253 1);
      v_4255 <- eval (bitwidthMInt v_4253);
      v_4256 <- eval (extract v_4254 0 v_4255);
      v_4257 <- eval (extract v_4256 0 1);
      v_4258 <- eval (extract v_4256 1 2);
      v_4259 <- eval (extract v_4256 1 9);
      v_4260 <- eval (eq v_4259 (expression.bv_nat 8 0));
      v_4261 <- eval (mux v_4260 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4262 <- eval (extract v_4256 8 9);
      v_4263 <- eval (eq v_4262 (expression.bv_nat 1 1));
      v_4264 <- eval (extract v_4256 7 8);
      v_4265 <- eval (eq v_4264 (expression.bv_nat 1 1));
      v_4266 <- eval (eq v_4263 v_4265);
      v_4267 <- eval (notBool_ v_4266);
      v_4268 <- eval (extract v_4256 6 7);
      v_4269 <- eval (eq v_4268 (expression.bv_nat 1 1));
      v_4270 <- eval (eq v_4267 v_4269);
      v_4271 <- eval (notBool_ v_4270);
      v_4272 <- eval (extract v_4256 5 6);
      v_4273 <- eval (eq v_4272 (expression.bv_nat 1 1));
      v_4274 <- eval (eq v_4271 v_4273);
      v_4275 <- eval (notBool_ v_4274);
      v_4276 <- eval (extract v_4256 4 5);
      v_4277 <- eval (eq v_4276 (expression.bv_nat 1 1));
      v_4278 <- eval (eq v_4275 v_4277);
      v_4279 <- eval (notBool_ v_4278);
      v_4280 <- eval (extract v_4256 3 4);
      v_4281 <- eval (eq v_4280 (expression.bv_nat 1 1));
      v_4282 <- eval (eq v_4279 v_4281);
      v_4283 <- eval (notBool_ v_4282);
      v_4284 <- eval (extract v_4256 2 3);
      v_4285 <- eval (eq v_4284 (expression.bv_nat 1 1));
      v_4286 <- eval (eq v_4283 v_4285);
      v_4287 <- eval (notBool_ v_4286);
      v_4288 <- eval (eq v_4258 (expression.bv_nat 1 1));
      v_4289 <- eval (eq v_4287 v_4288);
      v_4290 <- eval (notBool_ v_4289);
      v_4291 <- eval (notBool_ v_4290);
      v_4292 <- eval (mux v_4291 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4293 <- eval (eq v_4257 (expression.bv_nat 1 1));
      v_4294 <- eval (eq v_4293 v_4288);
      v_4295 <- eval (notBool_ v_4294);
      v_4296 <- eval (mux v_4295 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2414) v_4259;
      setRegister of v_4296;
      setRegister pf v_4292;
      setRegister af undef;
      setRegister zf v_4261;
      setRegister sf v_4258;
      setRegister cf v_4257;
      pure ()
    pat_end;
    pattern fun cl (v_2418 : reg (bv 8)) => do
      v_4304 <- getRegister rcx;
      v_4305 <- eval (extract v_4304 56 64);
      v_4306 <- eval (bv_and v_4305 (expression.bv_nat 8 31));
      v_4307 <- eval (uge v_4306 (expression.bv_nat 8 8));
      v_4308 <- eval (bit_and v_4307 undef);
      v_4309 <- eval (notBool_ v_4307);
      v_4310 <- eval (eq v_4306 (expression.bv_nat 8 0));
      v_4311 <- eval (notBool_ v_4310);
      v_4312 <- getRegister v_2418;
      v_4313 <- eval (concat (expression.bv_nat 1 0) v_4312);
      v_4314 <- eval (concat (expression.bv_nat 1 0) v_4306);
      v_4315 <- eval (uvalueMInt v_4314);
      v_4316 <- eval (shl v_4313 v_4315);
      v_4317 <- eval (bitwidthMInt v_4313);
      v_4318 <- eval (extract v_4316 0 v_4317);
      v_4319 <- eval (extract v_4318 0 1);
      v_4320 <- eval (eq v_4319 (expression.bv_nat 1 1));
      v_4321 <- eval (bit_and v_4311 v_4320);
      v_4322 <- eval (notBool_ v_4311);
      v_4323 <- getRegister cf;
      v_4324 <- eval (eq v_4323 (expression.bv_nat 1 1));
      v_4325 <- eval (bit_and v_4322 v_4324);
      v_4326 <- eval (bit_or v_4321 v_4325);
      v_4327 <- eval (bit_and v_4309 v_4326);
      v_4328 <- eval (bit_or v_4308 v_4327);
      v_4329 <- eval (mux v_4328 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4330 <- eval (extract v_4318 1 2);
      v_4331 <- eval (eq v_4330 (expression.bv_nat 1 1));
      v_4332 <- eval (bit_and v_4311 v_4331);
      v_4333 <- getRegister sf;
      v_4334 <- eval (eq v_4333 (expression.bv_nat 1 1));
      v_4335 <- eval (bit_and v_4322 v_4334);
      v_4336 <- eval (bit_or v_4332 v_4335);
      v_4337 <- eval (mux v_4336 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4338 <- eval (bit_and v_4311 undef);
      v_4339 <- getRegister af;
      v_4340 <- eval (eq v_4339 (expression.bv_nat 1 1));
      v_4341 <- eval (bit_and v_4322 v_4340);
      v_4342 <- eval (bit_or v_4338 v_4341);
      v_4343 <- eval (mux v_4342 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4344 <- eval (extract v_4318 1 9);
      v_4345 <- eval (eq v_4344 (expression.bv_nat 8 0));
      v_4346 <- eval (bit_and v_4311 v_4345);
      v_4347 <- getRegister zf;
      v_4348 <- eval (eq v_4347 (expression.bv_nat 1 1));
      v_4349 <- eval (bit_and v_4322 v_4348);
      v_4350 <- eval (bit_or v_4346 v_4349);
      v_4351 <- eval (mux v_4350 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4352 <- eval (extract v_4318 8 9);
      v_4353 <- eval (eq v_4352 (expression.bv_nat 1 1));
      v_4354 <- eval (extract v_4318 7 8);
      v_4355 <- eval (eq v_4354 (expression.bv_nat 1 1));
      v_4356 <- eval (eq v_4353 v_4355);
      v_4357 <- eval (notBool_ v_4356);
      v_4358 <- eval (extract v_4318 6 7);
      v_4359 <- eval (eq v_4358 (expression.bv_nat 1 1));
      v_4360 <- eval (eq v_4357 v_4359);
      v_4361 <- eval (notBool_ v_4360);
      v_4362 <- eval (extract v_4318 5 6);
      v_4363 <- eval (eq v_4362 (expression.bv_nat 1 1));
      v_4364 <- eval (eq v_4361 v_4363);
      v_4365 <- eval (notBool_ v_4364);
      v_4366 <- eval (extract v_4318 4 5);
      v_4367 <- eval (eq v_4366 (expression.bv_nat 1 1));
      v_4368 <- eval (eq v_4365 v_4367);
      v_4369 <- eval (notBool_ v_4368);
      v_4370 <- eval (extract v_4318 3 4);
      v_4371 <- eval (eq v_4370 (expression.bv_nat 1 1));
      v_4372 <- eval (eq v_4369 v_4371);
      v_4373 <- eval (notBool_ v_4372);
      v_4374 <- eval (extract v_4318 2 3);
      v_4375 <- eval (eq v_4374 (expression.bv_nat 1 1));
      v_4376 <- eval (eq v_4373 v_4375);
      v_4377 <- eval (notBool_ v_4376);
      v_4378 <- eval (eq v_4377 v_4331);
      v_4379 <- eval (notBool_ v_4378);
      v_4380 <- eval (notBool_ v_4379);
      v_4381 <- eval (bit_and v_4311 v_4380);
      v_4382 <- getRegister pf;
      v_4383 <- eval (eq v_4382 (expression.bv_nat 1 1));
      v_4384 <- eval (bit_and v_4322 v_4383);
      v_4385 <- eval (bit_or v_4381 v_4384);
      v_4386 <- eval (mux v_4385 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4387 <- eval (eq v_4306 (expression.bv_nat 8 1));
      v_4388 <- eval (eq v_4328 v_4331);
      v_4389 <- eval (notBool_ v_4388);
      v_4390 <- eval (bit_and v_4387 v_4389);
      v_4391 <- eval (notBool_ v_4387);
      v_4392 <- getRegister of;
      v_4393 <- eval (eq v_4392 (expression.bv_nat 1 1));
      v_4394 <- eval (bit_and v_4322 v_4393);
      v_4395 <- eval (bit_or v_4338 v_4394);
      v_4396 <- eval (bit_and v_4391 v_4395);
      v_4397 <- eval (bit_or v_4390 v_4396);
      v_4398 <- eval (mux v_4397 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2418) v_4344;
      setRegister of v_4398;
      setRegister pf v_4386;
      setRegister zf v_4351;
      setRegister af v_4343;
      setRegister sf v_4337;
      setRegister cf v_4329;
      pure ()
    pat_end;
    pattern fun (v_2423 : imm int) (v_2422 : reg (bv 8)) => do
      v_4406 <- eval (handleImmediateWithSignExtend v_2423 8 8);
      v_4407 <- eval (bv_and v_4406 (expression.bv_nat 8 31));
      v_4408 <- eval (uge v_4407 (expression.bv_nat 8 8));
      v_4409 <- eval (bit_and v_4408 undef);
      v_4410 <- eval (notBool_ v_4408);
      v_4411 <- eval (eq v_4407 (expression.bv_nat 8 0));
      v_4412 <- eval (notBool_ v_4411);
      v_4413 <- getRegister v_2422;
      v_4414 <- eval (concat (expression.bv_nat 1 0) v_4413);
      v_4415 <- eval (concat (expression.bv_nat 1 0) v_4407);
      v_4416 <- eval (uvalueMInt v_4415);
      v_4417 <- eval (shl v_4414 v_4416);
      v_4418 <- eval (bitwidthMInt v_4414);
      v_4419 <- eval (extract v_4417 0 v_4418);
      v_4420 <- eval (extract v_4419 0 1);
      v_4421 <- eval (eq v_4420 (expression.bv_nat 1 1));
      v_4422 <- eval (bit_and v_4412 v_4421);
      v_4423 <- eval (notBool_ v_4412);
      v_4424 <- getRegister cf;
      v_4425 <- eval (eq v_4424 (expression.bv_nat 1 1));
      v_4426 <- eval (bit_and v_4423 v_4425);
      v_4427 <- eval (bit_or v_4422 v_4426);
      v_4428 <- eval (bit_and v_4410 v_4427);
      v_4429 <- eval (bit_or v_4409 v_4428);
      v_4430 <- eval (mux v_4429 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4431 <- eval (extract v_4419 1 2);
      v_4432 <- eval (eq v_4431 (expression.bv_nat 1 1));
      v_4433 <- eval (bit_and v_4412 v_4432);
      v_4434 <- getRegister sf;
      v_4435 <- eval (eq v_4434 (expression.bv_nat 1 1));
      v_4436 <- eval (bit_and v_4423 v_4435);
      v_4437 <- eval (bit_or v_4433 v_4436);
      v_4438 <- eval (mux v_4437 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4439 <- eval (bit_and v_4412 undef);
      v_4440 <- getRegister af;
      v_4441 <- eval (eq v_4440 (expression.bv_nat 1 1));
      v_4442 <- eval (bit_and v_4423 v_4441);
      v_4443 <- eval (bit_or v_4439 v_4442);
      v_4444 <- eval (mux v_4443 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4445 <- eval (extract v_4419 1 9);
      v_4446 <- eval (eq v_4445 (expression.bv_nat 8 0));
      v_4447 <- eval (bit_and v_4412 v_4446);
      v_4448 <- getRegister zf;
      v_4449 <- eval (eq v_4448 (expression.bv_nat 1 1));
      v_4450 <- eval (bit_and v_4423 v_4449);
      v_4451 <- eval (bit_or v_4447 v_4450);
      v_4452 <- eval (mux v_4451 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4453 <- eval (extract v_4419 8 9);
      v_4454 <- eval (eq v_4453 (expression.bv_nat 1 1));
      v_4455 <- eval (extract v_4419 7 8);
      v_4456 <- eval (eq v_4455 (expression.bv_nat 1 1));
      v_4457 <- eval (eq v_4454 v_4456);
      v_4458 <- eval (notBool_ v_4457);
      v_4459 <- eval (extract v_4419 6 7);
      v_4460 <- eval (eq v_4459 (expression.bv_nat 1 1));
      v_4461 <- eval (eq v_4458 v_4460);
      v_4462 <- eval (notBool_ v_4461);
      v_4463 <- eval (extract v_4419 5 6);
      v_4464 <- eval (eq v_4463 (expression.bv_nat 1 1));
      v_4465 <- eval (eq v_4462 v_4464);
      v_4466 <- eval (notBool_ v_4465);
      v_4467 <- eval (extract v_4419 4 5);
      v_4468 <- eval (eq v_4467 (expression.bv_nat 1 1));
      v_4469 <- eval (eq v_4466 v_4468);
      v_4470 <- eval (notBool_ v_4469);
      v_4471 <- eval (extract v_4419 3 4);
      v_4472 <- eval (eq v_4471 (expression.bv_nat 1 1));
      v_4473 <- eval (eq v_4470 v_4472);
      v_4474 <- eval (notBool_ v_4473);
      v_4475 <- eval (extract v_4419 2 3);
      v_4476 <- eval (eq v_4475 (expression.bv_nat 1 1));
      v_4477 <- eval (eq v_4474 v_4476);
      v_4478 <- eval (notBool_ v_4477);
      v_4479 <- eval (eq v_4478 v_4432);
      v_4480 <- eval (notBool_ v_4479);
      v_4481 <- eval (notBool_ v_4480);
      v_4482 <- eval (bit_and v_4412 v_4481);
      v_4483 <- getRegister pf;
      v_4484 <- eval (eq v_4483 (expression.bv_nat 1 1));
      v_4485 <- eval (bit_and v_4423 v_4484);
      v_4486 <- eval (bit_or v_4482 v_4485);
      v_4487 <- eval (mux v_4486 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4488 <- eval (eq v_4407 (expression.bv_nat 8 1));
      v_4489 <- eval (eq v_4429 v_4432);
      v_4490 <- eval (notBool_ v_4489);
      v_4491 <- eval (bit_and v_4488 v_4490);
      v_4492 <- eval (notBool_ v_4488);
      v_4493 <- getRegister of;
      v_4494 <- eval (eq v_4493 (expression.bv_nat 1 1));
      v_4495 <- eval (bit_and v_4423 v_4494);
      v_4496 <- eval (bit_or v_4439 v_4495);
      v_4497 <- eval (bit_and v_4492 v_4496);
      v_4498 <- eval (bit_or v_4491 v_4497);
      v_4499 <- eval (mux v_4498 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2422) v_4445;
      setRegister of v_4499;
      setRegister pf v_4487;
      setRegister zf v_4452;
      setRegister af v_4444;
      setRegister sf v_4438;
      setRegister cf v_4430;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2430 : reg (bv 8)) => do
      v_4509 <- getRegister v_2430;
      v_4510 <- eval (concat (expression.bv_nat 1 0) v_4509);
      v_4511 <- eval (shl v_4510 1);
      v_4512 <- eval (bitwidthMInt v_4510);
      v_4513 <- eval (extract v_4511 0 v_4512);
      v_4514 <- eval (extract v_4513 0 1);
      v_4515 <- eval (extract v_4513 1 2);
      v_4516 <- eval (extract v_4513 1 9);
      v_4517 <- eval (eq v_4516 (expression.bv_nat 8 0));
      v_4518 <- eval (mux v_4517 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4519 <- eval (extract v_4513 8 9);
      v_4520 <- eval (eq v_4519 (expression.bv_nat 1 1));
      v_4521 <- eval (extract v_4513 7 8);
      v_4522 <- eval (eq v_4521 (expression.bv_nat 1 1));
      v_4523 <- eval (eq v_4520 v_4522);
      v_4524 <- eval (notBool_ v_4523);
      v_4525 <- eval (extract v_4513 6 7);
      v_4526 <- eval (eq v_4525 (expression.bv_nat 1 1));
      v_4527 <- eval (eq v_4524 v_4526);
      v_4528 <- eval (notBool_ v_4527);
      v_4529 <- eval (extract v_4513 5 6);
      v_4530 <- eval (eq v_4529 (expression.bv_nat 1 1));
      v_4531 <- eval (eq v_4528 v_4530);
      v_4532 <- eval (notBool_ v_4531);
      v_4533 <- eval (extract v_4513 4 5);
      v_4534 <- eval (eq v_4533 (expression.bv_nat 1 1));
      v_4535 <- eval (eq v_4532 v_4534);
      v_4536 <- eval (notBool_ v_4535);
      v_4537 <- eval (extract v_4513 3 4);
      v_4538 <- eval (eq v_4537 (expression.bv_nat 1 1));
      v_4539 <- eval (eq v_4536 v_4538);
      v_4540 <- eval (notBool_ v_4539);
      v_4541 <- eval (extract v_4513 2 3);
      v_4542 <- eval (eq v_4541 (expression.bv_nat 1 1));
      v_4543 <- eval (eq v_4540 v_4542);
      v_4544 <- eval (notBool_ v_4543);
      v_4545 <- eval (eq v_4515 (expression.bv_nat 1 1));
      v_4546 <- eval (eq v_4544 v_4545);
      v_4547 <- eval (notBool_ v_4546);
      v_4548 <- eval (notBool_ v_4547);
      v_4549 <- eval (mux v_4548 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4550 <- eval (eq v_4514 (expression.bv_nat 1 1));
      v_4551 <- eval (eq v_4550 v_4545);
      v_4552 <- eval (notBool_ v_4551);
      v_4553 <- eval (mux v_4552 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2430) v_4516;
      setRegister of v_4553;
      setRegister pf v_4549;
      setRegister zf v_4518;
      setRegister af undef;
      setRegister sf v_4515;
      setRegister cf v_4514;
      pure ()
    pat_end;
    pattern fun (v_2411 : reg (bv 8)) => do
      v_9858 <- getRegister v_2411;
      v_9859 <- eval (concat (expression.bv_nat 1 0) v_9858);
      v_9860 <- eval (shl v_9859 1);
      v_9861 <- eval (bitwidthMInt v_9859);
      v_9862 <- eval (extract v_9860 0 v_9861);
      v_9863 <- eval (extract v_9862 0 1);
      v_9864 <- eval (eq v_9863 (expression.bv_nat 1 1));
      v_9865 <- eval (mux v_9864 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9866 <- eval (extract v_9862 1 2);
      v_9867 <- eval (eq v_9866 (expression.bv_nat 1 1));
      v_9868 <- eval (mux v_9867 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9869 <- eval (extract v_9862 1 9);
      v_9870 <- eval (eq v_9869 (expression.bv_nat 8 0));
      v_9871 <- eval (mux v_9870 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9872 <- eval (extract v_9862 8 9);
      v_9873 <- eval (eq v_9872 (expression.bv_nat 1 1));
      v_9874 <- eval (extract v_9862 7 8);
      v_9875 <- eval (eq v_9874 (expression.bv_nat 1 1));
      v_9876 <- eval (eq v_9873 v_9875);
      v_9877 <- eval (notBool_ v_9876);
      v_9878 <- eval (extract v_9862 6 7);
      v_9879 <- eval (eq v_9878 (expression.bv_nat 1 1));
      v_9880 <- eval (eq v_9877 v_9879);
      v_9881 <- eval (notBool_ v_9880);
      v_9882 <- eval (extract v_9862 5 6);
      v_9883 <- eval (eq v_9882 (expression.bv_nat 1 1));
      v_9884 <- eval (eq v_9881 v_9883);
      v_9885 <- eval (notBool_ v_9884);
      v_9886 <- eval (extract v_9862 4 5);
      v_9887 <- eval (eq v_9886 (expression.bv_nat 1 1));
      v_9888 <- eval (eq v_9885 v_9887);
      v_9889 <- eval (notBool_ v_9888);
      v_9890 <- eval (extract v_9862 3 4);
      v_9891 <- eval (eq v_9890 (expression.bv_nat 1 1));
      v_9892 <- eval (eq v_9889 v_9891);
      v_9893 <- eval (notBool_ v_9892);
      v_9894 <- eval (extract v_9862 2 3);
      v_9895 <- eval (eq v_9894 (expression.bv_nat 1 1));
      v_9896 <- eval (eq v_9893 v_9895);
      v_9897 <- eval (notBool_ v_9896);
      v_9898 <- eval (eq v_9897 v_9867);
      v_9899 <- eval (notBool_ v_9898);
      v_9900 <- eval (notBool_ v_9899);
      v_9901 <- eval (mux v_9900 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9902 <- eval (eq v_9864 v_9867);
      v_9903 <- eval (notBool_ v_9902);
      v_9904 <- eval (mux v_9903 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2411) v_9869;
      setRegister of v_9904;
      setRegister pf v_9901;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_9871;
      setRegister sf v_9868;
      setRegister cf v_9865;
      pure ()
    pat_end;
    pattern fun (v_2411 : reg (bv 8)) => do
      v_9912 <- getRegister v_2411;
      v_9913 <- eval (concat (expression.bv_nat 1 0) v_9912);
      v_9914 <- eval (shl v_9913 1);
      v_9915 <- eval (bitwidthMInt v_9913);
      v_9916 <- eval (extract v_9914 0 v_9915);
      v_9917 <- eval (extract v_9916 0 1);
      v_9918 <- eval (extract v_9916 1 2);
      v_9919 <- eval (extract v_9916 1 9);
      v_9920 <- eval (eq v_9919 (expression.bv_nat 8 0));
      v_9921 <- eval (mux v_9920 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9922 <- eval (extract v_9916 8 9);
      v_9923 <- eval (eq v_9922 (expression.bv_nat 1 1));
      v_9924 <- eval (extract v_9916 7 8);
      v_9925 <- eval (eq v_9924 (expression.bv_nat 1 1));
      v_9926 <- eval (eq v_9923 v_9925);
      v_9927 <- eval (notBool_ v_9926);
      v_9928 <- eval (extract v_9916 6 7);
      v_9929 <- eval (eq v_9928 (expression.bv_nat 1 1));
      v_9930 <- eval (eq v_9927 v_9929);
      v_9931 <- eval (notBool_ v_9930);
      v_9932 <- eval (extract v_9916 5 6);
      v_9933 <- eval (eq v_9932 (expression.bv_nat 1 1));
      v_9934 <- eval (eq v_9931 v_9933);
      v_9935 <- eval (notBool_ v_9934);
      v_9936 <- eval (extract v_9916 4 5);
      v_9937 <- eval (eq v_9936 (expression.bv_nat 1 1));
      v_9938 <- eval (eq v_9935 v_9937);
      v_9939 <- eval (notBool_ v_9938);
      v_9940 <- eval (extract v_9916 3 4);
      v_9941 <- eval (eq v_9940 (expression.bv_nat 1 1));
      v_9942 <- eval (eq v_9939 v_9941);
      v_9943 <- eval (notBool_ v_9942);
      v_9944 <- eval (extract v_9916 2 3);
      v_9945 <- eval (eq v_9944 (expression.bv_nat 1 1));
      v_9946 <- eval (eq v_9943 v_9945);
      v_9947 <- eval (notBool_ v_9946);
      v_9948 <- eval (eq v_9918 (expression.bv_nat 1 1));
      v_9949 <- eval (eq v_9947 v_9948);
      v_9950 <- eval (notBool_ v_9949);
      v_9951 <- eval (notBool_ v_9950);
      v_9952 <- eval (mux v_9951 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9953 <- eval (eq v_9917 (expression.bv_nat 1 1));
      v_9954 <- eval (eq v_9953 v_9948);
      v_9955 <- eval (notBool_ v_9954);
      v_9956 <- eval (mux v_9955 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2411) v_9919;
      setRegister of v_9956;
      setRegister pf v_9952;
      setRegister af undef;
      setRegister zf v_9921;
      setRegister sf v_9918;
      setRegister cf v_9917;
      pure ()
    pat_end;
    pattern fun (v_2427 : reg (bv 8)) => do
      v_9964 <- getRegister v_2427;
      v_9965 <- eval (concat (expression.bv_nat 1 0) v_9964);
      v_9966 <- eval (shl v_9965 1);
      v_9967 <- eval (bitwidthMInt v_9965);
      v_9968 <- eval (extract v_9966 0 v_9967);
      v_9969 <- eval (extract v_9968 0 1);
      v_9970 <- eval (eq v_9969 (expression.bv_nat 1 1));
      v_9971 <- eval (mux v_9970 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9972 <- eval (extract v_9968 1 2);
      v_9973 <- eval (eq v_9972 (expression.bv_nat 1 1));
      v_9974 <- eval (mux v_9973 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9975 <- eval (extract v_9968 1 9);
      v_9976 <- eval (eq v_9975 (expression.bv_nat 8 0));
      v_9977 <- eval (mux v_9976 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9978 <- eval (extract v_9968 8 9);
      v_9979 <- eval (eq v_9978 (expression.bv_nat 1 1));
      v_9980 <- eval (extract v_9968 7 8);
      v_9981 <- eval (eq v_9980 (expression.bv_nat 1 1));
      v_9982 <- eval (eq v_9979 v_9981);
      v_9983 <- eval (notBool_ v_9982);
      v_9984 <- eval (extract v_9968 6 7);
      v_9985 <- eval (eq v_9984 (expression.bv_nat 1 1));
      v_9986 <- eval (eq v_9983 v_9985);
      v_9987 <- eval (notBool_ v_9986);
      v_9988 <- eval (extract v_9968 5 6);
      v_9989 <- eval (eq v_9988 (expression.bv_nat 1 1));
      v_9990 <- eval (eq v_9987 v_9989);
      v_9991 <- eval (notBool_ v_9990);
      v_9992 <- eval (extract v_9968 4 5);
      v_9993 <- eval (eq v_9992 (expression.bv_nat 1 1));
      v_9994 <- eval (eq v_9991 v_9993);
      v_9995 <- eval (notBool_ v_9994);
      v_9996 <- eval (extract v_9968 3 4);
      v_9997 <- eval (eq v_9996 (expression.bv_nat 1 1));
      v_9998 <- eval (eq v_9995 v_9997);
      v_9999 <- eval (notBool_ v_9998);
      v_10000 <- eval (extract v_9968 2 3);
      v_10001 <- eval (eq v_10000 (expression.bv_nat 1 1));
      v_10002 <- eval (eq v_9999 v_10001);
      v_10003 <- eval (notBool_ v_10002);
      v_10004 <- eval (eq v_10003 v_9973);
      v_10005 <- eval (notBool_ v_10004);
      v_10006 <- eval (notBool_ v_10005);
      v_10007 <- eval (mux v_10006 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10008 <- eval (eq v_9970 v_9973);
      v_10009 <- eval (notBool_ v_10008);
      v_10010 <- eval (mux v_10009 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2427) v_9975;
      setRegister of v_10010;
      setRegister pf v_10007;
      setRegister zf v_9977;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister sf v_9974;
      setRegister cf v_9971;
      pure ()
    pat_end;
    pattern fun (v_2427 : reg (bv 8)) => do
      v_10018 <- getRegister v_2427;
      v_10019 <- eval (concat (expression.bv_nat 1 0) v_10018);
      v_10020 <- eval (shl v_10019 1);
      v_10021 <- eval (bitwidthMInt v_10019);
      v_10022 <- eval (extract v_10020 0 v_10021);
      v_10023 <- eval (extract v_10022 0 1);
      v_10024 <- eval (extract v_10022 1 2);
      v_10025 <- eval (extract v_10022 1 9);
      v_10026 <- eval (eq v_10025 (expression.bv_nat 8 0));
      v_10027 <- eval (mux v_10026 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10028 <- eval (extract v_10022 8 9);
      v_10029 <- eval (eq v_10028 (expression.bv_nat 1 1));
      v_10030 <- eval (extract v_10022 7 8);
      v_10031 <- eval (eq v_10030 (expression.bv_nat 1 1));
      v_10032 <- eval (eq v_10029 v_10031);
      v_10033 <- eval (notBool_ v_10032);
      v_10034 <- eval (extract v_10022 6 7);
      v_10035 <- eval (eq v_10034 (expression.bv_nat 1 1));
      v_10036 <- eval (eq v_10033 v_10035);
      v_10037 <- eval (notBool_ v_10036);
      v_10038 <- eval (extract v_10022 5 6);
      v_10039 <- eval (eq v_10038 (expression.bv_nat 1 1));
      v_10040 <- eval (eq v_10037 v_10039);
      v_10041 <- eval (notBool_ v_10040);
      v_10042 <- eval (extract v_10022 4 5);
      v_10043 <- eval (eq v_10042 (expression.bv_nat 1 1));
      v_10044 <- eval (eq v_10041 v_10043);
      v_10045 <- eval (notBool_ v_10044);
      v_10046 <- eval (extract v_10022 3 4);
      v_10047 <- eval (eq v_10046 (expression.bv_nat 1 1));
      v_10048 <- eval (eq v_10045 v_10047);
      v_10049 <- eval (notBool_ v_10048);
      v_10050 <- eval (extract v_10022 2 3);
      v_10051 <- eval (eq v_10050 (expression.bv_nat 1 1));
      v_10052 <- eval (eq v_10049 v_10051);
      v_10053 <- eval (notBool_ v_10052);
      v_10054 <- eval (eq v_10024 (expression.bv_nat 1 1));
      v_10055 <- eval (eq v_10053 v_10054);
      v_10056 <- eval (notBool_ v_10055);
      v_10057 <- eval (notBool_ v_10056);
      v_10058 <- eval (mux v_10057 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10059 <- eval (eq v_10023 (expression.bv_nat 1 1));
      v_10060 <- eval (eq v_10059 v_10054);
      v_10061 <- eval (notBool_ v_10060);
      v_10062 <- eval (mux v_10061 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2427) v_10025;
      setRegister of v_10062;
      setRegister pf v_10058;
      setRegister zf v_10027;
      setRegister af undef;
      setRegister sf v_10024;
      setRegister cf v_10023;
      pure ()
    pat_end;
    pattern fun cl (v_2389 : Mem) => do
      v_15022 <- evaluateAddress v_2389;
      v_15023 <- load v_15022 1;
      v_15024 <- eval (concat (expression.bv_nat 1 0) v_15023);
      v_15025 <- getRegister rcx;
      v_15026 <- eval (extract v_15025 56 64);
      v_15027 <- eval (bv_and v_15026 (expression.bv_nat 8 31));
      v_15028 <- eval (concat (expression.bv_nat 1 0) v_15027);
      v_15029 <- eval (uvalueMInt v_15028);
      v_15030 <- eval (shl v_15024 v_15029);
      v_15031 <- eval (bitwidthMInt v_15024);
      v_15032 <- eval (extract v_15030 0 v_15031);
      v_15033 <- eval (extract v_15032 1 9);
      store v_15022 v_15033 1;
      v_15035 <- eval (uge v_15027 (expression.bv_nat 8 8));
      v_15036 <- eval (bit_and v_15035 undef);
      v_15037 <- eval (notBool_ v_15035);
      v_15038 <- eval (eq v_15027 (expression.bv_nat 8 0));
      v_15039 <- eval (notBool_ v_15038);
      v_15040 <- eval (extract v_15032 0 1);
      v_15041 <- eval (eq v_15040 (expression.bv_nat 1 1));
      v_15042 <- eval (bit_and v_15039 v_15041);
      v_15043 <- eval (notBool_ v_15039);
      v_15044 <- getRegister cf;
      v_15045 <- eval (eq v_15044 (expression.bv_nat 1 1));
      v_15046 <- eval (bit_and v_15043 v_15045);
      v_15047 <- eval (bit_or v_15042 v_15046);
      v_15048 <- eval (bit_and v_15037 v_15047);
      v_15049 <- eval (bit_or v_15036 v_15048);
      v_15050 <- eval (mux v_15049 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15051 <- eval (extract v_15032 1 2);
      v_15052 <- eval (eq v_15051 (expression.bv_nat 1 1));
      v_15053 <- eval (bit_and v_15039 v_15052);
      v_15054 <- getRegister sf;
      v_15055 <- eval (eq v_15054 (expression.bv_nat 1 1));
      v_15056 <- eval (bit_and v_15043 v_15055);
      v_15057 <- eval (bit_or v_15053 v_15056);
      v_15058 <- eval (mux v_15057 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15059 <- eval (eq v_15033 (expression.bv_nat 8 0));
      v_15060 <- eval (bit_and v_15039 v_15059);
      v_15061 <- getRegister zf;
      v_15062 <- eval (eq v_15061 (expression.bv_nat 1 1));
      v_15063 <- eval (bit_and v_15043 v_15062);
      v_15064 <- eval (bit_or v_15060 v_15063);
      v_15065 <- eval (mux v_15064 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15066 <- eval (bit_and v_15039 undef);
      v_15067 <- getRegister af;
      v_15068 <- eval (eq v_15067 (expression.bv_nat 1 1));
      v_15069 <- eval (bit_and v_15043 v_15068);
      v_15070 <- eval (bit_or v_15066 v_15069);
      v_15071 <- eval (mux v_15070 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15072 <- eval (extract v_15032 8 9);
      v_15073 <- eval (eq v_15072 (expression.bv_nat 1 1));
      v_15074 <- eval (extract v_15032 7 8);
      v_15075 <- eval (eq v_15074 (expression.bv_nat 1 1));
      v_15076 <- eval (eq v_15073 v_15075);
      v_15077 <- eval (notBool_ v_15076);
      v_15078 <- eval (extract v_15032 6 7);
      v_15079 <- eval (eq v_15078 (expression.bv_nat 1 1));
      v_15080 <- eval (eq v_15077 v_15079);
      v_15081 <- eval (notBool_ v_15080);
      v_15082 <- eval (extract v_15032 5 6);
      v_15083 <- eval (eq v_15082 (expression.bv_nat 1 1));
      v_15084 <- eval (eq v_15081 v_15083);
      v_15085 <- eval (notBool_ v_15084);
      v_15086 <- eval (extract v_15032 4 5);
      v_15087 <- eval (eq v_15086 (expression.bv_nat 1 1));
      v_15088 <- eval (eq v_15085 v_15087);
      v_15089 <- eval (notBool_ v_15088);
      v_15090 <- eval (extract v_15032 3 4);
      v_15091 <- eval (eq v_15090 (expression.bv_nat 1 1));
      v_15092 <- eval (eq v_15089 v_15091);
      v_15093 <- eval (notBool_ v_15092);
      v_15094 <- eval (extract v_15032 2 3);
      v_15095 <- eval (eq v_15094 (expression.bv_nat 1 1));
      v_15096 <- eval (eq v_15093 v_15095);
      v_15097 <- eval (notBool_ v_15096);
      v_15098 <- eval (eq v_15097 v_15052);
      v_15099 <- eval (notBool_ v_15098);
      v_15100 <- eval (notBool_ v_15099);
      v_15101 <- eval (bit_and v_15039 v_15100);
      v_15102 <- getRegister pf;
      v_15103 <- eval (eq v_15102 (expression.bv_nat 1 1));
      v_15104 <- eval (bit_and v_15043 v_15103);
      v_15105 <- eval (bit_or v_15101 v_15104);
      v_15106 <- eval (mux v_15105 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15107 <- eval (eq v_15027 (expression.bv_nat 8 1));
      v_15108 <- eval (eq v_15049 v_15052);
      v_15109 <- eval (notBool_ v_15108);
      v_15110 <- eval (bit_and v_15107 v_15109);
      v_15111 <- eval (notBool_ v_15107);
      v_15112 <- getRegister of;
      v_15113 <- eval (eq v_15112 (expression.bv_nat 1 1));
      v_15114 <- eval (bit_and v_15043 v_15113);
      v_15115 <- eval (bit_or v_15066 v_15114);
      v_15116 <- eval (bit_and v_15111 v_15115);
      v_15117 <- eval (bit_or v_15110 v_15116);
      v_15118 <- eval (mux v_15117 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15118;
      setRegister pf v_15106;
      setRegister af v_15071;
      setRegister zf v_15065;
      setRegister sf v_15058;
      setRegister cf v_15050;
      pure ()
    pat_end;
    pattern fun (v_2393 : imm int) (v_2392 : Mem) => do
      v_15125 <- evaluateAddress v_2392;
      v_15126 <- load v_15125 1;
      v_15127 <- eval (concat (expression.bv_nat 1 0) v_15126);
      v_15128 <- eval (handleImmediateWithSignExtend v_2393 8 8);
      v_15129 <- eval (bv_and v_15128 (expression.bv_nat 8 31));
      v_15130 <- eval (concat (expression.bv_nat 1 0) v_15129);
      v_15131 <- eval (uvalueMInt v_15130);
      v_15132 <- eval (shl v_15127 v_15131);
      v_15133 <- eval (bitwidthMInt v_15127);
      v_15134 <- eval (extract v_15132 0 v_15133);
      v_15135 <- eval (extract v_15134 1 9);
      store v_15125 v_15135 1;
      v_15137 <- eval (uge v_15129 (expression.bv_nat 8 8));
      v_15138 <- eval (bit_and v_15137 undef);
      v_15139 <- eval (notBool_ v_15137);
      v_15140 <- eval (eq v_15129 (expression.bv_nat 8 0));
      v_15141 <- eval (notBool_ v_15140);
      v_15142 <- eval (extract v_15134 0 1);
      v_15143 <- eval (eq v_15142 (expression.bv_nat 1 1));
      v_15144 <- eval (bit_and v_15141 v_15143);
      v_15145 <- eval (notBool_ v_15141);
      v_15146 <- getRegister cf;
      v_15147 <- eval (eq v_15146 (expression.bv_nat 1 1));
      v_15148 <- eval (bit_and v_15145 v_15147);
      v_15149 <- eval (bit_or v_15144 v_15148);
      v_15150 <- eval (bit_and v_15139 v_15149);
      v_15151 <- eval (bit_or v_15138 v_15150);
      v_15152 <- eval (mux v_15151 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15153 <- eval (extract v_15134 1 2);
      v_15154 <- eval (eq v_15153 (expression.bv_nat 1 1));
      v_15155 <- eval (bit_and v_15141 v_15154);
      v_15156 <- getRegister sf;
      v_15157 <- eval (eq v_15156 (expression.bv_nat 1 1));
      v_15158 <- eval (bit_and v_15145 v_15157);
      v_15159 <- eval (bit_or v_15155 v_15158);
      v_15160 <- eval (mux v_15159 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15161 <- eval (eq v_15135 (expression.bv_nat 8 0));
      v_15162 <- eval (bit_and v_15141 v_15161);
      v_15163 <- getRegister zf;
      v_15164 <- eval (eq v_15163 (expression.bv_nat 1 1));
      v_15165 <- eval (bit_and v_15145 v_15164);
      v_15166 <- eval (bit_or v_15162 v_15165);
      v_15167 <- eval (mux v_15166 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15168 <- eval (bit_and v_15141 undef);
      v_15169 <- getRegister af;
      v_15170 <- eval (eq v_15169 (expression.bv_nat 1 1));
      v_15171 <- eval (bit_and v_15145 v_15170);
      v_15172 <- eval (bit_or v_15168 v_15171);
      v_15173 <- eval (mux v_15172 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15174 <- eval (extract v_15134 8 9);
      v_15175 <- eval (eq v_15174 (expression.bv_nat 1 1));
      v_15176 <- eval (extract v_15134 7 8);
      v_15177 <- eval (eq v_15176 (expression.bv_nat 1 1));
      v_15178 <- eval (eq v_15175 v_15177);
      v_15179 <- eval (notBool_ v_15178);
      v_15180 <- eval (extract v_15134 6 7);
      v_15181 <- eval (eq v_15180 (expression.bv_nat 1 1));
      v_15182 <- eval (eq v_15179 v_15181);
      v_15183 <- eval (notBool_ v_15182);
      v_15184 <- eval (extract v_15134 5 6);
      v_15185 <- eval (eq v_15184 (expression.bv_nat 1 1));
      v_15186 <- eval (eq v_15183 v_15185);
      v_15187 <- eval (notBool_ v_15186);
      v_15188 <- eval (extract v_15134 4 5);
      v_15189 <- eval (eq v_15188 (expression.bv_nat 1 1));
      v_15190 <- eval (eq v_15187 v_15189);
      v_15191 <- eval (notBool_ v_15190);
      v_15192 <- eval (extract v_15134 3 4);
      v_15193 <- eval (eq v_15192 (expression.bv_nat 1 1));
      v_15194 <- eval (eq v_15191 v_15193);
      v_15195 <- eval (notBool_ v_15194);
      v_15196 <- eval (extract v_15134 2 3);
      v_15197 <- eval (eq v_15196 (expression.bv_nat 1 1));
      v_15198 <- eval (eq v_15195 v_15197);
      v_15199 <- eval (notBool_ v_15198);
      v_15200 <- eval (eq v_15199 v_15154);
      v_15201 <- eval (notBool_ v_15200);
      v_15202 <- eval (notBool_ v_15201);
      v_15203 <- eval (bit_and v_15141 v_15202);
      v_15204 <- getRegister pf;
      v_15205 <- eval (eq v_15204 (expression.bv_nat 1 1));
      v_15206 <- eval (bit_and v_15145 v_15205);
      v_15207 <- eval (bit_or v_15203 v_15206);
      v_15208 <- eval (mux v_15207 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15209 <- eval (eq v_15129 (expression.bv_nat 8 1));
      v_15210 <- eval (eq v_15151 v_15154);
      v_15211 <- eval (notBool_ v_15210);
      v_15212 <- eval (bit_and v_15209 v_15211);
      v_15213 <- eval (notBool_ v_15209);
      v_15214 <- getRegister of;
      v_15215 <- eval (eq v_15214 (expression.bv_nat 1 1));
      v_15216 <- eval (bit_and v_15145 v_15215);
      v_15217 <- eval (bit_or v_15168 v_15216);
      v_15218 <- eval (bit_and v_15213 v_15217);
      v_15219 <- eval (bit_or v_15212 v_15218);
      v_15220 <- eval (mux v_15219 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15220;
      setRegister pf v_15208;
      setRegister af v_15173;
      setRegister zf v_15167;
      setRegister sf v_15160;
      setRegister cf v_15152;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2392 : Mem) => do
      v_15227 <- evaluateAddress v_2392;
      v_15228 <- load v_15227 1;
      v_15229 <- eval (concat (expression.bv_nat 1 0) v_15228);
      v_15230 <- eval (shl v_15229 1);
      v_15231 <- eval (bitwidthMInt v_15229);
      v_15232 <- eval (extract v_15230 0 v_15231);
      v_15233 <- eval (extract v_15232 1 9);
      store v_15227 v_15233 1;
      v_15235 <- eval (extract v_15232 0 1);
      v_15236 <- eval (extract v_15232 1 2);
      v_15237 <- eval (eq v_15233 (expression.bv_nat 8 0));
      v_15238 <- eval (mux v_15237 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15239 <- eval (extract v_15232 8 9);
      v_15240 <- eval (eq v_15239 (expression.bv_nat 1 1));
      v_15241 <- eval (extract v_15232 7 8);
      v_15242 <- eval (eq v_15241 (expression.bv_nat 1 1));
      v_15243 <- eval (eq v_15240 v_15242);
      v_15244 <- eval (notBool_ v_15243);
      v_15245 <- eval (extract v_15232 6 7);
      v_15246 <- eval (eq v_15245 (expression.bv_nat 1 1));
      v_15247 <- eval (eq v_15244 v_15246);
      v_15248 <- eval (notBool_ v_15247);
      v_15249 <- eval (extract v_15232 5 6);
      v_15250 <- eval (eq v_15249 (expression.bv_nat 1 1));
      v_15251 <- eval (eq v_15248 v_15250);
      v_15252 <- eval (notBool_ v_15251);
      v_15253 <- eval (extract v_15232 4 5);
      v_15254 <- eval (eq v_15253 (expression.bv_nat 1 1));
      v_15255 <- eval (eq v_15252 v_15254);
      v_15256 <- eval (notBool_ v_15255);
      v_15257 <- eval (extract v_15232 3 4);
      v_15258 <- eval (eq v_15257 (expression.bv_nat 1 1));
      v_15259 <- eval (eq v_15256 v_15258);
      v_15260 <- eval (notBool_ v_15259);
      v_15261 <- eval (extract v_15232 2 3);
      v_15262 <- eval (eq v_15261 (expression.bv_nat 1 1));
      v_15263 <- eval (eq v_15260 v_15262);
      v_15264 <- eval (notBool_ v_15263);
      v_15265 <- eval (eq v_15236 (expression.bv_nat 1 1));
      v_15266 <- eval (eq v_15264 v_15265);
      v_15267 <- eval (notBool_ v_15266);
      v_15268 <- eval (notBool_ v_15267);
      v_15269 <- eval (mux v_15268 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15270 <- eval (eq v_15235 (expression.bv_nat 1 1));
      v_15271 <- eval (eq v_15270 v_15265);
      v_15272 <- eval (notBool_ v_15271);
      v_15273 <- eval (mux v_15272 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15273;
      setRegister pf v_15269;
      setRegister af undef;
      setRegister zf v_15238;
      setRegister sf v_15236;
      setRegister cf v_15235;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2392 : Mem) => do
      v_15280 <- evaluateAddress v_2392;
      v_15281 <- load v_15280 1;
      v_15282 <- eval (concat (expression.bv_nat 1 0) v_15281);
      v_15283 <- eval (shl v_15282 1);
      v_15284 <- eval (bitwidthMInt v_15282);
      v_15285 <- eval (extract v_15283 0 v_15284);
      v_15286 <- eval (extract v_15285 1 9);
      store v_15280 v_15286 1;
      v_15288 <- eval (extract v_15285 0 1);
      v_15289 <- eval (eq v_15288 (expression.bv_nat 1 1));
      v_15290 <- eval (mux v_15289 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15291 <- eval (extract v_15285 1 2);
      v_15292 <- eval (eq v_15291 (expression.bv_nat 1 1));
      v_15293 <- eval (mux v_15292 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15294 <- eval (eq v_15286 (expression.bv_nat 8 0));
      v_15295 <- eval (mux v_15294 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15296 <- eval (extract v_15285 8 9);
      v_15297 <- eval (eq v_15296 (expression.bv_nat 1 1));
      v_15298 <- eval (extract v_15285 7 8);
      v_15299 <- eval (eq v_15298 (expression.bv_nat 1 1));
      v_15300 <- eval (eq v_15297 v_15299);
      v_15301 <- eval (notBool_ v_15300);
      v_15302 <- eval (extract v_15285 6 7);
      v_15303 <- eval (eq v_15302 (expression.bv_nat 1 1));
      v_15304 <- eval (eq v_15301 v_15303);
      v_15305 <- eval (notBool_ v_15304);
      v_15306 <- eval (extract v_15285 5 6);
      v_15307 <- eval (eq v_15306 (expression.bv_nat 1 1));
      v_15308 <- eval (eq v_15305 v_15307);
      v_15309 <- eval (notBool_ v_15308);
      v_15310 <- eval (extract v_15285 4 5);
      v_15311 <- eval (eq v_15310 (expression.bv_nat 1 1));
      v_15312 <- eval (eq v_15309 v_15311);
      v_15313 <- eval (notBool_ v_15312);
      v_15314 <- eval (extract v_15285 3 4);
      v_15315 <- eval (eq v_15314 (expression.bv_nat 1 1));
      v_15316 <- eval (eq v_15313 v_15315);
      v_15317 <- eval (notBool_ v_15316);
      v_15318 <- eval (extract v_15285 2 3);
      v_15319 <- eval (eq v_15318 (expression.bv_nat 1 1));
      v_15320 <- eval (eq v_15317 v_15319);
      v_15321 <- eval (notBool_ v_15320);
      v_15322 <- eval (eq v_15321 v_15292);
      v_15323 <- eval (notBool_ v_15322);
      v_15324 <- eval (notBool_ v_15323);
      v_15325 <- eval (mux v_15324 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15326 <- eval (eq v_15289 v_15292);
      v_15327 <- eval (notBool_ v_15326);
      v_15328 <- eval (mux v_15327 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15328;
      setRegister pf v_15325;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_15295;
      setRegister sf v_15293;
      setRegister cf v_15290;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2399 : Mem) => do
      v_15337 <- evaluateAddress v_2399;
      v_15338 <- load v_15337 1;
      v_15339 <- eval (concat (expression.bv_nat 1 0) v_15338);
      v_15340 <- eval (shl v_15339 1);
      v_15341 <- eval (bitwidthMInt v_15339);
      v_15342 <- eval (extract v_15340 0 v_15341);
      v_15343 <- eval (extract v_15342 1 9);
      store v_15337 v_15343 1;
      v_15345 <- eval (extract v_15342 0 1);
      v_15346 <- eval (eq v_15345 (expression.bv_nat 1 1));
      v_15347 <- eval (mux v_15346 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15348 <- eval (extract v_15342 1 2);
      v_15349 <- eval (eq v_15348 (expression.bv_nat 1 1));
      v_15350 <- eval (mux v_15349 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15351 <- eval (eq v_15343 (expression.bv_nat 8 0));
      v_15352 <- eval (mux v_15351 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15353 <- eval (extract v_15342 8 9);
      v_15354 <- eval (eq v_15353 (expression.bv_nat 1 1));
      v_15355 <- eval (extract v_15342 7 8);
      v_15356 <- eval (eq v_15355 (expression.bv_nat 1 1));
      v_15357 <- eval (eq v_15354 v_15356);
      v_15358 <- eval (notBool_ v_15357);
      v_15359 <- eval (extract v_15342 6 7);
      v_15360 <- eval (eq v_15359 (expression.bv_nat 1 1));
      v_15361 <- eval (eq v_15358 v_15360);
      v_15362 <- eval (notBool_ v_15361);
      v_15363 <- eval (extract v_15342 5 6);
      v_15364 <- eval (eq v_15363 (expression.bv_nat 1 1));
      v_15365 <- eval (eq v_15362 v_15364);
      v_15366 <- eval (notBool_ v_15365);
      v_15367 <- eval (extract v_15342 4 5);
      v_15368 <- eval (eq v_15367 (expression.bv_nat 1 1));
      v_15369 <- eval (eq v_15366 v_15368);
      v_15370 <- eval (notBool_ v_15369);
      v_15371 <- eval (extract v_15342 3 4);
      v_15372 <- eval (eq v_15371 (expression.bv_nat 1 1));
      v_15373 <- eval (eq v_15370 v_15372);
      v_15374 <- eval (notBool_ v_15373);
      v_15375 <- eval (extract v_15342 2 3);
      v_15376 <- eval (eq v_15375 (expression.bv_nat 1 1));
      v_15377 <- eval (eq v_15374 v_15376);
      v_15378 <- eval (notBool_ v_15377);
      v_15379 <- eval (eq v_15378 v_15349);
      v_15380 <- eval (notBool_ v_15379);
      v_15381 <- eval (notBool_ v_15380);
      v_15382 <- eval (mux v_15381 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15383 <- eval (eq v_15346 v_15349);
      v_15384 <- eval (notBool_ v_15383);
      v_15385 <- eval (mux v_15384 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15385;
      setRegister pf v_15382;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_15352;
      setRegister sf v_15350;
      setRegister cf v_15347;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2399 : Mem) => do
      v_15392 <- evaluateAddress v_2399;
      v_15393 <- load v_15392 1;
      v_15394 <- eval (concat (expression.bv_nat 1 0) v_15393);
      v_15395 <- eval (shl v_15394 1);
      v_15396 <- eval (bitwidthMInt v_15394);
      v_15397 <- eval (extract v_15395 0 v_15396);
      v_15398 <- eval (extract v_15397 1 9);
      store v_15392 v_15398 1;
      v_15400 <- eval (extract v_15397 0 1);
      v_15401 <- eval (extract v_15397 1 2);
      v_15402 <- eval (eq v_15398 (expression.bv_nat 8 0));
      v_15403 <- eval (mux v_15402 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15404 <- eval (extract v_15397 8 9);
      v_15405 <- eval (eq v_15404 (expression.bv_nat 1 1));
      v_15406 <- eval (extract v_15397 7 8);
      v_15407 <- eval (eq v_15406 (expression.bv_nat 1 1));
      v_15408 <- eval (eq v_15405 v_15407);
      v_15409 <- eval (notBool_ v_15408);
      v_15410 <- eval (extract v_15397 6 7);
      v_15411 <- eval (eq v_15410 (expression.bv_nat 1 1));
      v_15412 <- eval (eq v_15409 v_15411);
      v_15413 <- eval (notBool_ v_15412);
      v_15414 <- eval (extract v_15397 5 6);
      v_15415 <- eval (eq v_15414 (expression.bv_nat 1 1));
      v_15416 <- eval (eq v_15413 v_15415);
      v_15417 <- eval (notBool_ v_15416);
      v_15418 <- eval (extract v_15397 4 5);
      v_15419 <- eval (eq v_15418 (expression.bv_nat 1 1));
      v_15420 <- eval (eq v_15417 v_15419);
      v_15421 <- eval (notBool_ v_15420);
      v_15422 <- eval (extract v_15397 3 4);
      v_15423 <- eval (eq v_15422 (expression.bv_nat 1 1));
      v_15424 <- eval (eq v_15421 v_15423);
      v_15425 <- eval (notBool_ v_15424);
      v_15426 <- eval (extract v_15397 2 3);
      v_15427 <- eval (eq v_15426 (expression.bv_nat 1 1));
      v_15428 <- eval (eq v_15425 v_15427);
      v_15429 <- eval (notBool_ v_15428);
      v_15430 <- eval (eq v_15401 (expression.bv_nat 1 1));
      v_15431 <- eval (eq v_15429 v_15430);
      v_15432 <- eval (notBool_ v_15431);
      v_15433 <- eval (notBool_ v_15432);
      v_15434 <- eval (mux v_15433 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15435 <- eval (eq v_15400 (expression.bv_nat 1 1));
      v_15436 <- eval (eq v_15435 v_15430);
      v_15437 <- eval (notBool_ v_15436);
      v_15438 <- eval (mux v_15437 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15438;
      setRegister pf v_15434;
      setRegister af undef;
      setRegister zf v_15403;
      setRegister sf v_15401;
      setRegister cf v_15400;
      pure ()
    pat_end;
    pattern fun (v_2396 : Mem) => do
      v_21085 <- evaluateAddress v_2396;
      v_21086 <- load v_21085 1;
      v_21087 <- eval (concat (expression.bv_nat 1 0) v_21086);
      v_21088 <- eval (shl v_21087 1);
      v_21089 <- eval (bitwidthMInt v_21087);
      v_21090 <- eval (extract v_21088 0 v_21089);
      v_21091 <- eval (extract v_21090 1 9);
      store v_21085 v_21091 1;
      v_21093 <- eval (extract v_21090 0 1);
      v_21094 <- eval (eq v_21093 (expression.bv_nat 1 1));
      v_21095 <- eval (mux v_21094 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21096 <- eval (extract v_21090 1 2);
      v_21097 <- eval (eq v_21096 (expression.bv_nat 1 1));
      v_21098 <- eval (mux v_21097 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21099 <- eval (eq v_21091 (expression.bv_nat 8 0));
      v_21100 <- eval (mux v_21099 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21101 <- eval (extract v_21090 8 9);
      v_21102 <- eval (eq v_21101 (expression.bv_nat 1 1));
      v_21103 <- eval (extract v_21090 7 8);
      v_21104 <- eval (eq v_21103 (expression.bv_nat 1 1));
      v_21105 <- eval (eq v_21102 v_21104);
      v_21106 <- eval (notBool_ v_21105);
      v_21107 <- eval (extract v_21090 6 7);
      v_21108 <- eval (eq v_21107 (expression.bv_nat 1 1));
      v_21109 <- eval (eq v_21106 v_21108);
      v_21110 <- eval (notBool_ v_21109);
      v_21111 <- eval (extract v_21090 5 6);
      v_21112 <- eval (eq v_21111 (expression.bv_nat 1 1));
      v_21113 <- eval (eq v_21110 v_21112);
      v_21114 <- eval (notBool_ v_21113);
      v_21115 <- eval (extract v_21090 4 5);
      v_21116 <- eval (eq v_21115 (expression.bv_nat 1 1));
      v_21117 <- eval (eq v_21114 v_21116);
      v_21118 <- eval (notBool_ v_21117);
      v_21119 <- eval (extract v_21090 3 4);
      v_21120 <- eval (eq v_21119 (expression.bv_nat 1 1));
      v_21121 <- eval (eq v_21118 v_21120);
      v_21122 <- eval (notBool_ v_21121);
      v_21123 <- eval (extract v_21090 2 3);
      v_21124 <- eval (eq v_21123 (expression.bv_nat 1 1));
      v_21125 <- eval (eq v_21122 v_21124);
      v_21126 <- eval (notBool_ v_21125);
      v_21127 <- eval (eq v_21126 v_21097);
      v_21128 <- eval (notBool_ v_21127);
      v_21129 <- eval (notBool_ v_21128);
      v_21130 <- eval (mux v_21129 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21131 <- eval (eq v_21094 v_21097);
      v_21132 <- eval (notBool_ v_21131);
      v_21133 <- eval (mux v_21132 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21133;
      setRegister pf v_21130;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_21100;
      setRegister sf v_21098;
      setRegister cf v_21095;
      pure ()
    pat_end;
    pattern fun (v_2396 : Mem) => do
      v_21140 <- evaluateAddress v_2396;
      v_21141 <- load v_21140 1;
      v_21142 <- eval (concat (expression.bv_nat 1 0) v_21141);
      v_21143 <- eval (shl v_21142 1);
      v_21144 <- eval (bitwidthMInt v_21142);
      v_21145 <- eval (extract v_21143 0 v_21144);
      v_21146 <- eval (extract v_21145 1 9);
      store v_21140 v_21146 1;
      v_21148 <- eval (extract v_21145 0 1);
      v_21149 <- eval (extract v_21145 1 2);
      v_21150 <- eval (eq v_21146 (expression.bv_nat 8 0));
      v_21151 <- eval (mux v_21150 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21152 <- eval (extract v_21145 8 9);
      v_21153 <- eval (eq v_21152 (expression.bv_nat 1 1));
      v_21154 <- eval (extract v_21145 7 8);
      v_21155 <- eval (eq v_21154 (expression.bv_nat 1 1));
      v_21156 <- eval (eq v_21153 v_21155);
      v_21157 <- eval (notBool_ v_21156);
      v_21158 <- eval (extract v_21145 6 7);
      v_21159 <- eval (eq v_21158 (expression.bv_nat 1 1));
      v_21160 <- eval (eq v_21157 v_21159);
      v_21161 <- eval (notBool_ v_21160);
      v_21162 <- eval (extract v_21145 5 6);
      v_21163 <- eval (eq v_21162 (expression.bv_nat 1 1));
      v_21164 <- eval (eq v_21161 v_21163);
      v_21165 <- eval (notBool_ v_21164);
      v_21166 <- eval (extract v_21145 4 5);
      v_21167 <- eval (eq v_21166 (expression.bv_nat 1 1));
      v_21168 <- eval (eq v_21165 v_21167);
      v_21169 <- eval (notBool_ v_21168);
      v_21170 <- eval (extract v_21145 3 4);
      v_21171 <- eval (eq v_21170 (expression.bv_nat 1 1));
      v_21172 <- eval (eq v_21169 v_21171);
      v_21173 <- eval (notBool_ v_21172);
      v_21174 <- eval (extract v_21145 2 3);
      v_21175 <- eval (eq v_21174 (expression.bv_nat 1 1));
      v_21176 <- eval (eq v_21173 v_21175);
      v_21177 <- eval (notBool_ v_21176);
      v_21178 <- eval (eq v_21149 (expression.bv_nat 1 1));
      v_21179 <- eval (eq v_21177 v_21178);
      v_21180 <- eval (notBool_ v_21179);
      v_21181 <- eval (notBool_ v_21180);
      v_21182 <- eval (mux v_21181 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21183 <- eval (eq v_21148 (expression.bv_nat 1 1));
      v_21184 <- eval (eq v_21183 v_21178);
      v_21185 <- eval (notBool_ v_21184);
      v_21186 <- eval (mux v_21185 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21186;
      setRegister pf v_21182;
      setRegister af undef;
      setRegister zf v_21151;
      setRegister sf v_21149;
      setRegister cf v_21148;
      pure ()
    pat_end
def sall1 : instruction :=
  definst "sall" $ do
    pattern fun cl (v_2447 : reg (bv 32)) => do
      v_4579 <- getRegister rcx;
      v_4580 <- eval (extract v_4579 56 64);
      v_4581 <- eval (bv_and v_4580 (expression.bv_nat 8 31));
      v_4582 <- eval (uge v_4581 (expression.bv_nat 8 32));
      v_4583 <- eval (bit_and v_4582 undef);
      v_4584 <- eval (notBool_ v_4582);
      v_4585 <- eval (eq v_4581 (expression.bv_nat 8 0));
      v_4586 <- eval (notBool_ v_4585);
      v_4587 <- getRegister v_2447;
      v_4588 <- eval (concat (expression.bv_nat 1 0) v_4587);
      v_4589 <- eval (concat (expression.bv_nat 25 0) v_4581);
      v_4590 <- eval (uvalueMInt v_4589);
      v_4591 <- eval (shl v_4588 v_4590);
      v_4592 <- eval (bitwidthMInt v_4588);
      v_4593 <- eval (extract v_4591 0 v_4592);
      v_4594 <- eval (extract v_4593 0 1);
      v_4595 <- eval (eq v_4594 (expression.bv_nat 1 1));
      v_4596 <- eval (bit_and v_4586 v_4595);
      v_4597 <- eval (notBool_ v_4586);
      v_4598 <- getRegister cf;
      v_4599 <- eval (eq v_4598 (expression.bv_nat 1 1));
      v_4600 <- eval (bit_and v_4597 v_4599);
      v_4601 <- eval (bit_or v_4596 v_4600);
      v_4602 <- eval (bit_and v_4584 v_4601);
      v_4603 <- eval (bit_or v_4583 v_4602);
      v_4604 <- eval (mux v_4603 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4605 <- eval (extract v_4593 1 2);
      v_4606 <- eval (eq v_4605 (expression.bv_nat 1 1));
      v_4607 <- eval (bit_and v_4586 v_4606);
      v_4608 <- getRegister sf;
      v_4609 <- eval (eq v_4608 (expression.bv_nat 1 1));
      v_4610 <- eval (bit_and v_4597 v_4609);
      v_4611 <- eval (bit_or v_4607 v_4610);
      v_4612 <- eval (mux v_4611 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4613 <- eval (bit_and v_4586 undef);
      v_4614 <- getRegister af;
      v_4615 <- eval (eq v_4614 (expression.bv_nat 1 1));
      v_4616 <- eval (bit_and v_4597 v_4615);
      v_4617 <- eval (bit_or v_4613 v_4616);
      v_4618 <- eval (mux v_4617 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4619 <- eval (extract v_4593 1 33);
      v_4620 <- eval (eq v_4619 (expression.bv_nat 32 0));
      v_4621 <- eval (bit_and v_4586 v_4620);
      v_4622 <- getRegister zf;
      v_4623 <- eval (eq v_4622 (expression.bv_nat 1 1));
      v_4624 <- eval (bit_and v_4597 v_4623);
      v_4625 <- eval (bit_or v_4621 v_4624);
      v_4626 <- eval (mux v_4625 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4627 <- eval (extract v_4593 32 33);
      v_4628 <- eval (eq v_4627 (expression.bv_nat 1 1));
      v_4629 <- eval (extract v_4593 31 32);
      v_4630 <- eval (eq v_4629 (expression.bv_nat 1 1));
      v_4631 <- eval (eq v_4628 v_4630);
      v_4632 <- eval (notBool_ v_4631);
      v_4633 <- eval (extract v_4593 30 31);
      v_4634 <- eval (eq v_4633 (expression.bv_nat 1 1));
      v_4635 <- eval (eq v_4632 v_4634);
      v_4636 <- eval (notBool_ v_4635);
      v_4637 <- eval (extract v_4593 29 30);
      v_4638 <- eval (eq v_4637 (expression.bv_nat 1 1));
      v_4639 <- eval (eq v_4636 v_4638);
      v_4640 <- eval (notBool_ v_4639);
      v_4641 <- eval (extract v_4593 28 29);
      v_4642 <- eval (eq v_4641 (expression.bv_nat 1 1));
      v_4643 <- eval (eq v_4640 v_4642);
      v_4644 <- eval (notBool_ v_4643);
      v_4645 <- eval (extract v_4593 27 28);
      v_4646 <- eval (eq v_4645 (expression.bv_nat 1 1));
      v_4647 <- eval (eq v_4644 v_4646);
      v_4648 <- eval (notBool_ v_4647);
      v_4649 <- eval (extract v_4593 26 27);
      v_4650 <- eval (eq v_4649 (expression.bv_nat 1 1));
      v_4651 <- eval (eq v_4648 v_4650);
      v_4652 <- eval (notBool_ v_4651);
      v_4653 <- eval (extract v_4593 25 26);
      v_4654 <- eval (eq v_4653 (expression.bv_nat 1 1));
      v_4655 <- eval (eq v_4652 v_4654);
      v_4656 <- eval (notBool_ v_4655);
      v_4657 <- eval (notBool_ v_4656);
      v_4658 <- eval (bit_and v_4586 v_4657);
      v_4659 <- getRegister pf;
      v_4660 <- eval (eq v_4659 (expression.bv_nat 1 1));
      v_4661 <- eval (bit_and v_4597 v_4660);
      v_4662 <- eval (bit_or v_4658 v_4661);
      v_4663 <- eval (mux v_4662 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4664 <- eval (eq v_4581 (expression.bv_nat 8 1));
      v_4665 <- eval (eq v_4603 v_4606);
      v_4666 <- eval (notBool_ v_4665);
      v_4667 <- eval (bit_and v_4664 v_4666);
      v_4668 <- eval (notBool_ v_4664);
      v_4669 <- getRegister of;
      v_4670 <- eval (eq v_4669 (expression.bv_nat 1 1));
      v_4671 <- eval (bit_and v_4597 v_4670);
      v_4672 <- eval (bit_or v_4613 v_4671);
      v_4673 <- eval (bit_and v_4668 v_4672);
      v_4674 <- eval (bit_or v_4667 v_4673);
      v_4675 <- eval (mux v_4674 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2447) v_4619;
      setRegister of v_4675;
      setRegister pf v_4663;
      setRegister zf v_4626;
      setRegister af v_4618;
      setRegister sf v_4612;
      setRegister cf v_4604;
      pure ()
    pat_end;
    pattern fun (v_2451 : imm int) (v_2452 : reg (bv 32)) => do
      v_4683 <- eval (handleImmediateWithSignExtend v_2451 8 8);
      v_4684 <- eval (bv_and v_4683 (expression.bv_nat 8 31));
      v_4685 <- eval (uge v_4684 (expression.bv_nat 8 32));
      v_4686 <- eval (bit_and v_4685 undef);
      v_4687 <- eval (notBool_ v_4685);
      v_4688 <- eval (eq v_4684 (expression.bv_nat 8 0));
      v_4689 <- eval (notBool_ v_4688);
      v_4690 <- getRegister v_2452;
      v_4691 <- eval (concat (expression.bv_nat 1 0) v_4690);
      v_4692 <- eval (concat (expression.bv_nat 25 0) v_4684);
      v_4693 <- eval (uvalueMInt v_4692);
      v_4694 <- eval (shl v_4691 v_4693);
      v_4695 <- eval (bitwidthMInt v_4691);
      v_4696 <- eval (extract v_4694 0 v_4695);
      v_4697 <- eval (extract v_4696 0 1);
      v_4698 <- eval (eq v_4697 (expression.bv_nat 1 1));
      v_4699 <- eval (bit_and v_4689 v_4698);
      v_4700 <- eval (notBool_ v_4689);
      v_4701 <- getRegister cf;
      v_4702 <- eval (eq v_4701 (expression.bv_nat 1 1));
      v_4703 <- eval (bit_and v_4700 v_4702);
      v_4704 <- eval (bit_or v_4699 v_4703);
      v_4705 <- eval (bit_and v_4687 v_4704);
      v_4706 <- eval (bit_or v_4686 v_4705);
      v_4707 <- eval (mux v_4706 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4708 <- eval (extract v_4696 1 2);
      v_4709 <- eval (eq v_4708 (expression.bv_nat 1 1));
      v_4710 <- eval (bit_and v_4689 v_4709);
      v_4711 <- getRegister sf;
      v_4712 <- eval (eq v_4711 (expression.bv_nat 1 1));
      v_4713 <- eval (bit_and v_4700 v_4712);
      v_4714 <- eval (bit_or v_4710 v_4713);
      v_4715 <- eval (mux v_4714 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4716 <- eval (bit_and v_4689 undef);
      v_4717 <- getRegister af;
      v_4718 <- eval (eq v_4717 (expression.bv_nat 1 1));
      v_4719 <- eval (bit_and v_4700 v_4718);
      v_4720 <- eval (bit_or v_4716 v_4719);
      v_4721 <- eval (mux v_4720 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4722 <- eval (extract v_4696 1 33);
      v_4723 <- eval (eq v_4722 (expression.bv_nat 32 0));
      v_4724 <- eval (bit_and v_4689 v_4723);
      v_4725 <- getRegister zf;
      v_4726 <- eval (eq v_4725 (expression.bv_nat 1 1));
      v_4727 <- eval (bit_and v_4700 v_4726);
      v_4728 <- eval (bit_or v_4724 v_4727);
      v_4729 <- eval (mux v_4728 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4730 <- eval (extract v_4696 32 33);
      v_4731 <- eval (eq v_4730 (expression.bv_nat 1 1));
      v_4732 <- eval (extract v_4696 31 32);
      v_4733 <- eval (eq v_4732 (expression.bv_nat 1 1));
      v_4734 <- eval (eq v_4731 v_4733);
      v_4735 <- eval (notBool_ v_4734);
      v_4736 <- eval (extract v_4696 30 31);
      v_4737 <- eval (eq v_4736 (expression.bv_nat 1 1));
      v_4738 <- eval (eq v_4735 v_4737);
      v_4739 <- eval (notBool_ v_4738);
      v_4740 <- eval (extract v_4696 29 30);
      v_4741 <- eval (eq v_4740 (expression.bv_nat 1 1));
      v_4742 <- eval (eq v_4739 v_4741);
      v_4743 <- eval (notBool_ v_4742);
      v_4744 <- eval (extract v_4696 28 29);
      v_4745 <- eval (eq v_4744 (expression.bv_nat 1 1));
      v_4746 <- eval (eq v_4743 v_4745);
      v_4747 <- eval (notBool_ v_4746);
      v_4748 <- eval (extract v_4696 27 28);
      v_4749 <- eval (eq v_4748 (expression.bv_nat 1 1));
      v_4750 <- eval (eq v_4747 v_4749);
      v_4751 <- eval (notBool_ v_4750);
      v_4752 <- eval (extract v_4696 26 27);
      v_4753 <- eval (eq v_4752 (expression.bv_nat 1 1));
      v_4754 <- eval (eq v_4751 v_4753);
      v_4755 <- eval (notBool_ v_4754);
      v_4756 <- eval (extract v_4696 25 26);
      v_4757 <- eval (eq v_4756 (expression.bv_nat 1 1));
      v_4758 <- eval (eq v_4755 v_4757);
      v_4759 <- eval (notBool_ v_4758);
      v_4760 <- eval (notBool_ v_4759);
      v_4761 <- eval (bit_and v_4689 v_4760);
      v_4762 <- getRegister pf;
      v_4763 <- eval (eq v_4762 (expression.bv_nat 1 1));
      v_4764 <- eval (bit_and v_4700 v_4763);
      v_4765 <- eval (bit_or v_4761 v_4764);
      v_4766 <- eval (mux v_4765 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4767 <- eval (eq v_4684 (expression.bv_nat 8 1));
      v_4768 <- eval (eq v_4706 v_4709);
      v_4769 <- eval (notBool_ v_4768);
      v_4770 <- eval (bit_and v_4767 v_4769);
      v_4771 <- eval (notBool_ v_4767);
      v_4772 <- getRegister of;
      v_4773 <- eval (eq v_4772 (expression.bv_nat 1 1));
      v_4774 <- eval (bit_and v_4700 v_4773);
      v_4775 <- eval (bit_or v_4716 v_4774);
      v_4776 <- eval (bit_and v_4771 v_4775);
      v_4777 <- eval (bit_or v_4770 v_4776);
      v_4778 <- eval (mux v_4777 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2452) v_4722;
      setRegister of v_4778;
      setRegister pf v_4766;
      setRegister zf v_4729;
      setRegister af v_4721;
      setRegister sf v_4715;
      setRegister cf v_4707;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2459 : reg (bv 32)) => do
      v_4788 <- getRegister v_2459;
      v_4789 <- eval (concat (expression.bv_nat 1 0) v_4788);
      v_4790 <- eval (shl v_4789 1);
      v_4791 <- eval (bitwidthMInt v_4789);
      v_4792 <- eval (extract v_4790 0 v_4791);
      v_4793 <- eval (extract v_4792 0 1);
      v_4794 <- eval (extract v_4792 1 2);
      v_4795 <- eval (extract v_4792 1 33);
      v_4796 <- eval (eq v_4795 (expression.bv_nat 32 0));
      v_4797 <- eval (mux v_4796 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4798 <- eval (extract v_4792 32 33);
      v_4799 <- eval (eq v_4798 (expression.bv_nat 1 1));
      v_4800 <- eval (extract v_4792 31 32);
      v_4801 <- eval (eq v_4800 (expression.bv_nat 1 1));
      v_4802 <- eval (eq v_4799 v_4801);
      v_4803 <- eval (notBool_ v_4802);
      v_4804 <- eval (extract v_4792 30 31);
      v_4805 <- eval (eq v_4804 (expression.bv_nat 1 1));
      v_4806 <- eval (eq v_4803 v_4805);
      v_4807 <- eval (notBool_ v_4806);
      v_4808 <- eval (extract v_4792 29 30);
      v_4809 <- eval (eq v_4808 (expression.bv_nat 1 1));
      v_4810 <- eval (eq v_4807 v_4809);
      v_4811 <- eval (notBool_ v_4810);
      v_4812 <- eval (extract v_4792 28 29);
      v_4813 <- eval (eq v_4812 (expression.bv_nat 1 1));
      v_4814 <- eval (eq v_4811 v_4813);
      v_4815 <- eval (notBool_ v_4814);
      v_4816 <- eval (extract v_4792 27 28);
      v_4817 <- eval (eq v_4816 (expression.bv_nat 1 1));
      v_4818 <- eval (eq v_4815 v_4817);
      v_4819 <- eval (notBool_ v_4818);
      v_4820 <- eval (extract v_4792 26 27);
      v_4821 <- eval (eq v_4820 (expression.bv_nat 1 1));
      v_4822 <- eval (eq v_4819 v_4821);
      v_4823 <- eval (notBool_ v_4822);
      v_4824 <- eval (extract v_4792 25 26);
      v_4825 <- eval (eq v_4824 (expression.bv_nat 1 1));
      v_4826 <- eval (eq v_4823 v_4825);
      v_4827 <- eval (notBool_ v_4826);
      v_4828 <- eval (notBool_ v_4827);
      v_4829 <- eval (mux v_4828 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4830 <- eval (eq v_4793 (expression.bv_nat 1 1));
      v_4831 <- eval (eq v_4794 (expression.bv_nat 1 1));
      v_4832 <- eval (eq v_4830 v_4831);
      v_4833 <- eval (notBool_ v_4832);
      v_4834 <- eval (mux v_4833 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2459) v_4795;
      setRegister of v_4834;
      setRegister pf v_4829;
      setRegister zf v_4797;
      setRegister af undef;
      setRegister sf v_4794;
      setRegister cf v_4793;
      pure ()
    pat_end;
    pattern fun (v_2456 : reg (bv 32)) => do
      v_10099 <- getRegister v_2456;
      v_10100 <- eval (concat (expression.bv_nat 1 0) v_10099);
      v_10101 <- eval (shl v_10100 1);
      v_10102 <- eval (bitwidthMInt v_10100);
      v_10103 <- eval (extract v_10101 0 v_10102);
      v_10104 <- eval (extract v_10103 0 1);
      v_10105 <- eval (eq v_10104 (expression.bv_nat 1 1));
      v_10106 <- eval (mux v_10105 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10107 <- eval (extract v_10103 1 2);
      v_10108 <- eval (eq v_10107 (expression.bv_nat 1 1));
      v_10109 <- eval (mux v_10108 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10110 <- eval (extract v_10103 1 33);
      v_10111 <- eval (eq v_10110 (expression.bv_nat 32 0));
      v_10112 <- eval (mux v_10111 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10113 <- eval (extract v_10103 32 33);
      v_10114 <- eval (eq v_10113 (expression.bv_nat 1 1));
      v_10115 <- eval (extract v_10103 31 32);
      v_10116 <- eval (eq v_10115 (expression.bv_nat 1 1));
      v_10117 <- eval (eq v_10114 v_10116);
      v_10118 <- eval (notBool_ v_10117);
      v_10119 <- eval (extract v_10103 30 31);
      v_10120 <- eval (eq v_10119 (expression.bv_nat 1 1));
      v_10121 <- eval (eq v_10118 v_10120);
      v_10122 <- eval (notBool_ v_10121);
      v_10123 <- eval (extract v_10103 29 30);
      v_10124 <- eval (eq v_10123 (expression.bv_nat 1 1));
      v_10125 <- eval (eq v_10122 v_10124);
      v_10126 <- eval (notBool_ v_10125);
      v_10127 <- eval (extract v_10103 28 29);
      v_10128 <- eval (eq v_10127 (expression.bv_nat 1 1));
      v_10129 <- eval (eq v_10126 v_10128);
      v_10130 <- eval (notBool_ v_10129);
      v_10131 <- eval (extract v_10103 27 28);
      v_10132 <- eval (eq v_10131 (expression.bv_nat 1 1));
      v_10133 <- eval (eq v_10130 v_10132);
      v_10134 <- eval (notBool_ v_10133);
      v_10135 <- eval (extract v_10103 26 27);
      v_10136 <- eval (eq v_10135 (expression.bv_nat 1 1));
      v_10137 <- eval (eq v_10134 v_10136);
      v_10138 <- eval (notBool_ v_10137);
      v_10139 <- eval (extract v_10103 25 26);
      v_10140 <- eval (eq v_10139 (expression.bv_nat 1 1));
      v_10141 <- eval (eq v_10138 v_10140);
      v_10142 <- eval (notBool_ v_10141);
      v_10143 <- eval (notBool_ v_10142);
      v_10144 <- eval (mux v_10143 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10145 <- eval (eq v_10105 v_10108);
      v_10146 <- eval (notBool_ v_10145);
      v_10147 <- eval (mux v_10146 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2456) v_10110;
      setRegister of v_10147;
      setRegister pf v_10144;
      setRegister zf v_10112;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister sf v_10109;
      setRegister cf v_10106;
      pure ()
    pat_end;
    pattern fun (v_2456 : reg (bv 32)) => do
      v_10155 <- getRegister v_2456;
      v_10156 <- eval (concat (expression.bv_nat 1 0) v_10155);
      v_10157 <- eval (shl v_10156 1);
      v_10158 <- eval (bitwidthMInt v_10156);
      v_10159 <- eval (extract v_10157 0 v_10158);
      v_10160 <- eval (extract v_10159 0 1);
      v_10161 <- eval (extract v_10159 1 2);
      v_10162 <- eval (extract v_10159 1 33);
      v_10163 <- eval (eq v_10162 (expression.bv_nat 32 0));
      v_10164 <- eval (mux v_10163 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10165 <- eval (extract v_10159 32 33);
      v_10166 <- eval (eq v_10165 (expression.bv_nat 1 1));
      v_10167 <- eval (extract v_10159 31 32);
      v_10168 <- eval (eq v_10167 (expression.bv_nat 1 1));
      v_10169 <- eval (eq v_10166 v_10168);
      v_10170 <- eval (notBool_ v_10169);
      v_10171 <- eval (extract v_10159 30 31);
      v_10172 <- eval (eq v_10171 (expression.bv_nat 1 1));
      v_10173 <- eval (eq v_10170 v_10172);
      v_10174 <- eval (notBool_ v_10173);
      v_10175 <- eval (extract v_10159 29 30);
      v_10176 <- eval (eq v_10175 (expression.bv_nat 1 1));
      v_10177 <- eval (eq v_10174 v_10176);
      v_10178 <- eval (notBool_ v_10177);
      v_10179 <- eval (extract v_10159 28 29);
      v_10180 <- eval (eq v_10179 (expression.bv_nat 1 1));
      v_10181 <- eval (eq v_10178 v_10180);
      v_10182 <- eval (notBool_ v_10181);
      v_10183 <- eval (extract v_10159 27 28);
      v_10184 <- eval (eq v_10183 (expression.bv_nat 1 1));
      v_10185 <- eval (eq v_10182 v_10184);
      v_10186 <- eval (notBool_ v_10185);
      v_10187 <- eval (extract v_10159 26 27);
      v_10188 <- eval (eq v_10187 (expression.bv_nat 1 1));
      v_10189 <- eval (eq v_10186 v_10188);
      v_10190 <- eval (notBool_ v_10189);
      v_10191 <- eval (extract v_10159 25 26);
      v_10192 <- eval (eq v_10191 (expression.bv_nat 1 1));
      v_10193 <- eval (eq v_10190 v_10192);
      v_10194 <- eval (notBool_ v_10193);
      v_10195 <- eval (notBool_ v_10194);
      v_10196 <- eval (mux v_10195 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10197 <- eval (eq v_10160 (expression.bv_nat 1 1));
      v_10198 <- eval (eq v_10161 (expression.bv_nat 1 1));
      v_10199 <- eval (eq v_10197 v_10198);
      v_10200 <- eval (notBool_ v_10199);
      v_10201 <- eval (mux v_10200 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2456) v_10162;
      setRegister of v_10201;
      setRegister pf v_10196;
      setRegister zf v_10164;
      setRegister af undef;
      setRegister sf v_10161;
      setRegister cf v_10160;
      pure ()
    pat_end;
    pattern fun cl (v_2434 : Mem) => do
      v_15445 <- evaluateAddress v_2434;
      v_15446 <- load v_15445 4;
      v_15447 <- eval (concat (expression.bv_nat 1 0) v_15446);
      v_15448 <- getRegister rcx;
      v_15449 <- eval (extract v_15448 56 64);
      v_15450 <- eval (bv_and v_15449 (expression.bv_nat 8 31));
      v_15451 <- eval (concat (expression.bv_nat 25 0) v_15450);
      v_15452 <- eval (uvalueMInt v_15451);
      v_15453 <- eval (shl v_15447 v_15452);
      v_15454 <- eval (bitwidthMInt v_15447);
      v_15455 <- eval (extract v_15453 0 v_15454);
      v_15456 <- eval (extract v_15455 1 33);
      store v_15445 v_15456 4;
      v_15458 <- eval (uge v_15450 (expression.bv_nat 8 32));
      v_15459 <- eval (bit_and v_15458 undef);
      v_15460 <- eval (notBool_ v_15458);
      v_15461 <- eval (eq v_15450 (expression.bv_nat 8 0));
      v_15462 <- eval (notBool_ v_15461);
      v_15463 <- eval (extract v_15455 0 1);
      v_15464 <- eval (eq v_15463 (expression.bv_nat 1 1));
      v_15465 <- eval (bit_and v_15462 v_15464);
      v_15466 <- eval (notBool_ v_15462);
      v_15467 <- getRegister cf;
      v_15468 <- eval (eq v_15467 (expression.bv_nat 1 1));
      v_15469 <- eval (bit_and v_15466 v_15468);
      v_15470 <- eval (bit_or v_15465 v_15469);
      v_15471 <- eval (bit_and v_15460 v_15470);
      v_15472 <- eval (bit_or v_15459 v_15471);
      v_15473 <- eval (mux v_15472 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15474 <- eval (extract v_15455 1 2);
      v_15475 <- eval (eq v_15474 (expression.bv_nat 1 1));
      v_15476 <- eval (bit_and v_15462 v_15475);
      v_15477 <- getRegister sf;
      v_15478 <- eval (eq v_15477 (expression.bv_nat 1 1));
      v_15479 <- eval (bit_and v_15466 v_15478);
      v_15480 <- eval (bit_or v_15476 v_15479);
      v_15481 <- eval (mux v_15480 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15482 <- eval (eq v_15456 (expression.bv_nat 32 0));
      v_15483 <- eval (bit_and v_15462 v_15482);
      v_15484 <- getRegister zf;
      v_15485 <- eval (eq v_15484 (expression.bv_nat 1 1));
      v_15486 <- eval (bit_and v_15466 v_15485);
      v_15487 <- eval (bit_or v_15483 v_15486);
      v_15488 <- eval (mux v_15487 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15489 <- eval (bit_and v_15462 undef);
      v_15490 <- getRegister af;
      v_15491 <- eval (eq v_15490 (expression.bv_nat 1 1));
      v_15492 <- eval (bit_and v_15466 v_15491);
      v_15493 <- eval (bit_or v_15489 v_15492);
      v_15494 <- eval (mux v_15493 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15495 <- eval (extract v_15455 32 33);
      v_15496 <- eval (eq v_15495 (expression.bv_nat 1 1));
      v_15497 <- eval (extract v_15455 31 32);
      v_15498 <- eval (eq v_15497 (expression.bv_nat 1 1));
      v_15499 <- eval (eq v_15496 v_15498);
      v_15500 <- eval (notBool_ v_15499);
      v_15501 <- eval (extract v_15455 30 31);
      v_15502 <- eval (eq v_15501 (expression.bv_nat 1 1));
      v_15503 <- eval (eq v_15500 v_15502);
      v_15504 <- eval (notBool_ v_15503);
      v_15505 <- eval (extract v_15455 29 30);
      v_15506 <- eval (eq v_15505 (expression.bv_nat 1 1));
      v_15507 <- eval (eq v_15504 v_15506);
      v_15508 <- eval (notBool_ v_15507);
      v_15509 <- eval (extract v_15455 28 29);
      v_15510 <- eval (eq v_15509 (expression.bv_nat 1 1));
      v_15511 <- eval (eq v_15508 v_15510);
      v_15512 <- eval (notBool_ v_15511);
      v_15513 <- eval (extract v_15455 27 28);
      v_15514 <- eval (eq v_15513 (expression.bv_nat 1 1));
      v_15515 <- eval (eq v_15512 v_15514);
      v_15516 <- eval (notBool_ v_15515);
      v_15517 <- eval (extract v_15455 26 27);
      v_15518 <- eval (eq v_15517 (expression.bv_nat 1 1));
      v_15519 <- eval (eq v_15516 v_15518);
      v_15520 <- eval (notBool_ v_15519);
      v_15521 <- eval (extract v_15455 25 26);
      v_15522 <- eval (eq v_15521 (expression.bv_nat 1 1));
      v_15523 <- eval (eq v_15520 v_15522);
      v_15524 <- eval (notBool_ v_15523);
      v_15525 <- eval (notBool_ v_15524);
      v_15526 <- eval (bit_and v_15462 v_15525);
      v_15527 <- getRegister pf;
      v_15528 <- eval (eq v_15527 (expression.bv_nat 1 1));
      v_15529 <- eval (bit_and v_15466 v_15528);
      v_15530 <- eval (bit_or v_15526 v_15529);
      v_15531 <- eval (mux v_15530 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15532 <- eval (eq v_15450 (expression.bv_nat 8 1));
      v_15533 <- eval (eq v_15472 v_15475);
      v_15534 <- eval (notBool_ v_15533);
      v_15535 <- eval (bit_and v_15532 v_15534);
      v_15536 <- eval (notBool_ v_15532);
      v_15537 <- getRegister of;
      v_15538 <- eval (eq v_15537 (expression.bv_nat 1 1));
      v_15539 <- eval (bit_and v_15466 v_15538);
      v_15540 <- eval (bit_or v_15489 v_15539);
      v_15541 <- eval (bit_and v_15536 v_15540);
      v_15542 <- eval (bit_or v_15535 v_15541);
      v_15543 <- eval (mux v_15542 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15543;
      setRegister pf v_15531;
      setRegister af v_15494;
      setRegister zf v_15488;
      setRegister sf v_15481;
      setRegister cf v_15473;
      pure ()
    pat_end;
    pattern fun (v_2438 : imm int) (v_2437 : Mem) => do
      v_15550 <- evaluateAddress v_2437;
      v_15551 <- load v_15550 4;
      v_15552 <- eval (concat (expression.bv_nat 1 0) v_15551);
      v_15553 <- eval (handleImmediateWithSignExtend v_2438 8 8);
      v_15554 <- eval (bv_and v_15553 (expression.bv_nat 8 31));
      v_15555 <- eval (concat (expression.bv_nat 25 0) v_15554);
      v_15556 <- eval (uvalueMInt v_15555);
      v_15557 <- eval (shl v_15552 v_15556);
      v_15558 <- eval (bitwidthMInt v_15552);
      v_15559 <- eval (extract v_15557 0 v_15558);
      v_15560 <- eval (extract v_15559 1 33);
      store v_15550 v_15560 4;
      v_15562 <- eval (uge v_15554 (expression.bv_nat 8 32));
      v_15563 <- eval (bit_and v_15562 undef);
      v_15564 <- eval (notBool_ v_15562);
      v_15565 <- eval (eq v_15554 (expression.bv_nat 8 0));
      v_15566 <- eval (notBool_ v_15565);
      v_15567 <- eval (extract v_15559 0 1);
      v_15568 <- eval (eq v_15567 (expression.bv_nat 1 1));
      v_15569 <- eval (bit_and v_15566 v_15568);
      v_15570 <- eval (notBool_ v_15566);
      v_15571 <- getRegister cf;
      v_15572 <- eval (eq v_15571 (expression.bv_nat 1 1));
      v_15573 <- eval (bit_and v_15570 v_15572);
      v_15574 <- eval (bit_or v_15569 v_15573);
      v_15575 <- eval (bit_and v_15564 v_15574);
      v_15576 <- eval (bit_or v_15563 v_15575);
      v_15577 <- eval (mux v_15576 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15578 <- eval (extract v_15559 1 2);
      v_15579 <- eval (eq v_15578 (expression.bv_nat 1 1));
      v_15580 <- eval (bit_and v_15566 v_15579);
      v_15581 <- getRegister sf;
      v_15582 <- eval (eq v_15581 (expression.bv_nat 1 1));
      v_15583 <- eval (bit_and v_15570 v_15582);
      v_15584 <- eval (bit_or v_15580 v_15583);
      v_15585 <- eval (mux v_15584 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15586 <- eval (eq v_15560 (expression.bv_nat 32 0));
      v_15587 <- eval (bit_and v_15566 v_15586);
      v_15588 <- getRegister zf;
      v_15589 <- eval (eq v_15588 (expression.bv_nat 1 1));
      v_15590 <- eval (bit_and v_15570 v_15589);
      v_15591 <- eval (bit_or v_15587 v_15590);
      v_15592 <- eval (mux v_15591 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15593 <- eval (bit_and v_15566 undef);
      v_15594 <- getRegister af;
      v_15595 <- eval (eq v_15594 (expression.bv_nat 1 1));
      v_15596 <- eval (bit_and v_15570 v_15595);
      v_15597 <- eval (bit_or v_15593 v_15596);
      v_15598 <- eval (mux v_15597 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15599 <- eval (extract v_15559 32 33);
      v_15600 <- eval (eq v_15599 (expression.bv_nat 1 1));
      v_15601 <- eval (extract v_15559 31 32);
      v_15602 <- eval (eq v_15601 (expression.bv_nat 1 1));
      v_15603 <- eval (eq v_15600 v_15602);
      v_15604 <- eval (notBool_ v_15603);
      v_15605 <- eval (extract v_15559 30 31);
      v_15606 <- eval (eq v_15605 (expression.bv_nat 1 1));
      v_15607 <- eval (eq v_15604 v_15606);
      v_15608 <- eval (notBool_ v_15607);
      v_15609 <- eval (extract v_15559 29 30);
      v_15610 <- eval (eq v_15609 (expression.bv_nat 1 1));
      v_15611 <- eval (eq v_15608 v_15610);
      v_15612 <- eval (notBool_ v_15611);
      v_15613 <- eval (extract v_15559 28 29);
      v_15614 <- eval (eq v_15613 (expression.bv_nat 1 1));
      v_15615 <- eval (eq v_15612 v_15614);
      v_15616 <- eval (notBool_ v_15615);
      v_15617 <- eval (extract v_15559 27 28);
      v_15618 <- eval (eq v_15617 (expression.bv_nat 1 1));
      v_15619 <- eval (eq v_15616 v_15618);
      v_15620 <- eval (notBool_ v_15619);
      v_15621 <- eval (extract v_15559 26 27);
      v_15622 <- eval (eq v_15621 (expression.bv_nat 1 1));
      v_15623 <- eval (eq v_15620 v_15622);
      v_15624 <- eval (notBool_ v_15623);
      v_15625 <- eval (extract v_15559 25 26);
      v_15626 <- eval (eq v_15625 (expression.bv_nat 1 1));
      v_15627 <- eval (eq v_15624 v_15626);
      v_15628 <- eval (notBool_ v_15627);
      v_15629 <- eval (notBool_ v_15628);
      v_15630 <- eval (bit_and v_15566 v_15629);
      v_15631 <- getRegister pf;
      v_15632 <- eval (eq v_15631 (expression.bv_nat 1 1));
      v_15633 <- eval (bit_and v_15570 v_15632);
      v_15634 <- eval (bit_or v_15630 v_15633);
      v_15635 <- eval (mux v_15634 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15636 <- eval (eq v_15554 (expression.bv_nat 8 1));
      v_15637 <- eval (eq v_15576 v_15579);
      v_15638 <- eval (notBool_ v_15637);
      v_15639 <- eval (bit_and v_15636 v_15638);
      v_15640 <- eval (notBool_ v_15636);
      v_15641 <- getRegister of;
      v_15642 <- eval (eq v_15641 (expression.bv_nat 1 1));
      v_15643 <- eval (bit_and v_15570 v_15642);
      v_15644 <- eval (bit_or v_15593 v_15643);
      v_15645 <- eval (bit_and v_15640 v_15644);
      v_15646 <- eval (bit_or v_15639 v_15645);
      v_15647 <- eval (mux v_15646 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15647;
      setRegister pf v_15635;
      setRegister af v_15598;
      setRegister zf v_15592;
      setRegister sf v_15585;
      setRegister cf v_15577;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2437 : Mem) => do
      v_15654 <- evaluateAddress v_2437;
      v_15655 <- load v_15654 4;
      v_15656 <- eval (concat (expression.bv_nat 1 0) v_15655);
      v_15657 <- eval (shl v_15656 1);
      v_15658 <- eval (bitwidthMInt v_15656);
      v_15659 <- eval (extract v_15657 0 v_15658);
      v_15660 <- eval (extract v_15659 1 33);
      store v_15654 v_15660 4;
      v_15662 <- eval (extract v_15659 0 1);
      v_15663 <- eval (extract v_15659 1 2);
      v_15664 <- eval (eq v_15660 (expression.bv_nat 32 0));
      v_15665 <- eval (mux v_15664 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15666 <- eval (extract v_15659 32 33);
      v_15667 <- eval (eq v_15666 (expression.bv_nat 1 1));
      v_15668 <- eval (extract v_15659 31 32);
      v_15669 <- eval (eq v_15668 (expression.bv_nat 1 1));
      v_15670 <- eval (eq v_15667 v_15669);
      v_15671 <- eval (notBool_ v_15670);
      v_15672 <- eval (extract v_15659 30 31);
      v_15673 <- eval (eq v_15672 (expression.bv_nat 1 1));
      v_15674 <- eval (eq v_15671 v_15673);
      v_15675 <- eval (notBool_ v_15674);
      v_15676 <- eval (extract v_15659 29 30);
      v_15677 <- eval (eq v_15676 (expression.bv_nat 1 1));
      v_15678 <- eval (eq v_15675 v_15677);
      v_15679 <- eval (notBool_ v_15678);
      v_15680 <- eval (extract v_15659 28 29);
      v_15681 <- eval (eq v_15680 (expression.bv_nat 1 1));
      v_15682 <- eval (eq v_15679 v_15681);
      v_15683 <- eval (notBool_ v_15682);
      v_15684 <- eval (extract v_15659 27 28);
      v_15685 <- eval (eq v_15684 (expression.bv_nat 1 1));
      v_15686 <- eval (eq v_15683 v_15685);
      v_15687 <- eval (notBool_ v_15686);
      v_15688 <- eval (extract v_15659 26 27);
      v_15689 <- eval (eq v_15688 (expression.bv_nat 1 1));
      v_15690 <- eval (eq v_15687 v_15689);
      v_15691 <- eval (notBool_ v_15690);
      v_15692 <- eval (extract v_15659 25 26);
      v_15693 <- eval (eq v_15692 (expression.bv_nat 1 1));
      v_15694 <- eval (eq v_15691 v_15693);
      v_15695 <- eval (notBool_ v_15694);
      v_15696 <- eval (notBool_ v_15695);
      v_15697 <- eval (mux v_15696 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15698 <- eval (eq v_15662 (expression.bv_nat 1 1));
      v_15699 <- eval (eq v_15663 (expression.bv_nat 1 1));
      v_15700 <- eval (eq v_15698 v_15699);
      v_15701 <- eval (notBool_ v_15700);
      v_15702 <- eval (mux v_15701 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15702;
      setRegister pf v_15697;
      setRegister af undef;
      setRegister zf v_15665;
      setRegister sf v_15663;
      setRegister cf v_15662;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2437 : Mem) => do
      v_15709 <- evaluateAddress v_2437;
      v_15710 <- load v_15709 4;
      v_15711 <- eval (concat (expression.bv_nat 1 0) v_15710);
      v_15712 <- eval (shl v_15711 1);
      v_15713 <- eval (bitwidthMInt v_15711);
      v_15714 <- eval (extract v_15712 0 v_15713);
      v_15715 <- eval (extract v_15714 1 33);
      store v_15709 v_15715 4;
      v_15717 <- eval (extract v_15714 0 1);
      v_15718 <- eval (eq v_15717 (expression.bv_nat 1 1));
      v_15719 <- eval (mux v_15718 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15720 <- eval (extract v_15714 1 2);
      v_15721 <- eval (eq v_15720 (expression.bv_nat 1 1));
      v_15722 <- eval (mux v_15721 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15723 <- eval (eq v_15715 (expression.bv_nat 32 0));
      v_15724 <- eval (mux v_15723 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15725 <- eval (extract v_15714 32 33);
      v_15726 <- eval (eq v_15725 (expression.bv_nat 1 1));
      v_15727 <- eval (extract v_15714 31 32);
      v_15728 <- eval (eq v_15727 (expression.bv_nat 1 1));
      v_15729 <- eval (eq v_15726 v_15728);
      v_15730 <- eval (notBool_ v_15729);
      v_15731 <- eval (extract v_15714 30 31);
      v_15732 <- eval (eq v_15731 (expression.bv_nat 1 1));
      v_15733 <- eval (eq v_15730 v_15732);
      v_15734 <- eval (notBool_ v_15733);
      v_15735 <- eval (extract v_15714 29 30);
      v_15736 <- eval (eq v_15735 (expression.bv_nat 1 1));
      v_15737 <- eval (eq v_15734 v_15736);
      v_15738 <- eval (notBool_ v_15737);
      v_15739 <- eval (extract v_15714 28 29);
      v_15740 <- eval (eq v_15739 (expression.bv_nat 1 1));
      v_15741 <- eval (eq v_15738 v_15740);
      v_15742 <- eval (notBool_ v_15741);
      v_15743 <- eval (extract v_15714 27 28);
      v_15744 <- eval (eq v_15743 (expression.bv_nat 1 1));
      v_15745 <- eval (eq v_15742 v_15744);
      v_15746 <- eval (notBool_ v_15745);
      v_15747 <- eval (extract v_15714 26 27);
      v_15748 <- eval (eq v_15747 (expression.bv_nat 1 1));
      v_15749 <- eval (eq v_15746 v_15748);
      v_15750 <- eval (notBool_ v_15749);
      v_15751 <- eval (extract v_15714 25 26);
      v_15752 <- eval (eq v_15751 (expression.bv_nat 1 1));
      v_15753 <- eval (eq v_15750 v_15752);
      v_15754 <- eval (notBool_ v_15753);
      v_15755 <- eval (notBool_ v_15754);
      v_15756 <- eval (mux v_15755 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15757 <- eval (eq v_15718 v_15721);
      v_15758 <- eval (notBool_ v_15757);
      v_15759 <- eval (mux v_15758 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15759;
      setRegister pf v_15756;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_15724;
      setRegister sf v_15722;
      setRegister cf v_15719;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2444 : Mem) => do
      v_15768 <- evaluateAddress v_2444;
      v_15769 <- load v_15768 4;
      v_15770 <- eval (concat (expression.bv_nat 1 0) v_15769);
      v_15771 <- eval (shl v_15770 1);
      v_15772 <- eval (bitwidthMInt v_15770);
      v_15773 <- eval (extract v_15771 0 v_15772);
      v_15774 <- eval (extract v_15773 1 33);
      store v_15768 v_15774 4;
      v_15776 <- eval (extract v_15773 0 1);
      v_15777 <- eval (eq v_15776 (expression.bv_nat 1 1));
      v_15778 <- eval (mux v_15777 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15779 <- eval (extract v_15773 1 2);
      v_15780 <- eval (eq v_15779 (expression.bv_nat 1 1));
      v_15781 <- eval (mux v_15780 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15782 <- eval (eq v_15774 (expression.bv_nat 32 0));
      v_15783 <- eval (mux v_15782 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15784 <- eval (extract v_15773 32 33);
      v_15785 <- eval (eq v_15784 (expression.bv_nat 1 1));
      v_15786 <- eval (extract v_15773 31 32);
      v_15787 <- eval (eq v_15786 (expression.bv_nat 1 1));
      v_15788 <- eval (eq v_15785 v_15787);
      v_15789 <- eval (notBool_ v_15788);
      v_15790 <- eval (extract v_15773 30 31);
      v_15791 <- eval (eq v_15790 (expression.bv_nat 1 1));
      v_15792 <- eval (eq v_15789 v_15791);
      v_15793 <- eval (notBool_ v_15792);
      v_15794 <- eval (extract v_15773 29 30);
      v_15795 <- eval (eq v_15794 (expression.bv_nat 1 1));
      v_15796 <- eval (eq v_15793 v_15795);
      v_15797 <- eval (notBool_ v_15796);
      v_15798 <- eval (extract v_15773 28 29);
      v_15799 <- eval (eq v_15798 (expression.bv_nat 1 1));
      v_15800 <- eval (eq v_15797 v_15799);
      v_15801 <- eval (notBool_ v_15800);
      v_15802 <- eval (extract v_15773 27 28);
      v_15803 <- eval (eq v_15802 (expression.bv_nat 1 1));
      v_15804 <- eval (eq v_15801 v_15803);
      v_15805 <- eval (notBool_ v_15804);
      v_15806 <- eval (extract v_15773 26 27);
      v_15807 <- eval (eq v_15806 (expression.bv_nat 1 1));
      v_15808 <- eval (eq v_15805 v_15807);
      v_15809 <- eval (notBool_ v_15808);
      v_15810 <- eval (extract v_15773 25 26);
      v_15811 <- eval (eq v_15810 (expression.bv_nat 1 1));
      v_15812 <- eval (eq v_15809 v_15811);
      v_15813 <- eval (notBool_ v_15812);
      v_15814 <- eval (notBool_ v_15813);
      v_15815 <- eval (mux v_15814 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15816 <- eval (eq v_15777 v_15780);
      v_15817 <- eval (notBool_ v_15816);
      v_15818 <- eval (mux v_15817 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15818;
      setRegister pf v_15815;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_15783;
      setRegister sf v_15781;
      setRegister cf v_15778;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2444 : Mem) => do
      v_15825 <- evaluateAddress v_2444;
      v_15826 <- load v_15825 4;
      v_15827 <- eval (concat (expression.bv_nat 1 0) v_15826);
      v_15828 <- eval (shl v_15827 1);
      v_15829 <- eval (bitwidthMInt v_15827);
      v_15830 <- eval (extract v_15828 0 v_15829);
      v_15831 <- eval (extract v_15830 1 33);
      store v_15825 v_15831 4;
      v_15833 <- eval (extract v_15830 0 1);
      v_15834 <- eval (extract v_15830 1 2);
      v_15835 <- eval (eq v_15831 (expression.bv_nat 32 0));
      v_15836 <- eval (mux v_15835 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15837 <- eval (extract v_15830 32 33);
      v_15838 <- eval (eq v_15837 (expression.bv_nat 1 1));
      v_15839 <- eval (extract v_15830 31 32);
      v_15840 <- eval (eq v_15839 (expression.bv_nat 1 1));
      v_15841 <- eval (eq v_15838 v_15840);
      v_15842 <- eval (notBool_ v_15841);
      v_15843 <- eval (extract v_15830 30 31);
      v_15844 <- eval (eq v_15843 (expression.bv_nat 1 1));
      v_15845 <- eval (eq v_15842 v_15844);
      v_15846 <- eval (notBool_ v_15845);
      v_15847 <- eval (extract v_15830 29 30);
      v_15848 <- eval (eq v_15847 (expression.bv_nat 1 1));
      v_15849 <- eval (eq v_15846 v_15848);
      v_15850 <- eval (notBool_ v_15849);
      v_15851 <- eval (extract v_15830 28 29);
      v_15852 <- eval (eq v_15851 (expression.bv_nat 1 1));
      v_15853 <- eval (eq v_15850 v_15852);
      v_15854 <- eval (notBool_ v_15853);
      v_15855 <- eval (extract v_15830 27 28);
      v_15856 <- eval (eq v_15855 (expression.bv_nat 1 1));
      v_15857 <- eval (eq v_15854 v_15856);
      v_15858 <- eval (notBool_ v_15857);
      v_15859 <- eval (extract v_15830 26 27);
      v_15860 <- eval (eq v_15859 (expression.bv_nat 1 1));
      v_15861 <- eval (eq v_15858 v_15860);
      v_15862 <- eval (notBool_ v_15861);
      v_15863 <- eval (extract v_15830 25 26);
      v_15864 <- eval (eq v_15863 (expression.bv_nat 1 1));
      v_15865 <- eval (eq v_15862 v_15864);
      v_15866 <- eval (notBool_ v_15865);
      v_15867 <- eval (notBool_ v_15866);
      v_15868 <- eval (mux v_15867 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15869 <- eval (eq v_15833 (expression.bv_nat 1 1));
      v_15870 <- eval (eq v_15834 (expression.bv_nat 1 1));
      v_15871 <- eval (eq v_15869 v_15870);
      v_15872 <- eval (notBool_ v_15871);
      v_15873 <- eval (mux v_15872 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15873;
      setRegister pf v_15868;
      setRegister af undef;
      setRegister zf v_15836;
      setRegister sf v_15834;
      setRegister cf v_15833;
      pure ()
    pat_end;
    pattern fun (v_2441 : Mem) => do
      v_21193 <- evaluateAddress v_2441;
      v_21194 <- load v_21193 4;
      v_21195 <- eval (concat (expression.bv_nat 1 0) v_21194);
      v_21196 <- eval (shl v_21195 1);
      v_21197 <- eval (bitwidthMInt v_21195);
      v_21198 <- eval (extract v_21196 0 v_21197);
      v_21199 <- eval (extract v_21198 1 33);
      store v_21193 v_21199 4;
      v_21201 <- eval (extract v_21198 0 1);
      v_21202 <- eval (eq v_21201 (expression.bv_nat 1 1));
      v_21203 <- eval (mux v_21202 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21204 <- eval (extract v_21198 1 2);
      v_21205 <- eval (eq v_21204 (expression.bv_nat 1 1));
      v_21206 <- eval (mux v_21205 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21207 <- eval (eq v_21199 (expression.bv_nat 32 0));
      v_21208 <- eval (mux v_21207 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21209 <- eval (extract v_21198 32 33);
      v_21210 <- eval (eq v_21209 (expression.bv_nat 1 1));
      v_21211 <- eval (extract v_21198 31 32);
      v_21212 <- eval (eq v_21211 (expression.bv_nat 1 1));
      v_21213 <- eval (eq v_21210 v_21212);
      v_21214 <- eval (notBool_ v_21213);
      v_21215 <- eval (extract v_21198 30 31);
      v_21216 <- eval (eq v_21215 (expression.bv_nat 1 1));
      v_21217 <- eval (eq v_21214 v_21216);
      v_21218 <- eval (notBool_ v_21217);
      v_21219 <- eval (extract v_21198 29 30);
      v_21220 <- eval (eq v_21219 (expression.bv_nat 1 1));
      v_21221 <- eval (eq v_21218 v_21220);
      v_21222 <- eval (notBool_ v_21221);
      v_21223 <- eval (extract v_21198 28 29);
      v_21224 <- eval (eq v_21223 (expression.bv_nat 1 1));
      v_21225 <- eval (eq v_21222 v_21224);
      v_21226 <- eval (notBool_ v_21225);
      v_21227 <- eval (extract v_21198 27 28);
      v_21228 <- eval (eq v_21227 (expression.bv_nat 1 1));
      v_21229 <- eval (eq v_21226 v_21228);
      v_21230 <- eval (notBool_ v_21229);
      v_21231 <- eval (extract v_21198 26 27);
      v_21232 <- eval (eq v_21231 (expression.bv_nat 1 1));
      v_21233 <- eval (eq v_21230 v_21232);
      v_21234 <- eval (notBool_ v_21233);
      v_21235 <- eval (extract v_21198 25 26);
      v_21236 <- eval (eq v_21235 (expression.bv_nat 1 1));
      v_21237 <- eval (eq v_21234 v_21236);
      v_21238 <- eval (notBool_ v_21237);
      v_21239 <- eval (notBool_ v_21238);
      v_21240 <- eval (mux v_21239 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21241 <- eval (eq v_21202 v_21205);
      v_21242 <- eval (notBool_ v_21241);
      v_21243 <- eval (mux v_21242 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21243;
      setRegister pf v_21240;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_21208;
      setRegister sf v_21206;
      setRegister cf v_21203;
      pure ()
    pat_end;
    pattern fun (v_2441 : Mem) => do
      v_21250 <- evaluateAddress v_2441;
      v_21251 <- load v_21250 4;
      v_21252 <- eval (concat (expression.bv_nat 1 0) v_21251);
      v_21253 <- eval (shl v_21252 1);
      v_21254 <- eval (bitwidthMInt v_21252);
      v_21255 <- eval (extract v_21253 0 v_21254);
      v_21256 <- eval (extract v_21255 1 33);
      store v_21250 v_21256 4;
      v_21258 <- eval (extract v_21255 0 1);
      v_21259 <- eval (extract v_21255 1 2);
      v_21260 <- eval (eq v_21256 (expression.bv_nat 32 0));
      v_21261 <- eval (mux v_21260 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21262 <- eval (extract v_21255 32 33);
      v_21263 <- eval (eq v_21262 (expression.bv_nat 1 1));
      v_21264 <- eval (extract v_21255 31 32);
      v_21265 <- eval (eq v_21264 (expression.bv_nat 1 1));
      v_21266 <- eval (eq v_21263 v_21265);
      v_21267 <- eval (notBool_ v_21266);
      v_21268 <- eval (extract v_21255 30 31);
      v_21269 <- eval (eq v_21268 (expression.bv_nat 1 1));
      v_21270 <- eval (eq v_21267 v_21269);
      v_21271 <- eval (notBool_ v_21270);
      v_21272 <- eval (extract v_21255 29 30);
      v_21273 <- eval (eq v_21272 (expression.bv_nat 1 1));
      v_21274 <- eval (eq v_21271 v_21273);
      v_21275 <- eval (notBool_ v_21274);
      v_21276 <- eval (extract v_21255 28 29);
      v_21277 <- eval (eq v_21276 (expression.bv_nat 1 1));
      v_21278 <- eval (eq v_21275 v_21277);
      v_21279 <- eval (notBool_ v_21278);
      v_21280 <- eval (extract v_21255 27 28);
      v_21281 <- eval (eq v_21280 (expression.bv_nat 1 1));
      v_21282 <- eval (eq v_21279 v_21281);
      v_21283 <- eval (notBool_ v_21282);
      v_21284 <- eval (extract v_21255 26 27);
      v_21285 <- eval (eq v_21284 (expression.bv_nat 1 1));
      v_21286 <- eval (eq v_21283 v_21285);
      v_21287 <- eval (notBool_ v_21286);
      v_21288 <- eval (extract v_21255 25 26);
      v_21289 <- eval (eq v_21288 (expression.bv_nat 1 1));
      v_21290 <- eval (eq v_21287 v_21289);
      v_21291 <- eval (notBool_ v_21290);
      v_21292 <- eval (notBool_ v_21291);
      v_21293 <- eval (mux v_21292 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21294 <- eval (eq v_21258 (expression.bv_nat 1 1));
      v_21295 <- eval (eq v_21259 (expression.bv_nat 1 1));
      v_21296 <- eval (eq v_21294 v_21295);
      v_21297 <- eval (notBool_ v_21296);
      v_21298 <- eval (mux v_21297 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21298;
      setRegister pf v_21293;
      setRegister af undef;
      setRegister zf v_21261;
      setRegister sf v_21259;
      setRegister cf v_21258;
      pure ()
    pat_end
def salq1 : instruction :=
  definst "salq" $ do
    pattern fun cl (v_2476 : reg (bv 64)) => do
      v_4860 <- getRegister rcx;
      v_4861 <- eval (extract v_4860 56 64);
      v_4862 <- eval (bv_and v_4861 (expression.bv_nat 8 63));
      v_4863 <- eval (uge v_4862 (expression.bv_nat 8 64));
      v_4864 <- eval (bit_and v_4863 undef);
      v_4865 <- eval (notBool_ v_4863);
      v_4866 <- eval (eq v_4862 (expression.bv_nat 8 0));
      v_4867 <- eval (notBool_ v_4866);
      v_4868 <- getRegister v_2476;
      v_4869 <- eval (concat (expression.bv_nat 1 0) v_4868);
      v_4870 <- eval (concat (expression.bv_nat 57 0) v_4862);
      v_4871 <- eval (uvalueMInt v_4870);
      v_4872 <- eval (shl v_4869 v_4871);
      v_4873 <- eval (bitwidthMInt v_4869);
      v_4874 <- eval (extract v_4872 0 v_4873);
      v_4875 <- eval (extract v_4874 0 1);
      v_4876 <- eval (eq v_4875 (expression.bv_nat 1 1));
      v_4877 <- eval (bit_and v_4867 v_4876);
      v_4878 <- eval (notBool_ v_4867);
      v_4879 <- getRegister cf;
      v_4880 <- eval (eq v_4879 (expression.bv_nat 1 1));
      v_4881 <- eval (bit_and v_4878 v_4880);
      v_4882 <- eval (bit_or v_4877 v_4881);
      v_4883 <- eval (bit_and v_4865 v_4882);
      v_4884 <- eval (bit_or v_4864 v_4883);
      v_4885 <- eval (mux v_4884 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4886 <- eval (extract v_4874 1 2);
      v_4887 <- eval (eq v_4886 (expression.bv_nat 1 1));
      v_4888 <- eval (bit_and v_4867 v_4887);
      v_4889 <- getRegister sf;
      v_4890 <- eval (eq v_4889 (expression.bv_nat 1 1));
      v_4891 <- eval (bit_and v_4878 v_4890);
      v_4892 <- eval (bit_or v_4888 v_4891);
      v_4893 <- eval (mux v_4892 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4894 <- eval (bit_and v_4867 undef);
      v_4895 <- getRegister af;
      v_4896 <- eval (eq v_4895 (expression.bv_nat 1 1));
      v_4897 <- eval (bit_and v_4878 v_4896);
      v_4898 <- eval (bit_or v_4894 v_4897);
      v_4899 <- eval (mux v_4898 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4900 <- eval (extract v_4874 1 65);
      v_4901 <- eval (eq v_4900 (expression.bv_nat 64 0));
      v_4902 <- eval (bit_and v_4867 v_4901);
      v_4903 <- getRegister zf;
      v_4904 <- eval (eq v_4903 (expression.bv_nat 1 1));
      v_4905 <- eval (bit_and v_4878 v_4904);
      v_4906 <- eval (bit_or v_4902 v_4905);
      v_4907 <- eval (mux v_4906 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4908 <- eval (extract v_4874 64 65);
      v_4909 <- eval (eq v_4908 (expression.bv_nat 1 1));
      v_4910 <- eval (extract v_4874 63 64);
      v_4911 <- eval (eq v_4910 (expression.bv_nat 1 1));
      v_4912 <- eval (eq v_4909 v_4911);
      v_4913 <- eval (notBool_ v_4912);
      v_4914 <- eval (extract v_4874 62 63);
      v_4915 <- eval (eq v_4914 (expression.bv_nat 1 1));
      v_4916 <- eval (eq v_4913 v_4915);
      v_4917 <- eval (notBool_ v_4916);
      v_4918 <- eval (extract v_4874 61 62);
      v_4919 <- eval (eq v_4918 (expression.bv_nat 1 1));
      v_4920 <- eval (eq v_4917 v_4919);
      v_4921 <- eval (notBool_ v_4920);
      v_4922 <- eval (extract v_4874 60 61);
      v_4923 <- eval (eq v_4922 (expression.bv_nat 1 1));
      v_4924 <- eval (eq v_4921 v_4923);
      v_4925 <- eval (notBool_ v_4924);
      v_4926 <- eval (extract v_4874 59 60);
      v_4927 <- eval (eq v_4926 (expression.bv_nat 1 1));
      v_4928 <- eval (eq v_4925 v_4927);
      v_4929 <- eval (notBool_ v_4928);
      v_4930 <- eval (extract v_4874 58 59);
      v_4931 <- eval (eq v_4930 (expression.bv_nat 1 1));
      v_4932 <- eval (eq v_4929 v_4931);
      v_4933 <- eval (notBool_ v_4932);
      v_4934 <- eval (extract v_4874 57 58);
      v_4935 <- eval (eq v_4934 (expression.bv_nat 1 1));
      v_4936 <- eval (eq v_4933 v_4935);
      v_4937 <- eval (notBool_ v_4936);
      v_4938 <- eval (notBool_ v_4937);
      v_4939 <- eval (bit_and v_4867 v_4938);
      v_4940 <- getRegister pf;
      v_4941 <- eval (eq v_4940 (expression.bv_nat 1 1));
      v_4942 <- eval (bit_and v_4878 v_4941);
      v_4943 <- eval (bit_or v_4939 v_4942);
      v_4944 <- eval (mux v_4943 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4945 <- eval (eq v_4862 (expression.bv_nat 8 1));
      v_4946 <- eval (eq v_4884 v_4887);
      v_4947 <- eval (notBool_ v_4946);
      v_4948 <- eval (bit_and v_4945 v_4947);
      v_4949 <- eval (notBool_ v_4945);
      v_4950 <- getRegister of;
      v_4951 <- eval (eq v_4950 (expression.bv_nat 1 1));
      v_4952 <- eval (bit_and v_4878 v_4951);
      v_4953 <- eval (bit_or v_4894 v_4952);
      v_4954 <- eval (bit_and v_4949 v_4953);
      v_4955 <- eval (bit_or v_4948 v_4954);
      v_4956 <- eval (mux v_4955 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2476) v_4900;
      setRegister of v_4956;
      setRegister pf v_4944;
      setRegister zf v_4907;
      setRegister af v_4899;
      setRegister sf v_4893;
      setRegister cf v_4885;
      pure ()
    pat_end;
    pattern fun (v_2481 : imm int) (v_2480 : reg (bv 64)) => do
      v_4964 <- eval (handleImmediateWithSignExtend v_2481 8 8);
      v_4965 <- eval (bv_and v_4964 (expression.bv_nat 8 63));
      v_4966 <- eval (uge v_4965 (expression.bv_nat 8 64));
      v_4967 <- eval (bit_and v_4966 undef);
      v_4968 <- eval (notBool_ v_4966);
      v_4969 <- eval (eq v_4965 (expression.bv_nat 8 0));
      v_4970 <- eval (notBool_ v_4969);
      v_4971 <- getRegister v_2480;
      v_4972 <- eval (concat (expression.bv_nat 1 0) v_4971);
      v_4973 <- eval (concat (expression.bv_nat 57 0) v_4965);
      v_4974 <- eval (uvalueMInt v_4973);
      v_4975 <- eval (shl v_4972 v_4974);
      v_4976 <- eval (bitwidthMInt v_4972);
      v_4977 <- eval (extract v_4975 0 v_4976);
      v_4978 <- eval (extract v_4977 0 1);
      v_4979 <- eval (eq v_4978 (expression.bv_nat 1 1));
      v_4980 <- eval (bit_and v_4970 v_4979);
      v_4981 <- eval (notBool_ v_4970);
      v_4982 <- getRegister cf;
      v_4983 <- eval (eq v_4982 (expression.bv_nat 1 1));
      v_4984 <- eval (bit_and v_4981 v_4983);
      v_4985 <- eval (bit_or v_4980 v_4984);
      v_4986 <- eval (bit_and v_4968 v_4985);
      v_4987 <- eval (bit_or v_4967 v_4986);
      v_4988 <- eval (mux v_4987 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4989 <- eval (extract v_4977 1 2);
      v_4990 <- eval (eq v_4989 (expression.bv_nat 1 1));
      v_4991 <- eval (bit_and v_4970 v_4990);
      v_4992 <- getRegister sf;
      v_4993 <- eval (eq v_4992 (expression.bv_nat 1 1));
      v_4994 <- eval (bit_and v_4981 v_4993);
      v_4995 <- eval (bit_or v_4991 v_4994);
      v_4996 <- eval (mux v_4995 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4997 <- eval (bit_and v_4970 undef);
      v_4998 <- getRegister af;
      v_4999 <- eval (eq v_4998 (expression.bv_nat 1 1));
      v_5000 <- eval (bit_and v_4981 v_4999);
      v_5001 <- eval (bit_or v_4997 v_5000);
      v_5002 <- eval (mux v_5001 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5003 <- eval (extract v_4977 1 65);
      v_5004 <- eval (eq v_5003 (expression.bv_nat 64 0));
      v_5005 <- eval (bit_and v_4970 v_5004);
      v_5006 <- getRegister zf;
      v_5007 <- eval (eq v_5006 (expression.bv_nat 1 1));
      v_5008 <- eval (bit_and v_4981 v_5007);
      v_5009 <- eval (bit_or v_5005 v_5008);
      v_5010 <- eval (mux v_5009 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5011 <- eval (extract v_4977 64 65);
      v_5012 <- eval (eq v_5011 (expression.bv_nat 1 1));
      v_5013 <- eval (extract v_4977 63 64);
      v_5014 <- eval (eq v_5013 (expression.bv_nat 1 1));
      v_5015 <- eval (eq v_5012 v_5014);
      v_5016 <- eval (notBool_ v_5015);
      v_5017 <- eval (extract v_4977 62 63);
      v_5018 <- eval (eq v_5017 (expression.bv_nat 1 1));
      v_5019 <- eval (eq v_5016 v_5018);
      v_5020 <- eval (notBool_ v_5019);
      v_5021 <- eval (extract v_4977 61 62);
      v_5022 <- eval (eq v_5021 (expression.bv_nat 1 1));
      v_5023 <- eval (eq v_5020 v_5022);
      v_5024 <- eval (notBool_ v_5023);
      v_5025 <- eval (extract v_4977 60 61);
      v_5026 <- eval (eq v_5025 (expression.bv_nat 1 1));
      v_5027 <- eval (eq v_5024 v_5026);
      v_5028 <- eval (notBool_ v_5027);
      v_5029 <- eval (extract v_4977 59 60);
      v_5030 <- eval (eq v_5029 (expression.bv_nat 1 1));
      v_5031 <- eval (eq v_5028 v_5030);
      v_5032 <- eval (notBool_ v_5031);
      v_5033 <- eval (extract v_4977 58 59);
      v_5034 <- eval (eq v_5033 (expression.bv_nat 1 1));
      v_5035 <- eval (eq v_5032 v_5034);
      v_5036 <- eval (notBool_ v_5035);
      v_5037 <- eval (extract v_4977 57 58);
      v_5038 <- eval (eq v_5037 (expression.bv_nat 1 1));
      v_5039 <- eval (eq v_5036 v_5038);
      v_5040 <- eval (notBool_ v_5039);
      v_5041 <- eval (notBool_ v_5040);
      v_5042 <- eval (bit_and v_4970 v_5041);
      v_5043 <- getRegister pf;
      v_5044 <- eval (eq v_5043 (expression.bv_nat 1 1));
      v_5045 <- eval (bit_and v_4981 v_5044);
      v_5046 <- eval (bit_or v_5042 v_5045);
      v_5047 <- eval (mux v_5046 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5048 <- eval (eq v_4965 (expression.bv_nat 8 1));
      v_5049 <- eval (eq v_4987 v_4990);
      v_5050 <- eval (notBool_ v_5049);
      v_5051 <- eval (bit_and v_5048 v_5050);
      v_5052 <- eval (notBool_ v_5048);
      v_5053 <- getRegister of;
      v_5054 <- eval (eq v_5053 (expression.bv_nat 1 1));
      v_5055 <- eval (bit_and v_4981 v_5054);
      v_5056 <- eval (bit_or v_4997 v_5055);
      v_5057 <- eval (bit_and v_5052 v_5056);
      v_5058 <- eval (bit_or v_5051 v_5057);
      v_5059 <- eval (mux v_5058 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2480) v_5003;
      setRegister of v_5059;
      setRegister pf v_5047;
      setRegister zf v_5010;
      setRegister af v_5002;
      setRegister sf v_4996;
      setRegister cf v_4988;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2488 : reg (bv 64)) => do
      v_5069 <- getRegister v_2488;
      v_5070 <- eval (concat (expression.bv_nat 1 0) v_5069);
      v_5071 <- eval (shl v_5070 1);
      v_5072 <- eval (bitwidthMInt v_5070);
      v_5073 <- eval (extract v_5071 0 v_5072);
      v_5074 <- eval (extract v_5073 0 1);
      v_5075 <- eval (extract v_5073 1 2);
      v_5076 <- eval (extract v_5073 1 65);
      v_5077 <- eval (eq v_5076 (expression.bv_nat 64 0));
      v_5078 <- eval (mux v_5077 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5079 <- eval (extract v_5073 64 65);
      v_5080 <- eval (eq v_5079 (expression.bv_nat 1 1));
      v_5081 <- eval (extract v_5073 63 64);
      v_5082 <- eval (eq v_5081 (expression.bv_nat 1 1));
      v_5083 <- eval (eq v_5080 v_5082);
      v_5084 <- eval (notBool_ v_5083);
      v_5085 <- eval (extract v_5073 62 63);
      v_5086 <- eval (eq v_5085 (expression.bv_nat 1 1));
      v_5087 <- eval (eq v_5084 v_5086);
      v_5088 <- eval (notBool_ v_5087);
      v_5089 <- eval (extract v_5073 61 62);
      v_5090 <- eval (eq v_5089 (expression.bv_nat 1 1));
      v_5091 <- eval (eq v_5088 v_5090);
      v_5092 <- eval (notBool_ v_5091);
      v_5093 <- eval (extract v_5073 60 61);
      v_5094 <- eval (eq v_5093 (expression.bv_nat 1 1));
      v_5095 <- eval (eq v_5092 v_5094);
      v_5096 <- eval (notBool_ v_5095);
      v_5097 <- eval (extract v_5073 59 60);
      v_5098 <- eval (eq v_5097 (expression.bv_nat 1 1));
      v_5099 <- eval (eq v_5096 v_5098);
      v_5100 <- eval (notBool_ v_5099);
      v_5101 <- eval (extract v_5073 58 59);
      v_5102 <- eval (eq v_5101 (expression.bv_nat 1 1));
      v_5103 <- eval (eq v_5100 v_5102);
      v_5104 <- eval (notBool_ v_5103);
      v_5105 <- eval (extract v_5073 57 58);
      v_5106 <- eval (eq v_5105 (expression.bv_nat 1 1));
      v_5107 <- eval (eq v_5104 v_5106);
      v_5108 <- eval (notBool_ v_5107);
      v_5109 <- eval (notBool_ v_5108);
      v_5110 <- eval (mux v_5109 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5111 <- eval (eq v_5074 (expression.bv_nat 1 1));
      v_5112 <- eval (eq v_5075 (expression.bv_nat 1 1));
      v_5113 <- eval (eq v_5111 v_5112);
      v_5114 <- eval (notBool_ v_5113);
      v_5115 <- eval (mux v_5114 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2488) v_5076;
      setRegister of v_5115;
      setRegister pf v_5110;
      setRegister zf v_5078;
      setRegister af undef;
      setRegister sf v_5075;
      setRegister cf v_5074;
      pure ()
    pat_end;
    pattern fun (v_2485 : reg (bv 64)) => do
      v_10238 <- getRegister v_2485;
      v_10239 <- eval (concat (expression.bv_nat 1 0) v_10238);
      v_10240 <- eval (shl v_10239 1);
      v_10241 <- eval (bitwidthMInt v_10239);
      v_10242 <- eval (extract v_10240 0 v_10241);
      v_10243 <- eval (extract v_10242 0 1);
      v_10244 <- eval (eq v_10243 (expression.bv_nat 1 1));
      v_10245 <- eval (mux v_10244 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10246 <- eval (extract v_10242 1 2);
      v_10247 <- eval (eq v_10246 (expression.bv_nat 1 1));
      v_10248 <- eval (mux v_10247 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10249 <- eval (extract v_10242 1 65);
      v_10250 <- eval (eq v_10249 (expression.bv_nat 64 0));
      v_10251 <- eval (mux v_10250 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10252 <- eval (extract v_10242 64 65);
      v_10253 <- eval (eq v_10252 (expression.bv_nat 1 1));
      v_10254 <- eval (extract v_10242 63 64);
      v_10255 <- eval (eq v_10254 (expression.bv_nat 1 1));
      v_10256 <- eval (eq v_10253 v_10255);
      v_10257 <- eval (notBool_ v_10256);
      v_10258 <- eval (extract v_10242 62 63);
      v_10259 <- eval (eq v_10258 (expression.bv_nat 1 1));
      v_10260 <- eval (eq v_10257 v_10259);
      v_10261 <- eval (notBool_ v_10260);
      v_10262 <- eval (extract v_10242 61 62);
      v_10263 <- eval (eq v_10262 (expression.bv_nat 1 1));
      v_10264 <- eval (eq v_10261 v_10263);
      v_10265 <- eval (notBool_ v_10264);
      v_10266 <- eval (extract v_10242 60 61);
      v_10267 <- eval (eq v_10266 (expression.bv_nat 1 1));
      v_10268 <- eval (eq v_10265 v_10267);
      v_10269 <- eval (notBool_ v_10268);
      v_10270 <- eval (extract v_10242 59 60);
      v_10271 <- eval (eq v_10270 (expression.bv_nat 1 1));
      v_10272 <- eval (eq v_10269 v_10271);
      v_10273 <- eval (notBool_ v_10272);
      v_10274 <- eval (extract v_10242 58 59);
      v_10275 <- eval (eq v_10274 (expression.bv_nat 1 1));
      v_10276 <- eval (eq v_10273 v_10275);
      v_10277 <- eval (notBool_ v_10276);
      v_10278 <- eval (extract v_10242 57 58);
      v_10279 <- eval (eq v_10278 (expression.bv_nat 1 1));
      v_10280 <- eval (eq v_10277 v_10279);
      v_10281 <- eval (notBool_ v_10280);
      v_10282 <- eval (notBool_ v_10281);
      v_10283 <- eval (mux v_10282 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10284 <- eval (eq v_10244 v_10247);
      v_10285 <- eval (notBool_ v_10284);
      v_10286 <- eval (mux v_10285 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2485) v_10249;
      setRegister of v_10286;
      setRegister pf v_10283;
      setRegister zf v_10251;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister sf v_10248;
      setRegister cf v_10245;
      pure ()
    pat_end;
    pattern fun (v_2485 : reg (bv 64)) => do
      v_10294 <- getRegister v_2485;
      v_10295 <- eval (concat (expression.bv_nat 1 0) v_10294);
      v_10296 <- eval (shl v_10295 1);
      v_10297 <- eval (bitwidthMInt v_10295);
      v_10298 <- eval (extract v_10296 0 v_10297);
      v_10299 <- eval (extract v_10298 0 1);
      v_10300 <- eval (extract v_10298 1 2);
      v_10301 <- eval (extract v_10298 1 65);
      v_10302 <- eval (eq v_10301 (expression.bv_nat 64 0));
      v_10303 <- eval (mux v_10302 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10304 <- eval (extract v_10298 64 65);
      v_10305 <- eval (eq v_10304 (expression.bv_nat 1 1));
      v_10306 <- eval (extract v_10298 63 64);
      v_10307 <- eval (eq v_10306 (expression.bv_nat 1 1));
      v_10308 <- eval (eq v_10305 v_10307);
      v_10309 <- eval (notBool_ v_10308);
      v_10310 <- eval (extract v_10298 62 63);
      v_10311 <- eval (eq v_10310 (expression.bv_nat 1 1));
      v_10312 <- eval (eq v_10309 v_10311);
      v_10313 <- eval (notBool_ v_10312);
      v_10314 <- eval (extract v_10298 61 62);
      v_10315 <- eval (eq v_10314 (expression.bv_nat 1 1));
      v_10316 <- eval (eq v_10313 v_10315);
      v_10317 <- eval (notBool_ v_10316);
      v_10318 <- eval (extract v_10298 60 61);
      v_10319 <- eval (eq v_10318 (expression.bv_nat 1 1));
      v_10320 <- eval (eq v_10317 v_10319);
      v_10321 <- eval (notBool_ v_10320);
      v_10322 <- eval (extract v_10298 59 60);
      v_10323 <- eval (eq v_10322 (expression.bv_nat 1 1));
      v_10324 <- eval (eq v_10321 v_10323);
      v_10325 <- eval (notBool_ v_10324);
      v_10326 <- eval (extract v_10298 58 59);
      v_10327 <- eval (eq v_10326 (expression.bv_nat 1 1));
      v_10328 <- eval (eq v_10325 v_10327);
      v_10329 <- eval (notBool_ v_10328);
      v_10330 <- eval (extract v_10298 57 58);
      v_10331 <- eval (eq v_10330 (expression.bv_nat 1 1));
      v_10332 <- eval (eq v_10329 v_10331);
      v_10333 <- eval (notBool_ v_10332);
      v_10334 <- eval (notBool_ v_10333);
      v_10335 <- eval (mux v_10334 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10336 <- eval (eq v_10299 (expression.bv_nat 1 1));
      v_10337 <- eval (eq v_10300 (expression.bv_nat 1 1));
      v_10338 <- eval (eq v_10336 v_10337);
      v_10339 <- eval (notBool_ v_10338);
      v_10340 <- eval (mux v_10339 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2485) v_10301;
      setRegister of v_10340;
      setRegister pf v_10335;
      setRegister zf v_10303;
      setRegister af undef;
      setRegister sf v_10300;
      setRegister cf v_10299;
      pure ()
    pat_end;
    pattern fun cl (v_2463 : Mem) => do
      v_15880 <- evaluateAddress v_2463;
      v_15881 <- load v_15880 8;
      v_15882 <- eval (concat (expression.bv_nat 1 0) v_15881);
      v_15883 <- getRegister rcx;
      v_15884 <- eval (extract v_15883 56 64);
      v_15885 <- eval (bv_and v_15884 (expression.bv_nat 8 63));
      v_15886 <- eval (concat (expression.bv_nat 57 0) v_15885);
      v_15887 <- eval (uvalueMInt v_15886);
      v_15888 <- eval (shl v_15882 v_15887);
      v_15889 <- eval (bitwidthMInt v_15882);
      v_15890 <- eval (extract v_15888 0 v_15889);
      v_15891 <- eval (extract v_15890 1 65);
      store v_15880 v_15891 8;
      v_15893 <- eval (uge v_15885 (expression.bv_nat 8 64));
      v_15894 <- eval (bit_and v_15893 undef);
      v_15895 <- eval (notBool_ v_15893);
      v_15896 <- eval (eq v_15885 (expression.bv_nat 8 0));
      v_15897 <- eval (notBool_ v_15896);
      v_15898 <- eval (extract v_15890 0 1);
      v_15899 <- eval (eq v_15898 (expression.bv_nat 1 1));
      v_15900 <- eval (bit_and v_15897 v_15899);
      v_15901 <- eval (notBool_ v_15897);
      v_15902 <- getRegister cf;
      v_15903 <- eval (eq v_15902 (expression.bv_nat 1 1));
      v_15904 <- eval (bit_and v_15901 v_15903);
      v_15905 <- eval (bit_or v_15900 v_15904);
      v_15906 <- eval (bit_and v_15895 v_15905);
      v_15907 <- eval (bit_or v_15894 v_15906);
      v_15908 <- eval (mux v_15907 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15909 <- eval (extract v_15890 1 2);
      v_15910 <- eval (eq v_15909 (expression.bv_nat 1 1));
      v_15911 <- eval (bit_and v_15897 v_15910);
      v_15912 <- getRegister sf;
      v_15913 <- eval (eq v_15912 (expression.bv_nat 1 1));
      v_15914 <- eval (bit_and v_15901 v_15913);
      v_15915 <- eval (bit_or v_15911 v_15914);
      v_15916 <- eval (mux v_15915 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15917 <- eval (eq v_15891 (expression.bv_nat 64 0));
      v_15918 <- eval (bit_and v_15897 v_15917);
      v_15919 <- getRegister zf;
      v_15920 <- eval (eq v_15919 (expression.bv_nat 1 1));
      v_15921 <- eval (bit_and v_15901 v_15920);
      v_15922 <- eval (bit_or v_15918 v_15921);
      v_15923 <- eval (mux v_15922 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15924 <- eval (bit_and v_15897 undef);
      v_15925 <- getRegister af;
      v_15926 <- eval (eq v_15925 (expression.bv_nat 1 1));
      v_15927 <- eval (bit_and v_15901 v_15926);
      v_15928 <- eval (bit_or v_15924 v_15927);
      v_15929 <- eval (mux v_15928 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15930 <- eval (extract v_15890 64 65);
      v_15931 <- eval (eq v_15930 (expression.bv_nat 1 1));
      v_15932 <- eval (extract v_15890 63 64);
      v_15933 <- eval (eq v_15932 (expression.bv_nat 1 1));
      v_15934 <- eval (eq v_15931 v_15933);
      v_15935 <- eval (notBool_ v_15934);
      v_15936 <- eval (extract v_15890 62 63);
      v_15937 <- eval (eq v_15936 (expression.bv_nat 1 1));
      v_15938 <- eval (eq v_15935 v_15937);
      v_15939 <- eval (notBool_ v_15938);
      v_15940 <- eval (extract v_15890 61 62);
      v_15941 <- eval (eq v_15940 (expression.bv_nat 1 1));
      v_15942 <- eval (eq v_15939 v_15941);
      v_15943 <- eval (notBool_ v_15942);
      v_15944 <- eval (extract v_15890 60 61);
      v_15945 <- eval (eq v_15944 (expression.bv_nat 1 1));
      v_15946 <- eval (eq v_15943 v_15945);
      v_15947 <- eval (notBool_ v_15946);
      v_15948 <- eval (extract v_15890 59 60);
      v_15949 <- eval (eq v_15948 (expression.bv_nat 1 1));
      v_15950 <- eval (eq v_15947 v_15949);
      v_15951 <- eval (notBool_ v_15950);
      v_15952 <- eval (extract v_15890 58 59);
      v_15953 <- eval (eq v_15952 (expression.bv_nat 1 1));
      v_15954 <- eval (eq v_15951 v_15953);
      v_15955 <- eval (notBool_ v_15954);
      v_15956 <- eval (extract v_15890 57 58);
      v_15957 <- eval (eq v_15956 (expression.bv_nat 1 1));
      v_15958 <- eval (eq v_15955 v_15957);
      v_15959 <- eval (notBool_ v_15958);
      v_15960 <- eval (notBool_ v_15959);
      v_15961 <- eval (bit_and v_15897 v_15960);
      v_15962 <- getRegister pf;
      v_15963 <- eval (eq v_15962 (expression.bv_nat 1 1));
      v_15964 <- eval (bit_and v_15901 v_15963);
      v_15965 <- eval (bit_or v_15961 v_15964);
      v_15966 <- eval (mux v_15965 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15967 <- eval (eq v_15885 (expression.bv_nat 8 1));
      v_15968 <- eval (eq v_15907 v_15910);
      v_15969 <- eval (notBool_ v_15968);
      v_15970 <- eval (bit_and v_15967 v_15969);
      v_15971 <- eval (notBool_ v_15967);
      v_15972 <- getRegister of;
      v_15973 <- eval (eq v_15972 (expression.bv_nat 1 1));
      v_15974 <- eval (bit_and v_15901 v_15973);
      v_15975 <- eval (bit_or v_15924 v_15974);
      v_15976 <- eval (bit_and v_15971 v_15975);
      v_15977 <- eval (bit_or v_15970 v_15976);
      v_15978 <- eval (mux v_15977 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15978;
      setRegister pf v_15966;
      setRegister af v_15929;
      setRegister zf v_15923;
      setRegister sf v_15916;
      setRegister cf v_15908;
      pure ()
    pat_end;
    pattern fun (v_2467 : imm int) (v_2466 : Mem) => do
      v_15985 <- evaluateAddress v_2466;
      v_15986 <- load v_15985 8;
      v_15987 <- eval (concat (expression.bv_nat 1 0) v_15986);
      v_15988 <- eval (handleImmediateWithSignExtend v_2467 8 8);
      v_15989 <- eval (bv_and v_15988 (expression.bv_nat 8 63));
      v_15990 <- eval (concat (expression.bv_nat 57 0) v_15989);
      v_15991 <- eval (uvalueMInt v_15990);
      v_15992 <- eval (shl v_15987 v_15991);
      v_15993 <- eval (bitwidthMInt v_15987);
      v_15994 <- eval (extract v_15992 0 v_15993);
      v_15995 <- eval (extract v_15994 1 65);
      store v_15985 v_15995 8;
      v_15997 <- eval (uge v_15989 (expression.bv_nat 8 64));
      v_15998 <- eval (bit_and v_15997 undef);
      v_15999 <- eval (notBool_ v_15997);
      v_16000 <- eval (eq v_15989 (expression.bv_nat 8 0));
      v_16001 <- eval (notBool_ v_16000);
      v_16002 <- eval (extract v_15994 0 1);
      v_16003 <- eval (eq v_16002 (expression.bv_nat 1 1));
      v_16004 <- eval (bit_and v_16001 v_16003);
      v_16005 <- eval (notBool_ v_16001);
      v_16006 <- getRegister cf;
      v_16007 <- eval (eq v_16006 (expression.bv_nat 1 1));
      v_16008 <- eval (bit_and v_16005 v_16007);
      v_16009 <- eval (bit_or v_16004 v_16008);
      v_16010 <- eval (bit_and v_15999 v_16009);
      v_16011 <- eval (bit_or v_15998 v_16010);
      v_16012 <- eval (mux v_16011 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16013 <- eval (extract v_15994 1 2);
      v_16014 <- eval (eq v_16013 (expression.bv_nat 1 1));
      v_16015 <- eval (bit_and v_16001 v_16014);
      v_16016 <- getRegister sf;
      v_16017 <- eval (eq v_16016 (expression.bv_nat 1 1));
      v_16018 <- eval (bit_and v_16005 v_16017);
      v_16019 <- eval (bit_or v_16015 v_16018);
      v_16020 <- eval (mux v_16019 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16021 <- eval (eq v_15995 (expression.bv_nat 64 0));
      v_16022 <- eval (bit_and v_16001 v_16021);
      v_16023 <- getRegister zf;
      v_16024 <- eval (eq v_16023 (expression.bv_nat 1 1));
      v_16025 <- eval (bit_and v_16005 v_16024);
      v_16026 <- eval (bit_or v_16022 v_16025);
      v_16027 <- eval (mux v_16026 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16028 <- eval (bit_and v_16001 undef);
      v_16029 <- getRegister af;
      v_16030 <- eval (eq v_16029 (expression.bv_nat 1 1));
      v_16031 <- eval (bit_and v_16005 v_16030);
      v_16032 <- eval (bit_or v_16028 v_16031);
      v_16033 <- eval (mux v_16032 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16034 <- eval (extract v_15994 64 65);
      v_16035 <- eval (eq v_16034 (expression.bv_nat 1 1));
      v_16036 <- eval (extract v_15994 63 64);
      v_16037 <- eval (eq v_16036 (expression.bv_nat 1 1));
      v_16038 <- eval (eq v_16035 v_16037);
      v_16039 <- eval (notBool_ v_16038);
      v_16040 <- eval (extract v_15994 62 63);
      v_16041 <- eval (eq v_16040 (expression.bv_nat 1 1));
      v_16042 <- eval (eq v_16039 v_16041);
      v_16043 <- eval (notBool_ v_16042);
      v_16044 <- eval (extract v_15994 61 62);
      v_16045 <- eval (eq v_16044 (expression.bv_nat 1 1));
      v_16046 <- eval (eq v_16043 v_16045);
      v_16047 <- eval (notBool_ v_16046);
      v_16048 <- eval (extract v_15994 60 61);
      v_16049 <- eval (eq v_16048 (expression.bv_nat 1 1));
      v_16050 <- eval (eq v_16047 v_16049);
      v_16051 <- eval (notBool_ v_16050);
      v_16052 <- eval (extract v_15994 59 60);
      v_16053 <- eval (eq v_16052 (expression.bv_nat 1 1));
      v_16054 <- eval (eq v_16051 v_16053);
      v_16055 <- eval (notBool_ v_16054);
      v_16056 <- eval (extract v_15994 58 59);
      v_16057 <- eval (eq v_16056 (expression.bv_nat 1 1));
      v_16058 <- eval (eq v_16055 v_16057);
      v_16059 <- eval (notBool_ v_16058);
      v_16060 <- eval (extract v_15994 57 58);
      v_16061 <- eval (eq v_16060 (expression.bv_nat 1 1));
      v_16062 <- eval (eq v_16059 v_16061);
      v_16063 <- eval (notBool_ v_16062);
      v_16064 <- eval (notBool_ v_16063);
      v_16065 <- eval (bit_and v_16001 v_16064);
      v_16066 <- getRegister pf;
      v_16067 <- eval (eq v_16066 (expression.bv_nat 1 1));
      v_16068 <- eval (bit_and v_16005 v_16067);
      v_16069 <- eval (bit_or v_16065 v_16068);
      v_16070 <- eval (mux v_16069 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16071 <- eval (eq v_15989 (expression.bv_nat 8 1));
      v_16072 <- eval (eq v_16011 v_16014);
      v_16073 <- eval (notBool_ v_16072);
      v_16074 <- eval (bit_and v_16071 v_16073);
      v_16075 <- eval (notBool_ v_16071);
      v_16076 <- getRegister of;
      v_16077 <- eval (eq v_16076 (expression.bv_nat 1 1));
      v_16078 <- eval (bit_and v_16005 v_16077);
      v_16079 <- eval (bit_or v_16028 v_16078);
      v_16080 <- eval (bit_and v_16075 v_16079);
      v_16081 <- eval (bit_or v_16074 v_16080);
      v_16082 <- eval (mux v_16081 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16082;
      setRegister pf v_16070;
      setRegister af v_16033;
      setRegister zf v_16027;
      setRegister sf v_16020;
      setRegister cf v_16012;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2466 : Mem) => do
      v_16089 <- evaluateAddress v_2466;
      v_16090 <- load v_16089 8;
      v_16091 <- eval (concat (expression.bv_nat 1 0) v_16090);
      v_16092 <- eval (shl v_16091 1);
      v_16093 <- eval (bitwidthMInt v_16091);
      v_16094 <- eval (extract v_16092 0 v_16093);
      v_16095 <- eval (extract v_16094 1 65);
      store v_16089 v_16095 8;
      v_16097 <- eval (extract v_16094 0 1);
      v_16098 <- eval (extract v_16094 1 2);
      v_16099 <- eval (eq v_16095 (expression.bv_nat 64 0));
      v_16100 <- eval (mux v_16099 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16101 <- eval (extract v_16094 64 65);
      v_16102 <- eval (eq v_16101 (expression.bv_nat 1 1));
      v_16103 <- eval (extract v_16094 63 64);
      v_16104 <- eval (eq v_16103 (expression.bv_nat 1 1));
      v_16105 <- eval (eq v_16102 v_16104);
      v_16106 <- eval (notBool_ v_16105);
      v_16107 <- eval (extract v_16094 62 63);
      v_16108 <- eval (eq v_16107 (expression.bv_nat 1 1));
      v_16109 <- eval (eq v_16106 v_16108);
      v_16110 <- eval (notBool_ v_16109);
      v_16111 <- eval (extract v_16094 61 62);
      v_16112 <- eval (eq v_16111 (expression.bv_nat 1 1));
      v_16113 <- eval (eq v_16110 v_16112);
      v_16114 <- eval (notBool_ v_16113);
      v_16115 <- eval (extract v_16094 60 61);
      v_16116 <- eval (eq v_16115 (expression.bv_nat 1 1));
      v_16117 <- eval (eq v_16114 v_16116);
      v_16118 <- eval (notBool_ v_16117);
      v_16119 <- eval (extract v_16094 59 60);
      v_16120 <- eval (eq v_16119 (expression.bv_nat 1 1));
      v_16121 <- eval (eq v_16118 v_16120);
      v_16122 <- eval (notBool_ v_16121);
      v_16123 <- eval (extract v_16094 58 59);
      v_16124 <- eval (eq v_16123 (expression.bv_nat 1 1));
      v_16125 <- eval (eq v_16122 v_16124);
      v_16126 <- eval (notBool_ v_16125);
      v_16127 <- eval (extract v_16094 57 58);
      v_16128 <- eval (eq v_16127 (expression.bv_nat 1 1));
      v_16129 <- eval (eq v_16126 v_16128);
      v_16130 <- eval (notBool_ v_16129);
      v_16131 <- eval (notBool_ v_16130);
      v_16132 <- eval (mux v_16131 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16133 <- eval (eq v_16097 (expression.bv_nat 1 1));
      v_16134 <- eval (eq v_16098 (expression.bv_nat 1 1));
      v_16135 <- eval (eq v_16133 v_16134);
      v_16136 <- eval (notBool_ v_16135);
      v_16137 <- eval (mux v_16136 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16137;
      setRegister pf v_16132;
      setRegister af undef;
      setRegister zf v_16100;
      setRegister sf v_16098;
      setRegister cf v_16097;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2466 : Mem) => do
      v_16144 <- evaluateAddress v_2466;
      v_16145 <- load v_16144 8;
      v_16146 <- eval (concat (expression.bv_nat 1 0) v_16145);
      v_16147 <- eval (shl v_16146 1);
      v_16148 <- eval (bitwidthMInt v_16146);
      v_16149 <- eval (extract v_16147 0 v_16148);
      v_16150 <- eval (extract v_16149 1 65);
      store v_16144 v_16150 8;
      v_16152 <- eval (extract v_16149 0 1);
      v_16153 <- eval (eq v_16152 (expression.bv_nat 1 1));
      v_16154 <- eval (mux v_16153 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16155 <- eval (extract v_16149 1 2);
      v_16156 <- eval (eq v_16155 (expression.bv_nat 1 1));
      v_16157 <- eval (mux v_16156 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16158 <- eval (eq v_16150 (expression.bv_nat 64 0));
      v_16159 <- eval (mux v_16158 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16160 <- eval (extract v_16149 64 65);
      v_16161 <- eval (eq v_16160 (expression.bv_nat 1 1));
      v_16162 <- eval (extract v_16149 63 64);
      v_16163 <- eval (eq v_16162 (expression.bv_nat 1 1));
      v_16164 <- eval (eq v_16161 v_16163);
      v_16165 <- eval (notBool_ v_16164);
      v_16166 <- eval (extract v_16149 62 63);
      v_16167 <- eval (eq v_16166 (expression.bv_nat 1 1));
      v_16168 <- eval (eq v_16165 v_16167);
      v_16169 <- eval (notBool_ v_16168);
      v_16170 <- eval (extract v_16149 61 62);
      v_16171 <- eval (eq v_16170 (expression.bv_nat 1 1));
      v_16172 <- eval (eq v_16169 v_16171);
      v_16173 <- eval (notBool_ v_16172);
      v_16174 <- eval (extract v_16149 60 61);
      v_16175 <- eval (eq v_16174 (expression.bv_nat 1 1));
      v_16176 <- eval (eq v_16173 v_16175);
      v_16177 <- eval (notBool_ v_16176);
      v_16178 <- eval (extract v_16149 59 60);
      v_16179 <- eval (eq v_16178 (expression.bv_nat 1 1));
      v_16180 <- eval (eq v_16177 v_16179);
      v_16181 <- eval (notBool_ v_16180);
      v_16182 <- eval (extract v_16149 58 59);
      v_16183 <- eval (eq v_16182 (expression.bv_nat 1 1));
      v_16184 <- eval (eq v_16181 v_16183);
      v_16185 <- eval (notBool_ v_16184);
      v_16186 <- eval (extract v_16149 57 58);
      v_16187 <- eval (eq v_16186 (expression.bv_nat 1 1));
      v_16188 <- eval (eq v_16185 v_16187);
      v_16189 <- eval (notBool_ v_16188);
      v_16190 <- eval (notBool_ v_16189);
      v_16191 <- eval (mux v_16190 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16192 <- eval (eq v_16153 v_16156);
      v_16193 <- eval (notBool_ v_16192);
      v_16194 <- eval (mux v_16193 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16194;
      setRegister pf v_16191;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_16159;
      setRegister sf v_16157;
      setRegister cf v_16154;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2473 : Mem) => do
      v_16203 <- evaluateAddress v_2473;
      v_16204 <- load v_16203 8;
      v_16205 <- eval (concat (expression.bv_nat 1 0) v_16204);
      v_16206 <- eval (shl v_16205 1);
      v_16207 <- eval (bitwidthMInt v_16205);
      v_16208 <- eval (extract v_16206 0 v_16207);
      v_16209 <- eval (extract v_16208 1 65);
      store v_16203 v_16209 8;
      v_16211 <- eval (extract v_16208 0 1);
      v_16212 <- eval (eq v_16211 (expression.bv_nat 1 1));
      v_16213 <- eval (mux v_16212 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16214 <- eval (extract v_16208 1 2);
      v_16215 <- eval (eq v_16214 (expression.bv_nat 1 1));
      v_16216 <- eval (mux v_16215 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16217 <- eval (eq v_16209 (expression.bv_nat 64 0));
      v_16218 <- eval (mux v_16217 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16219 <- eval (extract v_16208 64 65);
      v_16220 <- eval (eq v_16219 (expression.bv_nat 1 1));
      v_16221 <- eval (extract v_16208 63 64);
      v_16222 <- eval (eq v_16221 (expression.bv_nat 1 1));
      v_16223 <- eval (eq v_16220 v_16222);
      v_16224 <- eval (notBool_ v_16223);
      v_16225 <- eval (extract v_16208 62 63);
      v_16226 <- eval (eq v_16225 (expression.bv_nat 1 1));
      v_16227 <- eval (eq v_16224 v_16226);
      v_16228 <- eval (notBool_ v_16227);
      v_16229 <- eval (extract v_16208 61 62);
      v_16230 <- eval (eq v_16229 (expression.bv_nat 1 1));
      v_16231 <- eval (eq v_16228 v_16230);
      v_16232 <- eval (notBool_ v_16231);
      v_16233 <- eval (extract v_16208 60 61);
      v_16234 <- eval (eq v_16233 (expression.bv_nat 1 1));
      v_16235 <- eval (eq v_16232 v_16234);
      v_16236 <- eval (notBool_ v_16235);
      v_16237 <- eval (extract v_16208 59 60);
      v_16238 <- eval (eq v_16237 (expression.bv_nat 1 1));
      v_16239 <- eval (eq v_16236 v_16238);
      v_16240 <- eval (notBool_ v_16239);
      v_16241 <- eval (extract v_16208 58 59);
      v_16242 <- eval (eq v_16241 (expression.bv_nat 1 1));
      v_16243 <- eval (eq v_16240 v_16242);
      v_16244 <- eval (notBool_ v_16243);
      v_16245 <- eval (extract v_16208 57 58);
      v_16246 <- eval (eq v_16245 (expression.bv_nat 1 1));
      v_16247 <- eval (eq v_16244 v_16246);
      v_16248 <- eval (notBool_ v_16247);
      v_16249 <- eval (notBool_ v_16248);
      v_16250 <- eval (mux v_16249 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16251 <- eval (eq v_16212 v_16215);
      v_16252 <- eval (notBool_ v_16251);
      v_16253 <- eval (mux v_16252 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16253;
      setRegister pf v_16250;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_16218;
      setRegister sf v_16216;
      setRegister cf v_16213;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2473 : Mem) => do
      v_16260 <- evaluateAddress v_2473;
      v_16261 <- load v_16260 8;
      v_16262 <- eval (concat (expression.bv_nat 1 0) v_16261);
      v_16263 <- eval (shl v_16262 1);
      v_16264 <- eval (bitwidthMInt v_16262);
      v_16265 <- eval (extract v_16263 0 v_16264);
      v_16266 <- eval (extract v_16265 1 65);
      store v_16260 v_16266 8;
      v_16268 <- eval (extract v_16265 0 1);
      v_16269 <- eval (extract v_16265 1 2);
      v_16270 <- eval (eq v_16266 (expression.bv_nat 64 0));
      v_16271 <- eval (mux v_16270 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16272 <- eval (extract v_16265 64 65);
      v_16273 <- eval (eq v_16272 (expression.bv_nat 1 1));
      v_16274 <- eval (extract v_16265 63 64);
      v_16275 <- eval (eq v_16274 (expression.bv_nat 1 1));
      v_16276 <- eval (eq v_16273 v_16275);
      v_16277 <- eval (notBool_ v_16276);
      v_16278 <- eval (extract v_16265 62 63);
      v_16279 <- eval (eq v_16278 (expression.bv_nat 1 1));
      v_16280 <- eval (eq v_16277 v_16279);
      v_16281 <- eval (notBool_ v_16280);
      v_16282 <- eval (extract v_16265 61 62);
      v_16283 <- eval (eq v_16282 (expression.bv_nat 1 1));
      v_16284 <- eval (eq v_16281 v_16283);
      v_16285 <- eval (notBool_ v_16284);
      v_16286 <- eval (extract v_16265 60 61);
      v_16287 <- eval (eq v_16286 (expression.bv_nat 1 1));
      v_16288 <- eval (eq v_16285 v_16287);
      v_16289 <- eval (notBool_ v_16288);
      v_16290 <- eval (extract v_16265 59 60);
      v_16291 <- eval (eq v_16290 (expression.bv_nat 1 1));
      v_16292 <- eval (eq v_16289 v_16291);
      v_16293 <- eval (notBool_ v_16292);
      v_16294 <- eval (extract v_16265 58 59);
      v_16295 <- eval (eq v_16294 (expression.bv_nat 1 1));
      v_16296 <- eval (eq v_16293 v_16295);
      v_16297 <- eval (notBool_ v_16296);
      v_16298 <- eval (extract v_16265 57 58);
      v_16299 <- eval (eq v_16298 (expression.bv_nat 1 1));
      v_16300 <- eval (eq v_16297 v_16299);
      v_16301 <- eval (notBool_ v_16300);
      v_16302 <- eval (notBool_ v_16301);
      v_16303 <- eval (mux v_16302 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16304 <- eval (eq v_16268 (expression.bv_nat 1 1));
      v_16305 <- eval (eq v_16269 (expression.bv_nat 1 1));
      v_16306 <- eval (eq v_16304 v_16305);
      v_16307 <- eval (notBool_ v_16306);
      v_16308 <- eval (mux v_16307 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16308;
      setRegister pf v_16303;
      setRegister af undef;
      setRegister zf v_16271;
      setRegister sf v_16269;
      setRegister cf v_16268;
      pure ()
    pat_end;
    pattern fun (v_2470 : Mem) => do
      v_21305 <- evaluateAddress v_2470;
      v_21306 <- load v_21305 8;
      v_21307 <- eval (concat (expression.bv_nat 1 0) v_21306);
      v_21308 <- eval (shl v_21307 1);
      v_21309 <- eval (bitwidthMInt v_21307);
      v_21310 <- eval (extract v_21308 0 v_21309);
      v_21311 <- eval (extract v_21310 1 65);
      store v_21305 v_21311 8;
      v_21313 <- eval (extract v_21310 0 1);
      v_21314 <- eval (eq v_21313 (expression.bv_nat 1 1));
      v_21315 <- eval (mux v_21314 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21316 <- eval (extract v_21310 1 2);
      v_21317 <- eval (eq v_21316 (expression.bv_nat 1 1));
      v_21318 <- eval (mux v_21317 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21319 <- eval (eq v_21311 (expression.bv_nat 64 0));
      v_21320 <- eval (mux v_21319 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21321 <- eval (extract v_21310 64 65);
      v_21322 <- eval (eq v_21321 (expression.bv_nat 1 1));
      v_21323 <- eval (extract v_21310 63 64);
      v_21324 <- eval (eq v_21323 (expression.bv_nat 1 1));
      v_21325 <- eval (eq v_21322 v_21324);
      v_21326 <- eval (notBool_ v_21325);
      v_21327 <- eval (extract v_21310 62 63);
      v_21328 <- eval (eq v_21327 (expression.bv_nat 1 1));
      v_21329 <- eval (eq v_21326 v_21328);
      v_21330 <- eval (notBool_ v_21329);
      v_21331 <- eval (extract v_21310 61 62);
      v_21332 <- eval (eq v_21331 (expression.bv_nat 1 1));
      v_21333 <- eval (eq v_21330 v_21332);
      v_21334 <- eval (notBool_ v_21333);
      v_21335 <- eval (extract v_21310 60 61);
      v_21336 <- eval (eq v_21335 (expression.bv_nat 1 1));
      v_21337 <- eval (eq v_21334 v_21336);
      v_21338 <- eval (notBool_ v_21337);
      v_21339 <- eval (extract v_21310 59 60);
      v_21340 <- eval (eq v_21339 (expression.bv_nat 1 1));
      v_21341 <- eval (eq v_21338 v_21340);
      v_21342 <- eval (notBool_ v_21341);
      v_21343 <- eval (extract v_21310 58 59);
      v_21344 <- eval (eq v_21343 (expression.bv_nat 1 1));
      v_21345 <- eval (eq v_21342 v_21344);
      v_21346 <- eval (notBool_ v_21345);
      v_21347 <- eval (extract v_21310 57 58);
      v_21348 <- eval (eq v_21347 (expression.bv_nat 1 1));
      v_21349 <- eval (eq v_21346 v_21348);
      v_21350 <- eval (notBool_ v_21349);
      v_21351 <- eval (notBool_ v_21350);
      v_21352 <- eval (mux v_21351 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21353 <- eval (eq v_21314 v_21317);
      v_21354 <- eval (notBool_ v_21353);
      v_21355 <- eval (mux v_21354 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21355;
      setRegister pf v_21352;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_21320;
      setRegister sf v_21318;
      setRegister cf v_21315;
      pure ()
    pat_end;
    pattern fun (v_2470 : Mem) => do
      v_21362 <- evaluateAddress v_2470;
      v_21363 <- load v_21362 8;
      v_21364 <- eval (concat (expression.bv_nat 1 0) v_21363);
      v_21365 <- eval (shl v_21364 1);
      v_21366 <- eval (bitwidthMInt v_21364);
      v_21367 <- eval (extract v_21365 0 v_21366);
      v_21368 <- eval (extract v_21367 1 65);
      store v_21362 v_21368 8;
      v_21370 <- eval (extract v_21367 0 1);
      v_21371 <- eval (extract v_21367 1 2);
      v_21372 <- eval (eq v_21368 (expression.bv_nat 64 0));
      v_21373 <- eval (mux v_21372 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21374 <- eval (extract v_21367 64 65);
      v_21375 <- eval (eq v_21374 (expression.bv_nat 1 1));
      v_21376 <- eval (extract v_21367 63 64);
      v_21377 <- eval (eq v_21376 (expression.bv_nat 1 1));
      v_21378 <- eval (eq v_21375 v_21377);
      v_21379 <- eval (notBool_ v_21378);
      v_21380 <- eval (extract v_21367 62 63);
      v_21381 <- eval (eq v_21380 (expression.bv_nat 1 1));
      v_21382 <- eval (eq v_21379 v_21381);
      v_21383 <- eval (notBool_ v_21382);
      v_21384 <- eval (extract v_21367 61 62);
      v_21385 <- eval (eq v_21384 (expression.bv_nat 1 1));
      v_21386 <- eval (eq v_21383 v_21385);
      v_21387 <- eval (notBool_ v_21386);
      v_21388 <- eval (extract v_21367 60 61);
      v_21389 <- eval (eq v_21388 (expression.bv_nat 1 1));
      v_21390 <- eval (eq v_21387 v_21389);
      v_21391 <- eval (notBool_ v_21390);
      v_21392 <- eval (extract v_21367 59 60);
      v_21393 <- eval (eq v_21392 (expression.bv_nat 1 1));
      v_21394 <- eval (eq v_21391 v_21393);
      v_21395 <- eval (notBool_ v_21394);
      v_21396 <- eval (extract v_21367 58 59);
      v_21397 <- eval (eq v_21396 (expression.bv_nat 1 1));
      v_21398 <- eval (eq v_21395 v_21397);
      v_21399 <- eval (notBool_ v_21398);
      v_21400 <- eval (extract v_21367 57 58);
      v_21401 <- eval (eq v_21400 (expression.bv_nat 1 1));
      v_21402 <- eval (eq v_21399 v_21401);
      v_21403 <- eval (notBool_ v_21402);
      v_21404 <- eval (notBool_ v_21403);
      v_21405 <- eval (mux v_21404 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21406 <- eval (eq v_21370 (expression.bv_nat 1 1));
      v_21407 <- eval (eq v_21371 (expression.bv_nat 1 1));
      v_21408 <- eval (eq v_21406 v_21407);
      v_21409 <- eval (notBool_ v_21408);
      v_21410 <- eval (mux v_21409 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21410;
      setRegister pf v_21405;
      setRegister af undef;
      setRegister zf v_21373;
      setRegister sf v_21371;
      setRegister cf v_21370;
      pure ()
    pat_end
def salw1 : instruction :=
  definst "salw" $ do
    pattern fun cl (v_2508 : reg (bv 16)) => do
      v_5141 <- getRegister rcx;
      v_5142 <- eval (extract v_5141 56 64);
      v_5143 <- eval (bv_and v_5142 (expression.bv_nat 8 31));
      v_5144 <- eval (uge v_5143 (expression.bv_nat 8 16));
      v_5145 <- eval (bit_and v_5144 undef);
      v_5146 <- eval (notBool_ v_5144);
      v_5147 <- eval (eq v_5143 (expression.bv_nat 8 0));
      v_5148 <- eval (notBool_ v_5147);
      v_5149 <- getRegister v_2508;
      v_5150 <- eval (concat (expression.bv_nat 1 0) v_5149);
      v_5151 <- eval (concat (expression.bv_nat 9 0) v_5143);
      v_5152 <- eval (uvalueMInt v_5151);
      v_5153 <- eval (shl v_5150 v_5152);
      v_5154 <- eval (bitwidthMInt v_5150);
      v_5155 <- eval (extract v_5153 0 v_5154);
      v_5156 <- eval (extract v_5155 0 1);
      v_5157 <- eval (eq v_5156 (expression.bv_nat 1 1));
      v_5158 <- eval (bit_and v_5148 v_5157);
      v_5159 <- eval (notBool_ v_5148);
      v_5160 <- getRegister cf;
      v_5161 <- eval (eq v_5160 (expression.bv_nat 1 1));
      v_5162 <- eval (bit_and v_5159 v_5161);
      v_5163 <- eval (bit_or v_5158 v_5162);
      v_5164 <- eval (bit_and v_5146 v_5163);
      v_5165 <- eval (bit_or v_5145 v_5164);
      v_5166 <- eval (mux v_5165 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5167 <- eval (extract v_5155 1 2);
      v_5168 <- eval (eq v_5167 (expression.bv_nat 1 1));
      v_5169 <- eval (bit_and v_5148 v_5168);
      v_5170 <- getRegister sf;
      v_5171 <- eval (eq v_5170 (expression.bv_nat 1 1));
      v_5172 <- eval (bit_and v_5159 v_5171);
      v_5173 <- eval (bit_or v_5169 v_5172);
      v_5174 <- eval (mux v_5173 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5175 <- eval (bit_and v_5148 undef);
      v_5176 <- getRegister af;
      v_5177 <- eval (eq v_5176 (expression.bv_nat 1 1));
      v_5178 <- eval (bit_and v_5159 v_5177);
      v_5179 <- eval (bit_or v_5175 v_5178);
      v_5180 <- eval (mux v_5179 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5181 <- eval (extract v_5155 1 17);
      v_5182 <- eval (eq v_5181 (expression.bv_nat 16 0));
      v_5183 <- eval (bit_and v_5148 v_5182);
      v_5184 <- getRegister zf;
      v_5185 <- eval (eq v_5184 (expression.bv_nat 1 1));
      v_5186 <- eval (bit_and v_5159 v_5185);
      v_5187 <- eval (bit_or v_5183 v_5186);
      v_5188 <- eval (mux v_5187 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5189 <- eval (extract v_5155 16 17);
      v_5190 <- eval (eq v_5189 (expression.bv_nat 1 1));
      v_5191 <- eval (extract v_5155 15 16);
      v_5192 <- eval (eq v_5191 (expression.bv_nat 1 1));
      v_5193 <- eval (eq v_5190 v_5192);
      v_5194 <- eval (notBool_ v_5193);
      v_5195 <- eval (extract v_5155 14 15);
      v_5196 <- eval (eq v_5195 (expression.bv_nat 1 1));
      v_5197 <- eval (eq v_5194 v_5196);
      v_5198 <- eval (notBool_ v_5197);
      v_5199 <- eval (extract v_5155 13 14);
      v_5200 <- eval (eq v_5199 (expression.bv_nat 1 1));
      v_5201 <- eval (eq v_5198 v_5200);
      v_5202 <- eval (notBool_ v_5201);
      v_5203 <- eval (extract v_5155 12 13);
      v_5204 <- eval (eq v_5203 (expression.bv_nat 1 1));
      v_5205 <- eval (eq v_5202 v_5204);
      v_5206 <- eval (notBool_ v_5205);
      v_5207 <- eval (extract v_5155 11 12);
      v_5208 <- eval (eq v_5207 (expression.bv_nat 1 1));
      v_5209 <- eval (eq v_5206 v_5208);
      v_5210 <- eval (notBool_ v_5209);
      v_5211 <- eval (extract v_5155 10 11);
      v_5212 <- eval (eq v_5211 (expression.bv_nat 1 1));
      v_5213 <- eval (eq v_5210 v_5212);
      v_5214 <- eval (notBool_ v_5213);
      v_5215 <- eval (extract v_5155 9 10);
      v_5216 <- eval (eq v_5215 (expression.bv_nat 1 1));
      v_5217 <- eval (eq v_5214 v_5216);
      v_5218 <- eval (notBool_ v_5217);
      v_5219 <- eval (notBool_ v_5218);
      v_5220 <- eval (bit_and v_5148 v_5219);
      v_5221 <- getRegister pf;
      v_5222 <- eval (eq v_5221 (expression.bv_nat 1 1));
      v_5223 <- eval (bit_and v_5159 v_5222);
      v_5224 <- eval (bit_or v_5220 v_5223);
      v_5225 <- eval (mux v_5224 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5226 <- eval (eq v_5143 (expression.bv_nat 8 1));
      v_5227 <- eval (eq v_5165 v_5168);
      v_5228 <- eval (notBool_ v_5227);
      v_5229 <- eval (bit_and v_5226 v_5228);
      v_5230 <- eval (notBool_ v_5226);
      v_5231 <- getRegister of;
      v_5232 <- eval (eq v_5231 (expression.bv_nat 1 1));
      v_5233 <- eval (bit_and v_5159 v_5232);
      v_5234 <- eval (bit_or v_5175 v_5233);
      v_5235 <- eval (bit_and v_5230 v_5234);
      v_5236 <- eval (bit_or v_5229 v_5235);
      v_5237 <- eval (mux v_5236 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2508) v_5181;
      setRegister of v_5237;
      setRegister pf v_5225;
      setRegister zf v_5188;
      setRegister af v_5180;
      setRegister sf v_5174;
      setRegister cf v_5166;
      pure ()
    pat_end;
    pattern fun (v_2509 : imm int) (v_2513 : reg (bv 16)) => do
      v_5245 <- eval (handleImmediateWithSignExtend v_2509 8 8);
      v_5246 <- eval (bv_and v_5245 (expression.bv_nat 8 31));
      v_5247 <- eval (uge v_5246 (expression.bv_nat 8 16));
      v_5248 <- eval (bit_and v_5247 undef);
      v_5249 <- eval (notBool_ v_5247);
      v_5250 <- eval (eq v_5246 (expression.bv_nat 8 0));
      v_5251 <- eval (notBool_ v_5250);
      v_5252 <- getRegister v_2513;
      v_5253 <- eval (concat (expression.bv_nat 1 0) v_5252);
      v_5254 <- eval (concat (expression.bv_nat 9 0) v_5246);
      v_5255 <- eval (uvalueMInt v_5254);
      v_5256 <- eval (shl v_5253 v_5255);
      v_5257 <- eval (bitwidthMInt v_5253);
      v_5258 <- eval (extract v_5256 0 v_5257);
      v_5259 <- eval (extract v_5258 0 1);
      v_5260 <- eval (eq v_5259 (expression.bv_nat 1 1));
      v_5261 <- eval (bit_and v_5251 v_5260);
      v_5262 <- eval (notBool_ v_5251);
      v_5263 <- getRegister cf;
      v_5264 <- eval (eq v_5263 (expression.bv_nat 1 1));
      v_5265 <- eval (bit_and v_5262 v_5264);
      v_5266 <- eval (bit_or v_5261 v_5265);
      v_5267 <- eval (bit_and v_5249 v_5266);
      v_5268 <- eval (bit_or v_5248 v_5267);
      v_5269 <- eval (mux v_5268 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5270 <- eval (extract v_5258 1 2);
      v_5271 <- eval (eq v_5270 (expression.bv_nat 1 1));
      v_5272 <- eval (bit_and v_5251 v_5271);
      v_5273 <- getRegister sf;
      v_5274 <- eval (eq v_5273 (expression.bv_nat 1 1));
      v_5275 <- eval (bit_and v_5262 v_5274);
      v_5276 <- eval (bit_or v_5272 v_5275);
      v_5277 <- eval (mux v_5276 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5278 <- eval (bit_and v_5251 undef);
      v_5279 <- getRegister af;
      v_5280 <- eval (eq v_5279 (expression.bv_nat 1 1));
      v_5281 <- eval (bit_and v_5262 v_5280);
      v_5282 <- eval (bit_or v_5278 v_5281);
      v_5283 <- eval (mux v_5282 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5284 <- eval (extract v_5258 1 17);
      v_5285 <- eval (eq v_5284 (expression.bv_nat 16 0));
      v_5286 <- eval (bit_and v_5251 v_5285);
      v_5287 <- getRegister zf;
      v_5288 <- eval (eq v_5287 (expression.bv_nat 1 1));
      v_5289 <- eval (bit_and v_5262 v_5288);
      v_5290 <- eval (bit_or v_5286 v_5289);
      v_5291 <- eval (mux v_5290 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5292 <- eval (extract v_5258 16 17);
      v_5293 <- eval (eq v_5292 (expression.bv_nat 1 1));
      v_5294 <- eval (extract v_5258 15 16);
      v_5295 <- eval (eq v_5294 (expression.bv_nat 1 1));
      v_5296 <- eval (eq v_5293 v_5295);
      v_5297 <- eval (notBool_ v_5296);
      v_5298 <- eval (extract v_5258 14 15);
      v_5299 <- eval (eq v_5298 (expression.bv_nat 1 1));
      v_5300 <- eval (eq v_5297 v_5299);
      v_5301 <- eval (notBool_ v_5300);
      v_5302 <- eval (extract v_5258 13 14);
      v_5303 <- eval (eq v_5302 (expression.bv_nat 1 1));
      v_5304 <- eval (eq v_5301 v_5303);
      v_5305 <- eval (notBool_ v_5304);
      v_5306 <- eval (extract v_5258 12 13);
      v_5307 <- eval (eq v_5306 (expression.bv_nat 1 1));
      v_5308 <- eval (eq v_5305 v_5307);
      v_5309 <- eval (notBool_ v_5308);
      v_5310 <- eval (extract v_5258 11 12);
      v_5311 <- eval (eq v_5310 (expression.bv_nat 1 1));
      v_5312 <- eval (eq v_5309 v_5311);
      v_5313 <- eval (notBool_ v_5312);
      v_5314 <- eval (extract v_5258 10 11);
      v_5315 <- eval (eq v_5314 (expression.bv_nat 1 1));
      v_5316 <- eval (eq v_5313 v_5315);
      v_5317 <- eval (notBool_ v_5316);
      v_5318 <- eval (extract v_5258 9 10);
      v_5319 <- eval (eq v_5318 (expression.bv_nat 1 1));
      v_5320 <- eval (eq v_5317 v_5319);
      v_5321 <- eval (notBool_ v_5320);
      v_5322 <- eval (notBool_ v_5321);
      v_5323 <- eval (bit_and v_5251 v_5322);
      v_5324 <- getRegister pf;
      v_5325 <- eval (eq v_5324 (expression.bv_nat 1 1));
      v_5326 <- eval (bit_and v_5262 v_5325);
      v_5327 <- eval (bit_or v_5323 v_5326);
      v_5328 <- eval (mux v_5327 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5329 <- eval (eq v_5246 (expression.bv_nat 8 1));
      v_5330 <- eval (eq v_5268 v_5271);
      v_5331 <- eval (notBool_ v_5330);
      v_5332 <- eval (bit_and v_5329 v_5331);
      v_5333 <- eval (notBool_ v_5329);
      v_5334 <- getRegister of;
      v_5335 <- eval (eq v_5334 (expression.bv_nat 1 1));
      v_5336 <- eval (bit_and v_5262 v_5335);
      v_5337 <- eval (bit_or v_5278 v_5336);
      v_5338 <- eval (bit_and v_5333 v_5337);
      v_5339 <- eval (bit_or v_5332 v_5338);
      v_5340 <- eval (mux v_5339 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2513) v_5284;
      setRegister of v_5340;
      setRegister pf v_5328;
      setRegister zf v_5291;
      setRegister af v_5283;
      setRegister sf v_5277;
      setRegister cf v_5269;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2520 : reg (bv 16)) => do
      v_5350 <- getRegister v_2520;
      v_5351 <- eval (concat (expression.bv_nat 1 0) v_5350);
      v_5352 <- eval (shl v_5351 1);
      v_5353 <- eval (bitwidthMInt v_5351);
      v_5354 <- eval (extract v_5352 0 v_5353);
      v_5355 <- eval (extract v_5354 0 1);
      v_5356 <- eval (extract v_5354 1 2);
      v_5357 <- eval (extract v_5354 1 17);
      v_5358 <- eval (eq v_5357 (expression.bv_nat 16 0));
      v_5359 <- eval (mux v_5358 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5360 <- eval (extract v_5354 16 17);
      v_5361 <- eval (eq v_5360 (expression.bv_nat 1 1));
      v_5362 <- eval (extract v_5354 15 16);
      v_5363 <- eval (eq v_5362 (expression.bv_nat 1 1));
      v_5364 <- eval (eq v_5361 v_5363);
      v_5365 <- eval (notBool_ v_5364);
      v_5366 <- eval (extract v_5354 14 15);
      v_5367 <- eval (eq v_5366 (expression.bv_nat 1 1));
      v_5368 <- eval (eq v_5365 v_5367);
      v_5369 <- eval (notBool_ v_5368);
      v_5370 <- eval (extract v_5354 13 14);
      v_5371 <- eval (eq v_5370 (expression.bv_nat 1 1));
      v_5372 <- eval (eq v_5369 v_5371);
      v_5373 <- eval (notBool_ v_5372);
      v_5374 <- eval (extract v_5354 12 13);
      v_5375 <- eval (eq v_5374 (expression.bv_nat 1 1));
      v_5376 <- eval (eq v_5373 v_5375);
      v_5377 <- eval (notBool_ v_5376);
      v_5378 <- eval (extract v_5354 11 12);
      v_5379 <- eval (eq v_5378 (expression.bv_nat 1 1));
      v_5380 <- eval (eq v_5377 v_5379);
      v_5381 <- eval (notBool_ v_5380);
      v_5382 <- eval (extract v_5354 10 11);
      v_5383 <- eval (eq v_5382 (expression.bv_nat 1 1));
      v_5384 <- eval (eq v_5381 v_5383);
      v_5385 <- eval (notBool_ v_5384);
      v_5386 <- eval (extract v_5354 9 10);
      v_5387 <- eval (eq v_5386 (expression.bv_nat 1 1));
      v_5388 <- eval (eq v_5385 v_5387);
      v_5389 <- eval (notBool_ v_5388);
      v_5390 <- eval (notBool_ v_5389);
      v_5391 <- eval (mux v_5390 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5392 <- eval (eq v_5355 (expression.bv_nat 1 1));
      v_5393 <- eval (eq v_5356 (expression.bv_nat 1 1));
      v_5394 <- eval (eq v_5392 v_5393);
      v_5395 <- eval (notBool_ v_5394);
      v_5396 <- eval (mux v_5395 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2520) v_5357;
      setRegister of v_5396;
      setRegister pf v_5391;
      setRegister zf v_5359;
      setRegister af undef;
      setRegister sf v_5356;
      setRegister cf v_5355;
      pure ()
    pat_end;
    pattern fun (v_2516 : reg (bv 16)) => do
      v_10377 <- getRegister v_2516;
      v_10378 <- eval (concat (expression.bv_nat 1 0) v_10377);
      v_10379 <- eval (shl v_10378 1);
      v_10380 <- eval (bitwidthMInt v_10378);
      v_10381 <- eval (extract v_10379 0 v_10380);
      v_10382 <- eval (extract v_10381 0 1);
      v_10383 <- eval (eq v_10382 (expression.bv_nat 1 1));
      v_10384 <- eval (mux v_10383 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10385 <- eval (extract v_10381 1 2);
      v_10386 <- eval (eq v_10385 (expression.bv_nat 1 1));
      v_10387 <- eval (mux v_10386 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10388 <- eval (extract v_10381 1 17);
      v_10389 <- eval (eq v_10388 (expression.bv_nat 16 0));
      v_10390 <- eval (mux v_10389 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10391 <- eval (extract v_10381 16 17);
      v_10392 <- eval (eq v_10391 (expression.bv_nat 1 1));
      v_10393 <- eval (extract v_10381 15 16);
      v_10394 <- eval (eq v_10393 (expression.bv_nat 1 1));
      v_10395 <- eval (eq v_10392 v_10394);
      v_10396 <- eval (notBool_ v_10395);
      v_10397 <- eval (extract v_10381 14 15);
      v_10398 <- eval (eq v_10397 (expression.bv_nat 1 1));
      v_10399 <- eval (eq v_10396 v_10398);
      v_10400 <- eval (notBool_ v_10399);
      v_10401 <- eval (extract v_10381 13 14);
      v_10402 <- eval (eq v_10401 (expression.bv_nat 1 1));
      v_10403 <- eval (eq v_10400 v_10402);
      v_10404 <- eval (notBool_ v_10403);
      v_10405 <- eval (extract v_10381 12 13);
      v_10406 <- eval (eq v_10405 (expression.bv_nat 1 1));
      v_10407 <- eval (eq v_10404 v_10406);
      v_10408 <- eval (notBool_ v_10407);
      v_10409 <- eval (extract v_10381 11 12);
      v_10410 <- eval (eq v_10409 (expression.bv_nat 1 1));
      v_10411 <- eval (eq v_10408 v_10410);
      v_10412 <- eval (notBool_ v_10411);
      v_10413 <- eval (extract v_10381 10 11);
      v_10414 <- eval (eq v_10413 (expression.bv_nat 1 1));
      v_10415 <- eval (eq v_10412 v_10414);
      v_10416 <- eval (notBool_ v_10415);
      v_10417 <- eval (extract v_10381 9 10);
      v_10418 <- eval (eq v_10417 (expression.bv_nat 1 1));
      v_10419 <- eval (eq v_10416 v_10418);
      v_10420 <- eval (notBool_ v_10419);
      v_10421 <- eval (notBool_ v_10420);
      v_10422 <- eval (mux v_10421 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10423 <- eval (eq v_10383 v_10386);
      v_10424 <- eval (notBool_ v_10423);
      v_10425 <- eval (mux v_10424 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2516) v_10388;
      setRegister of v_10425;
      setRegister pf v_10422;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_10390;
      setRegister sf v_10387;
      setRegister cf v_10384;
      pure ()
    pat_end;
    pattern fun (v_2516 : reg (bv 16)) => do
      v_10433 <- getRegister v_2516;
      v_10434 <- eval (concat (expression.bv_nat 1 0) v_10433);
      v_10435 <- eval (shl v_10434 1);
      v_10436 <- eval (bitwidthMInt v_10434);
      v_10437 <- eval (extract v_10435 0 v_10436);
      v_10438 <- eval (extract v_10437 0 1);
      v_10439 <- eval (extract v_10437 1 2);
      v_10440 <- eval (extract v_10437 1 17);
      v_10441 <- eval (eq v_10440 (expression.bv_nat 16 0));
      v_10442 <- eval (mux v_10441 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10443 <- eval (extract v_10437 16 17);
      v_10444 <- eval (eq v_10443 (expression.bv_nat 1 1));
      v_10445 <- eval (extract v_10437 15 16);
      v_10446 <- eval (eq v_10445 (expression.bv_nat 1 1));
      v_10447 <- eval (eq v_10444 v_10446);
      v_10448 <- eval (notBool_ v_10447);
      v_10449 <- eval (extract v_10437 14 15);
      v_10450 <- eval (eq v_10449 (expression.bv_nat 1 1));
      v_10451 <- eval (eq v_10448 v_10450);
      v_10452 <- eval (notBool_ v_10451);
      v_10453 <- eval (extract v_10437 13 14);
      v_10454 <- eval (eq v_10453 (expression.bv_nat 1 1));
      v_10455 <- eval (eq v_10452 v_10454);
      v_10456 <- eval (notBool_ v_10455);
      v_10457 <- eval (extract v_10437 12 13);
      v_10458 <- eval (eq v_10457 (expression.bv_nat 1 1));
      v_10459 <- eval (eq v_10456 v_10458);
      v_10460 <- eval (notBool_ v_10459);
      v_10461 <- eval (extract v_10437 11 12);
      v_10462 <- eval (eq v_10461 (expression.bv_nat 1 1));
      v_10463 <- eval (eq v_10460 v_10462);
      v_10464 <- eval (notBool_ v_10463);
      v_10465 <- eval (extract v_10437 10 11);
      v_10466 <- eval (eq v_10465 (expression.bv_nat 1 1));
      v_10467 <- eval (eq v_10464 v_10466);
      v_10468 <- eval (notBool_ v_10467);
      v_10469 <- eval (extract v_10437 9 10);
      v_10470 <- eval (eq v_10469 (expression.bv_nat 1 1));
      v_10471 <- eval (eq v_10468 v_10470);
      v_10472 <- eval (notBool_ v_10471);
      v_10473 <- eval (notBool_ v_10472);
      v_10474 <- eval (mux v_10473 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10475 <- eval (eq v_10438 (expression.bv_nat 1 1));
      v_10476 <- eval (eq v_10439 (expression.bv_nat 1 1));
      v_10477 <- eval (eq v_10475 v_10476);
      v_10478 <- eval (notBool_ v_10477);
      v_10479 <- eval (mux v_10478 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2516) v_10440;
      setRegister of v_10479;
      setRegister pf v_10474;
      setRegister af undef;
      setRegister zf v_10442;
      setRegister sf v_10439;
      setRegister cf v_10438;
      pure ()
    pat_end;
    pattern fun cl (v_2492 : Mem) => do
      v_16315 <- evaluateAddress v_2492;
      v_16316 <- load v_16315 2;
      v_16317 <- eval (concat (expression.bv_nat 1 0) v_16316);
      v_16318 <- getRegister rcx;
      v_16319 <- eval (extract v_16318 56 64);
      v_16320 <- eval (bv_and v_16319 (expression.bv_nat 8 31));
      v_16321 <- eval (concat (expression.bv_nat 9 0) v_16320);
      v_16322 <- eval (uvalueMInt v_16321);
      v_16323 <- eval (shl v_16317 v_16322);
      v_16324 <- eval (bitwidthMInt v_16317);
      v_16325 <- eval (extract v_16323 0 v_16324);
      v_16326 <- eval (extract v_16325 1 17);
      store v_16315 v_16326 2;
      v_16328 <- eval (uge v_16320 (expression.bv_nat 8 16));
      v_16329 <- eval (bit_and v_16328 undef);
      v_16330 <- eval (notBool_ v_16328);
      v_16331 <- eval (eq v_16320 (expression.bv_nat 8 0));
      v_16332 <- eval (notBool_ v_16331);
      v_16333 <- eval (extract v_16325 0 1);
      v_16334 <- eval (eq v_16333 (expression.bv_nat 1 1));
      v_16335 <- eval (bit_and v_16332 v_16334);
      v_16336 <- eval (notBool_ v_16332);
      v_16337 <- getRegister cf;
      v_16338 <- eval (eq v_16337 (expression.bv_nat 1 1));
      v_16339 <- eval (bit_and v_16336 v_16338);
      v_16340 <- eval (bit_or v_16335 v_16339);
      v_16341 <- eval (bit_and v_16330 v_16340);
      v_16342 <- eval (bit_or v_16329 v_16341);
      v_16343 <- eval (mux v_16342 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16344 <- eval (extract v_16325 1 2);
      v_16345 <- eval (eq v_16344 (expression.bv_nat 1 1));
      v_16346 <- eval (bit_and v_16332 v_16345);
      v_16347 <- getRegister sf;
      v_16348 <- eval (eq v_16347 (expression.bv_nat 1 1));
      v_16349 <- eval (bit_and v_16336 v_16348);
      v_16350 <- eval (bit_or v_16346 v_16349);
      v_16351 <- eval (mux v_16350 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16352 <- eval (eq v_16326 (expression.bv_nat 16 0));
      v_16353 <- eval (bit_and v_16332 v_16352);
      v_16354 <- getRegister zf;
      v_16355 <- eval (eq v_16354 (expression.bv_nat 1 1));
      v_16356 <- eval (bit_and v_16336 v_16355);
      v_16357 <- eval (bit_or v_16353 v_16356);
      v_16358 <- eval (mux v_16357 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16359 <- eval (bit_and v_16332 undef);
      v_16360 <- getRegister af;
      v_16361 <- eval (eq v_16360 (expression.bv_nat 1 1));
      v_16362 <- eval (bit_and v_16336 v_16361);
      v_16363 <- eval (bit_or v_16359 v_16362);
      v_16364 <- eval (mux v_16363 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16365 <- eval (extract v_16325 16 17);
      v_16366 <- eval (eq v_16365 (expression.bv_nat 1 1));
      v_16367 <- eval (extract v_16325 15 16);
      v_16368 <- eval (eq v_16367 (expression.bv_nat 1 1));
      v_16369 <- eval (eq v_16366 v_16368);
      v_16370 <- eval (notBool_ v_16369);
      v_16371 <- eval (extract v_16325 14 15);
      v_16372 <- eval (eq v_16371 (expression.bv_nat 1 1));
      v_16373 <- eval (eq v_16370 v_16372);
      v_16374 <- eval (notBool_ v_16373);
      v_16375 <- eval (extract v_16325 13 14);
      v_16376 <- eval (eq v_16375 (expression.bv_nat 1 1));
      v_16377 <- eval (eq v_16374 v_16376);
      v_16378 <- eval (notBool_ v_16377);
      v_16379 <- eval (extract v_16325 12 13);
      v_16380 <- eval (eq v_16379 (expression.bv_nat 1 1));
      v_16381 <- eval (eq v_16378 v_16380);
      v_16382 <- eval (notBool_ v_16381);
      v_16383 <- eval (extract v_16325 11 12);
      v_16384 <- eval (eq v_16383 (expression.bv_nat 1 1));
      v_16385 <- eval (eq v_16382 v_16384);
      v_16386 <- eval (notBool_ v_16385);
      v_16387 <- eval (extract v_16325 10 11);
      v_16388 <- eval (eq v_16387 (expression.bv_nat 1 1));
      v_16389 <- eval (eq v_16386 v_16388);
      v_16390 <- eval (notBool_ v_16389);
      v_16391 <- eval (extract v_16325 9 10);
      v_16392 <- eval (eq v_16391 (expression.bv_nat 1 1));
      v_16393 <- eval (eq v_16390 v_16392);
      v_16394 <- eval (notBool_ v_16393);
      v_16395 <- eval (notBool_ v_16394);
      v_16396 <- eval (bit_and v_16332 v_16395);
      v_16397 <- getRegister pf;
      v_16398 <- eval (eq v_16397 (expression.bv_nat 1 1));
      v_16399 <- eval (bit_and v_16336 v_16398);
      v_16400 <- eval (bit_or v_16396 v_16399);
      v_16401 <- eval (mux v_16400 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16402 <- eval (eq v_16320 (expression.bv_nat 8 1));
      v_16403 <- eval (eq v_16342 v_16345);
      v_16404 <- eval (notBool_ v_16403);
      v_16405 <- eval (bit_and v_16402 v_16404);
      v_16406 <- eval (notBool_ v_16402);
      v_16407 <- getRegister of;
      v_16408 <- eval (eq v_16407 (expression.bv_nat 1 1));
      v_16409 <- eval (bit_and v_16336 v_16408);
      v_16410 <- eval (bit_or v_16359 v_16409);
      v_16411 <- eval (bit_and v_16406 v_16410);
      v_16412 <- eval (bit_or v_16405 v_16411);
      v_16413 <- eval (mux v_16412 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16413;
      setRegister pf v_16401;
      setRegister af v_16364;
      setRegister zf v_16358;
      setRegister sf v_16351;
      setRegister cf v_16343;
      pure ()
    pat_end;
    pattern fun (v_2496 : imm int) (v_2495 : Mem) => do
      v_16420 <- evaluateAddress v_2495;
      v_16421 <- load v_16420 2;
      v_16422 <- eval (concat (expression.bv_nat 1 0) v_16421);
      v_16423 <- eval (handleImmediateWithSignExtend v_2496 8 8);
      v_16424 <- eval (bv_and v_16423 (expression.bv_nat 8 31));
      v_16425 <- eval (concat (expression.bv_nat 9 0) v_16424);
      v_16426 <- eval (uvalueMInt v_16425);
      v_16427 <- eval (shl v_16422 v_16426);
      v_16428 <- eval (bitwidthMInt v_16422);
      v_16429 <- eval (extract v_16427 0 v_16428);
      v_16430 <- eval (extract v_16429 1 17);
      store v_16420 v_16430 2;
      v_16432 <- eval (uge v_16424 (expression.bv_nat 8 16));
      v_16433 <- eval (bit_and v_16432 undef);
      v_16434 <- eval (notBool_ v_16432);
      v_16435 <- eval (eq v_16424 (expression.bv_nat 8 0));
      v_16436 <- eval (notBool_ v_16435);
      v_16437 <- eval (extract v_16429 0 1);
      v_16438 <- eval (eq v_16437 (expression.bv_nat 1 1));
      v_16439 <- eval (bit_and v_16436 v_16438);
      v_16440 <- eval (notBool_ v_16436);
      v_16441 <- getRegister cf;
      v_16442 <- eval (eq v_16441 (expression.bv_nat 1 1));
      v_16443 <- eval (bit_and v_16440 v_16442);
      v_16444 <- eval (bit_or v_16439 v_16443);
      v_16445 <- eval (bit_and v_16434 v_16444);
      v_16446 <- eval (bit_or v_16433 v_16445);
      v_16447 <- eval (mux v_16446 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16448 <- eval (extract v_16429 1 2);
      v_16449 <- eval (eq v_16448 (expression.bv_nat 1 1));
      v_16450 <- eval (bit_and v_16436 v_16449);
      v_16451 <- getRegister sf;
      v_16452 <- eval (eq v_16451 (expression.bv_nat 1 1));
      v_16453 <- eval (bit_and v_16440 v_16452);
      v_16454 <- eval (bit_or v_16450 v_16453);
      v_16455 <- eval (mux v_16454 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16456 <- eval (eq v_16430 (expression.bv_nat 16 0));
      v_16457 <- eval (bit_and v_16436 v_16456);
      v_16458 <- getRegister zf;
      v_16459 <- eval (eq v_16458 (expression.bv_nat 1 1));
      v_16460 <- eval (bit_and v_16440 v_16459);
      v_16461 <- eval (bit_or v_16457 v_16460);
      v_16462 <- eval (mux v_16461 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16463 <- eval (bit_and v_16436 undef);
      v_16464 <- getRegister af;
      v_16465 <- eval (eq v_16464 (expression.bv_nat 1 1));
      v_16466 <- eval (bit_and v_16440 v_16465);
      v_16467 <- eval (bit_or v_16463 v_16466);
      v_16468 <- eval (mux v_16467 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16469 <- eval (extract v_16429 16 17);
      v_16470 <- eval (eq v_16469 (expression.bv_nat 1 1));
      v_16471 <- eval (extract v_16429 15 16);
      v_16472 <- eval (eq v_16471 (expression.bv_nat 1 1));
      v_16473 <- eval (eq v_16470 v_16472);
      v_16474 <- eval (notBool_ v_16473);
      v_16475 <- eval (extract v_16429 14 15);
      v_16476 <- eval (eq v_16475 (expression.bv_nat 1 1));
      v_16477 <- eval (eq v_16474 v_16476);
      v_16478 <- eval (notBool_ v_16477);
      v_16479 <- eval (extract v_16429 13 14);
      v_16480 <- eval (eq v_16479 (expression.bv_nat 1 1));
      v_16481 <- eval (eq v_16478 v_16480);
      v_16482 <- eval (notBool_ v_16481);
      v_16483 <- eval (extract v_16429 12 13);
      v_16484 <- eval (eq v_16483 (expression.bv_nat 1 1));
      v_16485 <- eval (eq v_16482 v_16484);
      v_16486 <- eval (notBool_ v_16485);
      v_16487 <- eval (extract v_16429 11 12);
      v_16488 <- eval (eq v_16487 (expression.bv_nat 1 1));
      v_16489 <- eval (eq v_16486 v_16488);
      v_16490 <- eval (notBool_ v_16489);
      v_16491 <- eval (extract v_16429 10 11);
      v_16492 <- eval (eq v_16491 (expression.bv_nat 1 1));
      v_16493 <- eval (eq v_16490 v_16492);
      v_16494 <- eval (notBool_ v_16493);
      v_16495 <- eval (extract v_16429 9 10);
      v_16496 <- eval (eq v_16495 (expression.bv_nat 1 1));
      v_16497 <- eval (eq v_16494 v_16496);
      v_16498 <- eval (notBool_ v_16497);
      v_16499 <- eval (notBool_ v_16498);
      v_16500 <- eval (bit_and v_16436 v_16499);
      v_16501 <- getRegister pf;
      v_16502 <- eval (eq v_16501 (expression.bv_nat 1 1));
      v_16503 <- eval (bit_and v_16440 v_16502);
      v_16504 <- eval (bit_or v_16500 v_16503);
      v_16505 <- eval (mux v_16504 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16506 <- eval (eq v_16424 (expression.bv_nat 8 1));
      v_16507 <- eval (eq v_16446 v_16449);
      v_16508 <- eval (notBool_ v_16507);
      v_16509 <- eval (bit_and v_16506 v_16508);
      v_16510 <- eval (notBool_ v_16506);
      v_16511 <- getRegister of;
      v_16512 <- eval (eq v_16511 (expression.bv_nat 1 1));
      v_16513 <- eval (bit_and v_16440 v_16512);
      v_16514 <- eval (bit_or v_16463 v_16513);
      v_16515 <- eval (bit_and v_16510 v_16514);
      v_16516 <- eval (bit_or v_16509 v_16515);
      v_16517 <- eval (mux v_16516 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16517;
      setRegister pf v_16505;
      setRegister af v_16468;
      setRegister zf v_16462;
      setRegister sf v_16455;
      setRegister cf v_16447;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2495 : Mem) => do
      v_16524 <- evaluateAddress v_2495;
      v_16525 <- load v_16524 2;
      v_16526 <- eval (concat (expression.bv_nat 1 0) v_16525);
      v_16527 <- eval (shl v_16526 1);
      v_16528 <- eval (bitwidthMInt v_16526);
      v_16529 <- eval (extract v_16527 0 v_16528);
      v_16530 <- eval (extract v_16529 1 17);
      store v_16524 v_16530 2;
      v_16532 <- eval (extract v_16529 0 1);
      v_16533 <- eval (extract v_16529 1 2);
      v_16534 <- eval (eq v_16530 (expression.bv_nat 16 0));
      v_16535 <- eval (mux v_16534 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16536 <- eval (extract v_16529 16 17);
      v_16537 <- eval (eq v_16536 (expression.bv_nat 1 1));
      v_16538 <- eval (extract v_16529 15 16);
      v_16539 <- eval (eq v_16538 (expression.bv_nat 1 1));
      v_16540 <- eval (eq v_16537 v_16539);
      v_16541 <- eval (notBool_ v_16540);
      v_16542 <- eval (extract v_16529 14 15);
      v_16543 <- eval (eq v_16542 (expression.bv_nat 1 1));
      v_16544 <- eval (eq v_16541 v_16543);
      v_16545 <- eval (notBool_ v_16544);
      v_16546 <- eval (extract v_16529 13 14);
      v_16547 <- eval (eq v_16546 (expression.bv_nat 1 1));
      v_16548 <- eval (eq v_16545 v_16547);
      v_16549 <- eval (notBool_ v_16548);
      v_16550 <- eval (extract v_16529 12 13);
      v_16551 <- eval (eq v_16550 (expression.bv_nat 1 1));
      v_16552 <- eval (eq v_16549 v_16551);
      v_16553 <- eval (notBool_ v_16552);
      v_16554 <- eval (extract v_16529 11 12);
      v_16555 <- eval (eq v_16554 (expression.bv_nat 1 1));
      v_16556 <- eval (eq v_16553 v_16555);
      v_16557 <- eval (notBool_ v_16556);
      v_16558 <- eval (extract v_16529 10 11);
      v_16559 <- eval (eq v_16558 (expression.bv_nat 1 1));
      v_16560 <- eval (eq v_16557 v_16559);
      v_16561 <- eval (notBool_ v_16560);
      v_16562 <- eval (extract v_16529 9 10);
      v_16563 <- eval (eq v_16562 (expression.bv_nat 1 1));
      v_16564 <- eval (eq v_16561 v_16563);
      v_16565 <- eval (notBool_ v_16564);
      v_16566 <- eval (notBool_ v_16565);
      v_16567 <- eval (mux v_16566 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16568 <- eval (eq v_16532 (expression.bv_nat 1 1));
      v_16569 <- eval (eq v_16533 (expression.bv_nat 1 1));
      v_16570 <- eval (eq v_16568 v_16569);
      v_16571 <- eval (notBool_ v_16570);
      v_16572 <- eval (mux v_16571 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16572;
      setRegister pf v_16567;
      setRegister af undef;
      setRegister zf v_16535;
      setRegister sf v_16533;
      setRegister cf v_16532;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2495 : Mem) => do
      v_16579 <- evaluateAddress v_2495;
      v_16580 <- load v_16579 2;
      v_16581 <- eval (concat (expression.bv_nat 1 0) v_16580);
      v_16582 <- eval (shl v_16581 1);
      v_16583 <- eval (bitwidthMInt v_16581);
      v_16584 <- eval (extract v_16582 0 v_16583);
      v_16585 <- eval (extract v_16584 1 17);
      store v_16579 v_16585 2;
      v_16587 <- eval (extract v_16584 0 1);
      v_16588 <- eval (eq v_16587 (expression.bv_nat 1 1));
      v_16589 <- eval (mux v_16588 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16590 <- eval (extract v_16584 1 2);
      v_16591 <- eval (eq v_16590 (expression.bv_nat 1 1));
      v_16592 <- eval (mux v_16591 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16593 <- eval (eq v_16585 (expression.bv_nat 16 0));
      v_16594 <- eval (mux v_16593 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16595 <- eval (extract v_16584 16 17);
      v_16596 <- eval (eq v_16595 (expression.bv_nat 1 1));
      v_16597 <- eval (extract v_16584 15 16);
      v_16598 <- eval (eq v_16597 (expression.bv_nat 1 1));
      v_16599 <- eval (eq v_16596 v_16598);
      v_16600 <- eval (notBool_ v_16599);
      v_16601 <- eval (extract v_16584 14 15);
      v_16602 <- eval (eq v_16601 (expression.bv_nat 1 1));
      v_16603 <- eval (eq v_16600 v_16602);
      v_16604 <- eval (notBool_ v_16603);
      v_16605 <- eval (extract v_16584 13 14);
      v_16606 <- eval (eq v_16605 (expression.bv_nat 1 1));
      v_16607 <- eval (eq v_16604 v_16606);
      v_16608 <- eval (notBool_ v_16607);
      v_16609 <- eval (extract v_16584 12 13);
      v_16610 <- eval (eq v_16609 (expression.bv_nat 1 1));
      v_16611 <- eval (eq v_16608 v_16610);
      v_16612 <- eval (notBool_ v_16611);
      v_16613 <- eval (extract v_16584 11 12);
      v_16614 <- eval (eq v_16613 (expression.bv_nat 1 1));
      v_16615 <- eval (eq v_16612 v_16614);
      v_16616 <- eval (notBool_ v_16615);
      v_16617 <- eval (extract v_16584 10 11);
      v_16618 <- eval (eq v_16617 (expression.bv_nat 1 1));
      v_16619 <- eval (eq v_16616 v_16618);
      v_16620 <- eval (notBool_ v_16619);
      v_16621 <- eval (extract v_16584 9 10);
      v_16622 <- eval (eq v_16621 (expression.bv_nat 1 1));
      v_16623 <- eval (eq v_16620 v_16622);
      v_16624 <- eval (notBool_ v_16623);
      v_16625 <- eval (notBool_ v_16624);
      v_16626 <- eval (mux v_16625 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16627 <- eval (eq v_16588 v_16591);
      v_16628 <- eval (notBool_ v_16627);
      v_16629 <- eval (mux v_16628 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16629;
      setRegister pf v_16626;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_16594;
      setRegister sf v_16592;
      setRegister cf v_16589;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2502 : Mem) => do
      v_16638 <- evaluateAddress v_2502;
      v_16639 <- load v_16638 2;
      v_16640 <- eval (concat (expression.bv_nat 1 0) v_16639);
      v_16641 <- eval (shl v_16640 1);
      v_16642 <- eval (bitwidthMInt v_16640);
      v_16643 <- eval (extract v_16641 0 v_16642);
      v_16644 <- eval (extract v_16643 1 17);
      store v_16638 v_16644 2;
      v_16646 <- eval (extract v_16643 0 1);
      v_16647 <- eval (eq v_16646 (expression.bv_nat 1 1));
      v_16648 <- eval (mux v_16647 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16649 <- eval (extract v_16643 1 2);
      v_16650 <- eval (eq v_16649 (expression.bv_nat 1 1));
      v_16651 <- eval (mux v_16650 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16652 <- eval (eq v_16644 (expression.bv_nat 16 0));
      v_16653 <- eval (mux v_16652 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16654 <- eval (extract v_16643 16 17);
      v_16655 <- eval (eq v_16654 (expression.bv_nat 1 1));
      v_16656 <- eval (extract v_16643 15 16);
      v_16657 <- eval (eq v_16656 (expression.bv_nat 1 1));
      v_16658 <- eval (eq v_16655 v_16657);
      v_16659 <- eval (notBool_ v_16658);
      v_16660 <- eval (extract v_16643 14 15);
      v_16661 <- eval (eq v_16660 (expression.bv_nat 1 1));
      v_16662 <- eval (eq v_16659 v_16661);
      v_16663 <- eval (notBool_ v_16662);
      v_16664 <- eval (extract v_16643 13 14);
      v_16665 <- eval (eq v_16664 (expression.bv_nat 1 1));
      v_16666 <- eval (eq v_16663 v_16665);
      v_16667 <- eval (notBool_ v_16666);
      v_16668 <- eval (extract v_16643 12 13);
      v_16669 <- eval (eq v_16668 (expression.bv_nat 1 1));
      v_16670 <- eval (eq v_16667 v_16669);
      v_16671 <- eval (notBool_ v_16670);
      v_16672 <- eval (extract v_16643 11 12);
      v_16673 <- eval (eq v_16672 (expression.bv_nat 1 1));
      v_16674 <- eval (eq v_16671 v_16673);
      v_16675 <- eval (notBool_ v_16674);
      v_16676 <- eval (extract v_16643 10 11);
      v_16677 <- eval (eq v_16676 (expression.bv_nat 1 1));
      v_16678 <- eval (eq v_16675 v_16677);
      v_16679 <- eval (notBool_ v_16678);
      v_16680 <- eval (extract v_16643 9 10);
      v_16681 <- eval (eq v_16680 (expression.bv_nat 1 1));
      v_16682 <- eval (eq v_16679 v_16681);
      v_16683 <- eval (notBool_ v_16682);
      v_16684 <- eval (notBool_ v_16683);
      v_16685 <- eval (mux v_16684 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16686 <- eval (eq v_16647 v_16650);
      v_16687 <- eval (notBool_ v_16686);
      v_16688 <- eval (mux v_16687 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16688;
      setRegister pf v_16685;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_16653;
      setRegister sf v_16651;
      setRegister cf v_16648;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2502 : Mem) => do
      v_16695 <- evaluateAddress v_2502;
      v_16696 <- load v_16695 2;
      v_16697 <- eval (concat (expression.bv_nat 1 0) v_16696);
      v_16698 <- eval (shl v_16697 1);
      v_16699 <- eval (bitwidthMInt v_16697);
      v_16700 <- eval (extract v_16698 0 v_16699);
      v_16701 <- eval (extract v_16700 1 17);
      store v_16695 v_16701 2;
      v_16703 <- eval (extract v_16700 0 1);
      v_16704 <- eval (extract v_16700 1 2);
      v_16705 <- eval (eq v_16701 (expression.bv_nat 16 0));
      v_16706 <- eval (mux v_16705 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16707 <- eval (extract v_16700 16 17);
      v_16708 <- eval (eq v_16707 (expression.bv_nat 1 1));
      v_16709 <- eval (extract v_16700 15 16);
      v_16710 <- eval (eq v_16709 (expression.bv_nat 1 1));
      v_16711 <- eval (eq v_16708 v_16710);
      v_16712 <- eval (notBool_ v_16711);
      v_16713 <- eval (extract v_16700 14 15);
      v_16714 <- eval (eq v_16713 (expression.bv_nat 1 1));
      v_16715 <- eval (eq v_16712 v_16714);
      v_16716 <- eval (notBool_ v_16715);
      v_16717 <- eval (extract v_16700 13 14);
      v_16718 <- eval (eq v_16717 (expression.bv_nat 1 1));
      v_16719 <- eval (eq v_16716 v_16718);
      v_16720 <- eval (notBool_ v_16719);
      v_16721 <- eval (extract v_16700 12 13);
      v_16722 <- eval (eq v_16721 (expression.bv_nat 1 1));
      v_16723 <- eval (eq v_16720 v_16722);
      v_16724 <- eval (notBool_ v_16723);
      v_16725 <- eval (extract v_16700 11 12);
      v_16726 <- eval (eq v_16725 (expression.bv_nat 1 1));
      v_16727 <- eval (eq v_16724 v_16726);
      v_16728 <- eval (notBool_ v_16727);
      v_16729 <- eval (extract v_16700 10 11);
      v_16730 <- eval (eq v_16729 (expression.bv_nat 1 1));
      v_16731 <- eval (eq v_16728 v_16730);
      v_16732 <- eval (notBool_ v_16731);
      v_16733 <- eval (extract v_16700 9 10);
      v_16734 <- eval (eq v_16733 (expression.bv_nat 1 1));
      v_16735 <- eval (eq v_16732 v_16734);
      v_16736 <- eval (notBool_ v_16735);
      v_16737 <- eval (notBool_ v_16736);
      v_16738 <- eval (mux v_16737 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16739 <- eval (eq v_16703 (expression.bv_nat 1 1));
      v_16740 <- eval (eq v_16704 (expression.bv_nat 1 1));
      v_16741 <- eval (eq v_16739 v_16740);
      v_16742 <- eval (notBool_ v_16741);
      v_16743 <- eval (mux v_16742 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16743;
      setRegister pf v_16738;
      setRegister af undef;
      setRegister zf v_16706;
      setRegister sf v_16704;
      setRegister cf v_16703;
      pure ()
    pat_end;
    pattern fun (v_2499 : Mem) => do
      v_21417 <- evaluateAddress v_2499;
      v_21418 <- load v_21417 2;
      v_21419 <- eval (concat (expression.bv_nat 1 0) v_21418);
      v_21420 <- eval (shl v_21419 1);
      v_21421 <- eval (bitwidthMInt v_21419);
      v_21422 <- eval (extract v_21420 0 v_21421);
      v_21423 <- eval (extract v_21422 1 17);
      store v_21417 v_21423 2;
      v_21425 <- eval (extract v_21422 0 1);
      v_21426 <- eval (eq v_21425 (expression.bv_nat 1 1));
      v_21427 <- eval (mux v_21426 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21428 <- eval (extract v_21422 1 2);
      v_21429 <- eval (eq v_21428 (expression.bv_nat 1 1));
      v_21430 <- eval (mux v_21429 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21431 <- eval (eq v_21423 (expression.bv_nat 16 0));
      v_21432 <- eval (mux v_21431 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21433 <- eval (extract v_21422 16 17);
      v_21434 <- eval (eq v_21433 (expression.bv_nat 1 1));
      v_21435 <- eval (extract v_21422 15 16);
      v_21436 <- eval (eq v_21435 (expression.bv_nat 1 1));
      v_21437 <- eval (eq v_21434 v_21436);
      v_21438 <- eval (notBool_ v_21437);
      v_21439 <- eval (extract v_21422 14 15);
      v_21440 <- eval (eq v_21439 (expression.bv_nat 1 1));
      v_21441 <- eval (eq v_21438 v_21440);
      v_21442 <- eval (notBool_ v_21441);
      v_21443 <- eval (extract v_21422 13 14);
      v_21444 <- eval (eq v_21443 (expression.bv_nat 1 1));
      v_21445 <- eval (eq v_21442 v_21444);
      v_21446 <- eval (notBool_ v_21445);
      v_21447 <- eval (extract v_21422 12 13);
      v_21448 <- eval (eq v_21447 (expression.bv_nat 1 1));
      v_21449 <- eval (eq v_21446 v_21448);
      v_21450 <- eval (notBool_ v_21449);
      v_21451 <- eval (extract v_21422 11 12);
      v_21452 <- eval (eq v_21451 (expression.bv_nat 1 1));
      v_21453 <- eval (eq v_21450 v_21452);
      v_21454 <- eval (notBool_ v_21453);
      v_21455 <- eval (extract v_21422 10 11);
      v_21456 <- eval (eq v_21455 (expression.bv_nat 1 1));
      v_21457 <- eval (eq v_21454 v_21456);
      v_21458 <- eval (notBool_ v_21457);
      v_21459 <- eval (extract v_21422 9 10);
      v_21460 <- eval (eq v_21459 (expression.bv_nat 1 1));
      v_21461 <- eval (eq v_21458 v_21460);
      v_21462 <- eval (notBool_ v_21461);
      v_21463 <- eval (notBool_ v_21462);
      v_21464 <- eval (mux v_21463 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21465 <- eval (eq v_21426 v_21429);
      v_21466 <- eval (notBool_ v_21465);
      v_21467 <- eval (mux v_21466 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21467;
      setRegister pf v_21464;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_21432;
      setRegister sf v_21430;
      setRegister cf v_21427;
      pure ()
    pat_end;
    pattern fun (v_2499 : Mem) => do
      v_21474 <- evaluateAddress v_2499;
      v_21475 <- load v_21474 2;
      v_21476 <- eval (concat (expression.bv_nat 1 0) v_21475);
      v_21477 <- eval (shl v_21476 1);
      v_21478 <- eval (bitwidthMInt v_21476);
      v_21479 <- eval (extract v_21477 0 v_21478);
      v_21480 <- eval (extract v_21479 1 17);
      store v_21474 v_21480 2;
      v_21482 <- eval (extract v_21479 0 1);
      v_21483 <- eval (extract v_21479 1 2);
      v_21484 <- eval (eq v_21480 (expression.bv_nat 16 0));
      v_21485 <- eval (mux v_21484 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21486 <- eval (extract v_21479 16 17);
      v_21487 <- eval (eq v_21486 (expression.bv_nat 1 1));
      v_21488 <- eval (extract v_21479 15 16);
      v_21489 <- eval (eq v_21488 (expression.bv_nat 1 1));
      v_21490 <- eval (eq v_21487 v_21489);
      v_21491 <- eval (notBool_ v_21490);
      v_21492 <- eval (extract v_21479 14 15);
      v_21493 <- eval (eq v_21492 (expression.bv_nat 1 1));
      v_21494 <- eval (eq v_21491 v_21493);
      v_21495 <- eval (notBool_ v_21494);
      v_21496 <- eval (extract v_21479 13 14);
      v_21497 <- eval (eq v_21496 (expression.bv_nat 1 1));
      v_21498 <- eval (eq v_21495 v_21497);
      v_21499 <- eval (notBool_ v_21498);
      v_21500 <- eval (extract v_21479 12 13);
      v_21501 <- eval (eq v_21500 (expression.bv_nat 1 1));
      v_21502 <- eval (eq v_21499 v_21501);
      v_21503 <- eval (notBool_ v_21502);
      v_21504 <- eval (extract v_21479 11 12);
      v_21505 <- eval (eq v_21504 (expression.bv_nat 1 1));
      v_21506 <- eval (eq v_21503 v_21505);
      v_21507 <- eval (notBool_ v_21506);
      v_21508 <- eval (extract v_21479 10 11);
      v_21509 <- eval (eq v_21508 (expression.bv_nat 1 1));
      v_21510 <- eval (eq v_21507 v_21509);
      v_21511 <- eval (notBool_ v_21510);
      v_21512 <- eval (extract v_21479 9 10);
      v_21513 <- eval (eq v_21512 (expression.bv_nat 1 1));
      v_21514 <- eval (eq v_21511 v_21513);
      v_21515 <- eval (notBool_ v_21514);
      v_21516 <- eval (notBool_ v_21515);
      v_21517 <- eval (mux v_21516 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21518 <- eval (eq v_21482 (expression.bv_nat 1 1));
      v_21519 <- eval (eq v_21483 (expression.bv_nat 1 1));
      v_21520 <- eval (eq v_21518 v_21519);
      v_21521 <- eval (notBool_ v_21520);
      v_21522 <- eval (mux v_21521 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_21522;
      setRegister pf v_21517;
      setRegister af undef;
      setRegister zf v_21485;
      setRegister sf v_21483;
      setRegister cf v_21482;
      pure ()
    pat_end
def sarb1 : instruction :=
  definst "sarb" $ do
    pattern fun cl (v_2534 : reg (bv 8)) => do
      v_5422 <- getRegister rcx;
      v_5423 <- eval (extract v_5422 56 64);
      v_5424 <- eval (bv_and v_5423 (expression.bv_nat 8 31));
      v_5425 <- eval (eq v_5424 (expression.bv_nat 8 0));
      v_5426 <- eval (notBool_ v_5425);
      v_5427 <- getRegister v_2534;
      v_5428 <- eval (concat v_5427 (expression.bv_nat 1 0));
      v_5429 <- eval (bitwidthMInt v_5428);
      v_5430 <- eval (svalueMInt v_5428);
      v_5431 <- eval (mi v_5429 v_5430);
      v_5432 <- eval (concat (expression.bv_nat 1 0) v_5424);
      v_5433 <- eval (uvalueMInt v_5432);
      v_5434 <- eval (ashr v_5431 v_5433);
      v_5435 <- eval (extract v_5434 8 9);
      v_5436 <- eval (eq v_5435 (expression.bv_nat 1 1));
      v_5437 <- eval (bit_and v_5426 v_5436);
      v_5438 <- eval (notBool_ v_5426);
      v_5439 <- getRegister cf;
      v_5440 <- eval (eq v_5439 (expression.bv_nat 1 1));
      v_5441 <- eval (bit_and v_5438 v_5440);
      v_5442 <- eval (bit_or v_5437 v_5441);
      v_5443 <- eval (mux v_5442 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5444 <- eval (extract v_5434 0 1);
      v_5445 <- eval (eq v_5444 (expression.bv_nat 1 1));
      v_5446 <- eval (bit_and v_5426 v_5445);
      v_5447 <- getRegister sf;
      v_5448 <- eval (eq v_5447 (expression.bv_nat 1 1));
      v_5449 <- eval (bit_and v_5438 v_5448);
      v_5450 <- eval (bit_or v_5446 v_5449);
      v_5451 <- eval (mux v_5450 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5452 <- eval (extract v_5434 0 8);
      v_5453 <- eval (eq v_5452 (expression.bv_nat 8 0));
      v_5454 <- eval (bit_and v_5426 v_5453);
      v_5455 <- getRegister zf;
      v_5456 <- eval (eq v_5455 (expression.bv_nat 1 1));
      v_5457 <- eval (bit_and v_5438 v_5456);
      v_5458 <- eval (bit_or v_5454 v_5457);
      v_5459 <- eval (mux v_5458 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5460 <- eval (bit_and v_5426 undef);
      v_5461 <- getRegister af;
      v_5462 <- eval (eq v_5461 (expression.bv_nat 1 1));
      v_5463 <- eval (bit_and v_5438 v_5462);
      v_5464 <- eval (bit_or v_5460 v_5463);
      v_5465 <- eval (mux v_5464 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5466 <- eval (extract v_5434 7 8);
      v_5467 <- eval (eq v_5466 (expression.bv_nat 1 1));
      v_5468 <- eval (extract v_5434 6 7);
      v_5469 <- eval (eq v_5468 (expression.bv_nat 1 1));
      v_5470 <- eval (eq v_5467 v_5469);
      v_5471 <- eval (notBool_ v_5470);
      v_5472 <- eval (extract v_5434 5 6);
      v_5473 <- eval (eq v_5472 (expression.bv_nat 1 1));
      v_5474 <- eval (eq v_5471 v_5473);
      v_5475 <- eval (notBool_ v_5474);
      v_5476 <- eval (extract v_5434 4 5);
      v_5477 <- eval (eq v_5476 (expression.bv_nat 1 1));
      v_5478 <- eval (eq v_5475 v_5477);
      v_5479 <- eval (notBool_ v_5478);
      v_5480 <- eval (extract v_5434 3 4);
      v_5481 <- eval (eq v_5480 (expression.bv_nat 1 1));
      v_5482 <- eval (eq v_5479 v_5481);
      v_5483 <- eval (notBool_ v_5482);
      v_5484 <- eval (extract v_5434 2 3);
      v_5485 <- eval (eq v_5484 (expression.bv_nat 1 1));
      v_5486 <- eval (eq v_5483 v_5485);
      v_5487 <- eval (notBool_ v_5486);
      v_5488 <- eval (extract v_5434 1 2);
      v_5489 <- eval (eq v_5488 (expression.bv_nat 1 1));
      v_5490 <- eval (eq v_5487 v_5489);
      v_5491 <- eval (notBool_ v_5490);
      v_5492 <- eval (eq v_5491 v_5445);
      v_5493 <- eval (notBool_ v_5492);
      v_5494 <- eval (notBool_ v_5493);
      v_5495 <- eval (bit_and v_5426 v_5494);
      v_5496 <- getRegister pf;
      v_5497 <- eval (eq v_5496 (expression.bv_nat 1 1));
      v_5498 <- eval (bit_and v_5438 v_5497);
      v_5499 <- eval (bit_or v_5495 v_5498);
      v_5500 <- eval (mux v_5499 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5501 <- eval (eq v_5424 (expression.bv_nat 8 1));
      v_5502 <- eval (notBool_ v_5501);
      v_5503 <- getRegister of;
      v_5504 <- eval (eq v_5503 (expression.bv_nat 1 1));
      v_5505 <- eval (bit_and v_5438 v_5504);
      v_5506 <- eval (bit_or v_5460 v_5505);
      v_5507 <- eval (bit_and v_5502 v_5506);
      v_5508 <- eval (mux v_5507 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2534) v_5452;
      setRegister of v_5508;
      setRegister pf v_5500;
      setRegister af v_5465;
      setRegister zf v_5459;
      setRegister sf v_5451;
      setRegister cf v_5443;
      pure ()
    pat_end;
    pattern fun (v_2539 : imm int) (v_2538 : reg (bv 8)) => do
      v_5516 <- eval (handleImmediateWithSignExtend v_2539 8 8);
      v_5517 <- eval (bv_and v_5516 (expression.bv_nat 8 31));
      v_5518 <- eval (eq v_5517 (expression.bv_nat 8 0));
      v_5519 <- eval (notBool_ v_5518);
      v_5520 <- getRegister v_2538;
      v_5521 <- eval (concat v_5520 (expression.bv_nat 1 0));
      v_5522 <- eval (bitwidthMInt v_5521);
      v_5523 <- eval (svalueMInt v_5521);
      v_5524 <- eval (mi v_5522 v_5523);
      v_5525 <- eval (concat (expression.bv_nat 1 0) v_5517);
      v_5526 <- eval (uvalueMInt v_5525);
      v_5527 <- eval (ashr v_5524 v_5526);
      v_5528 <- eval (extract v_5527 8 9);
      v_5529 <- eval (eq v_5528 (expression.bv_nat 1 1));
      v_5530 <- eval (bit_and v_5519 v_5529);
      v_5531 <- eval (notBool_ v_5519);
      v_5532 <- getRegister cf;
      v_5533 <- eval (eq v_5532 (expression.bv_nat 1 1));
      v_5534 <- eval (bit_and v_5531 v_5533);
      v_5535 <- eval (bit_or v_5530 v_5534);
      v_5536 <- eval (mux v_5535 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5537 <- eval (extract v_5527 0 1);
      v_5538 <- eval (eq v_5537 (expression.bv_nat 1 1));
      v_5539 <- eval (bit_and v_5519 v_5538);
      v_5540 <- getRegister sf;
      v_5541 <- eval (eq v_5540 (expression.bv_nat 1 1));
      v_5542 <- eval (bit_and v_5531 v_5541);
      v_5543 <- eval (bit_or v_5539 v_5542);
      v_5544 <- eval (mux v_5543 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5545 <- eval (extract v_5527 0 8);
      v_5546 <- eval (eq v_5545 (expression.bv_nat 8 0));
      v_5547 <- eval (bit_and v_5519 v_5546);
      v_5548 <- getRegister zf;
      v_5549 <- eval (eq v_5548 (expression.bv_nat 1 1));
      v_5550 <- eval (bit_and v_5531 v_5549);
      v_5551 <- eval (bit_or v_5547 v_5550);
      v_5552 <- eval (mux v_5551 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5553 <- eval (bit_and v_5519 undef);
      v_5554 <- getRegister af;
      v_5555 <- eval (eq v_5554 (expression.bv_nat 1 1));
      v_5556 <- eval (bit_and v_5531 v_5555);
      v_5557 <- eval (bit_or v_5553 v_5556);
      v_5558 <- eval (mux v_5557 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5559 <- eval (extract v_5527 7 8);
      v_5560 <- eval (eq v_5559 (expression.bv_nat 1 1));
      v_5561 <- eval (extract v_5527 6 7);
      v_5562 <- eval (eq v_5561 (expression.bv_nat 1 1));
      v_5563 <- eval (eq v_5560 v_5562);
      v_5564 <- eval (notBool_ v_5563);
      v_5565 <- eval (extract v_5527 5 6);
      v_5566 <- eval (eq v_5565 (expression.bv_nat 1 1));
      v_5567 <- eval (eq v_5564 v_5566);
      v_5568 <- eval (notBool_ v_5567);
      v_5569 <- eval (extract v_5527 4 5);
      v_5570 <- eval (eq v_5569 (expression.bv_nat 1 1));
      v_5571 <- eval (eq v_5568 v_5570);
      v_5572 <- eval (notBool_ v_5571);
      v_5573 <- eval (extract v_5527 3 4);
      v_5574 <- eval (eq v_5573 (expression.bv_nat 1 1));
      v_5575 <- eval (eq v_5572 v_5574);
      v_5576 <- eval (notBool_ v_5575);
      v_5577 <- eval (extract v_5527 2 3);
      v_5578 <- eval (eq v_5577 (expression.bv_nat 1 1));
      v_5579 <- eval (eq v_5576 v_5578);
      v_5580 <- eval (notBool_ v_5579);
      v_5581 <- eval (extract v_5527 1 2);
      v_5582 <- eval (eq v_5581 (expression.bv_nat 1 1));
      v_5583 <- eval (eq v_5580 v_5582);
      v_5584 <- eval (notBool_ v_5583);
      v_5585 <- eval (eq v_5584 v_5538);
      v_5586 <- eval (notBool_ v_5585);
      v_5587 <- eval (notBool_ v_5586);
      v_5588 <- eval (bit_and v_5519 v_5587);
      v_5589 <- getRegister pf;
      v_5590 <- eval (eq v_5589 (expression.bv_nat 1 1));
      v_5591 <- eval (bit_and v_5531 v_5590);
      v_5592 <- eval (bit_or v_5588 v_5591);
      v_5593 <- eval (mux v_5592 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5594 <- eval (eq v_5517 (expression.bv_nat 8 1));
      v_5595 <- eval (notBool_ v_5594);
      v_5596 <- getRegister of;
      v_5597 <- eval (eq v_5596 (expression.bv_nat 1 1));
      v_5598 <- eval (bit_and v_5531 v_5597);
      v_5599 <- eval (bit_or v_5553 v_5598);
      v_5600 <- eval (bit_and v_5595 v_5599);
      v_5601 <- eval (mux v_5600 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2538) v_5545;
      setRegister of v_5601;
      setRegister pf v_5593;
      setRegister af v_5558;
      setRegister zf v_5552;
      setRegister sf v_5544;
      setRegister cf v_5536;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2546 : reg (bv 8)) => do
      v_5611 <- getRegister v_2546;
      v_5612 <- eval (concat v_5611 (expression.bv_nat 1 0));
      v_5613 <- eval (bitwidthMInt v_5612);
      v_5614 <- eval (svalueMInt v_5612);
      v_5615 <- eval (mi v_5613 v_5614);
      v_5616 <- eval (ashr v_5615 1);
      v_5617 <- eval (extract v_5616 8 9);
      v_5618 <- eval (extract v_5616 0 1);
      v_5619 <- eval (extract v_5616 0 8);
      v_5620 <- eval (eq v_5619 (expression.bv_nat 8 0));
      v_5621 <- eval (mux v_5620 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5622 <- eval (extract v_5616 7 8);
      v_5623 <- eval (eq v_5622 (expression.bv_nat 1 1));
      v_5624 <- eval (extract v_5616 6 7);
      v_5625 <- eval (eq v_5624 (expression.bv_nat 1 1));
      v_5626 <- eval (eq v_5623 v_5625);
      v_5627 <- eval (notBool_ v_5626);
      v_5628 <- eval (extract v_5616 5 6);
      v_5629 <- eval (eq v_5628 (expression.bv_nat 1 1));
      v_5630 <- eval (eq v_5627 v_5629);
      v_5631 <- eval (notBool_ v_5630);
      v_5632 <- eval (extract v_5616 4 5);
      v_5633 <- eval (eq v_5632 (expression.bv_nat 1 1));
      v_5634 <- eval (eq v_5631 v_5633);
      v_5635 <- eval (notBool_ v_5634);
      v_5636 <- eval (extract v_5616 3 4);
      v_5637 <- eval (eq v_5636 (expression.bv_nat 1 1));
      v_5638 <- eval (eq v_5635 v_5637);
      v_5639 <- eval (notBool_ v_5638);
      v_5640 <- eval (extract v_5616 2 3);
      v_5641 <- eval (eq v_5640 (expression.bv_nat 1 1));
      v_5642 <- eval (eq v_5639 v_5641);
      v_5643 <- eval (notBool_ v_5642);
      v_5644 <- eval (extract v_5616 1 2);
      v_5645 <- eval (eq v_5644 (expression.bv_nat 1 1));
      v_5646 <- eval (eq v_5643 v_5645);
      v_5647 <- eval (notBool_ v_5646);
      v_5648 <- eval (eq v_5618 (expression.bv_nat 1 1));
      v_5649 <- eval (eq v_5647 v_5648);
      v_5650 <- eval (notBool_ v_5649);
      v_5651 <- eval (notBool_ v_5650);
      v_5652 <- eval (mux v_5651 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2546) v_5619;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_5652;
      setRegister af undef;
      setRegister zf v_5621;
      setRegister sf v_5618;
      setRegister cf v_5617;
      pure ()
    pat_end;
    pattern fun cl (v_2550 : reg (bv 8)) => do
      v_5660 <- getRegister rcx;
      v_5661 <- eval (extract v_5660 56 64);
      v_5662 <- eval (bv_and v_5661 (expression.bv_nat 8 31));
      v_5663 <- eval (eq v_5662 (expression.bv_nat 8 0));
      v_5664 <- eval (notBool_ v_5663);
      v_5665 <- getRegister v_2550;
      v_5666 <- eval (concat v_5665 (expression.bv_nat 1 0));
      v_5667 <- eval (bitwidthMInt v_5666);
      v_5668 <- eval (svalueMInt v_5666);
      v_5669 <- eval (mi v_5667 v_5668);
      v_5670 <- eval (concat (expression.bv_nat 1 0) v_5662);
      v_5671 <- eval (uvalueMInt v_5670);
      v_5672 <- eval (ashr v_5669 v_5671);
      v_5673 <- eval (extract v_5672 8 9);
      v_5674 <- eval (eq v_5673 (expression.bv_nat 1 1));
      v_5675 <- eval (bit_and v_5664 v_5674);
      v_5676 <- eval (notBool_ v_5664);
      v_5677 <- getRegister cf;
      v_5678 <- eval (eq v_5677 (expression.bv_nat 1 1));
      v_5679 <- eval (bit_and v_5676 v_5678);
      v_5680 <- eval (bit_or v_5675 v_5679);
      v_5681 <- eval (mux v_5680 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5682 <- eval (extract v_5672 0 1);
      v_5683 <- eval (eq v_5682 (expression.bv_nat 1 1));
      v_5684 <- eval (bit_and v_5664 v_5683);
      v_5685 <- getRegister sf;
      v_5686 <- eval (eq v_5685 (expression.bv_nat 1 1));
      v_5687 <- eval (bit_and v_5676 v_5686);
      v_5688 <- eval (bit_or v_5684 v_5687);
      v_5689 <- eval (mux v_5688 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5690 <- eval (bit_and v_5664 undef);
      v_5691 <- getRegister af;
      v_5692 <- eval (eq v_5691 (expression.bv_nat 1 1));
      v_5693 <- eval (bit_and v_5676 v_5692);
      v_5694 <- eval (bit_or v_5690 v_5693);
      v_5695 <- eval (mux v_5694 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5696 <- eval (extract v_5672 0 8);
      v_5697 <- eval (eq v_5696 (expression.bv_nat 8 0));
      v_5698 <- eval (bit_and v_5664 v_5697);
      v_5699 <- getRegister zf;
      v_5700 <- eval (eq v_5699 (expression.bv_nat 1 1));
      v_5701 <- eval (bit_and v_5676 v_5700);
      v_5702 <- eval (bit_or v_5698 v_5701);
      v_5703 <- eval (mux v_5702 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5704 <- eval (extract v_5672 7 8);
      v_5705 <- eval (eq v_5704 (expression.bv_nat 1 1));
      v_5706 <- eval (extract v_5672 6 7);
      v_5707 <- eval (eq v_5706 (expression.bv_nat 1 1));
      v_5708 <- eval (eq v_5705 v_5707);
      v_5709 <- eval (notBool_ v_5708);
      v_5710 <- eval (extract v_5672 5 6);
      v_5711 <- eval (eq v_5710 (expression.bv_nat 1 1));
      v_5712 <- eval (eq v_5709 v_5711);
      v_5713 <- eval (notBool_ v_5712);
      v_5714 <- eval (extract v_5672 4 5);
      v_5715 <- eval (eq v_5714 (expression.bv_nat 1 1));
      v_5716 <- eval (eq v_5713 v_5715);
      v_5717 <- eval (notBool_ v_5716);
      v_5718 <- eval (extract v_5672 3 4);
      v_5719 <- eval (eq v_5718 (expression.bv_nat 1 1));
      v_5720 <- eval (eq v_5717 v_5719);
      v_5721 <- eval (notBool_ v_5720);
      v_5722 <- eval (extract v_5672 2 3);
      v_5723 <- eval (eq v_5722 (expression.bv_nat 1 1));
      v_5724 <- eval (eq v_5721 v_5723);
      v_5725 <- eval (notBool_ v_5724);
      v_5726 <- eval (extract v_5672 1 2);
      v_5727 <- eval (eq v_5726 (expression.bv_nat 1 1));
      v_5728 <- eval (eq v_5725 v_5727);
      v_5729 <- eval (notBool_ v_5728);
      v_5730 <- eval (eq v_5729 v_5683);
      v_5731 <- eval (notBool_ v_5730);
      v_5732 <- eval (notBool_ v_5731);
      v_5733 <- eval (bit_and v_5664 v_5732);
      v_5734 <- getRegister pf;
      v_5735 <- eval (eq v_5734 (expression.bv_nat 1 1));
      v_5736 <- eval (bit_and v_5676 v_5735);
      v_5737 <- eval (bit_or v_5733 v_5736);
      v_5738 <- eval (mux v_5737 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5739 <- eval (eq v_5662 (expression.bv_nat 8 1));
      v_5740 <- eval (notBool_ v_5739);
      v_5741 <- getRegister of;
      v_5742 <- eval (eq v_5741 (expression.bv_nat 1 1));
      v_5743 <- eval (bit_and v_5676 v_5742);
      v_5744 <- eval (bit_or v_5690 v_5743);
      v_5745 <- eval (bit_and v_5740 v_5744);
      v_5746 <- eval (mux v_5745 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2550) v_5696;
      setRegister of v_5746;
      setRegister pf v_5738;
      setRegister zf v_5703;
      setRegister af v_5695;
      setRegister sf v_5689;
      setRegister cf v_5681;
      pure ()
    pat_end;
    pattern fun (v_2555 : imm int) (v_2554 : reg (bv 8)) => do
      v_5754 <- eval (handleImmediateWithSignExtend v_2555 8 8);
      v_5755 <- eval (bv_and v_5754 (expression.bv_nat 8 31));
      v_5756 <- eval (eq v_5755 (expression.bv_nat 8 0));
      v_5757 <- eval (notBool_ v_5756);
      v_5758 <- getRegister v_2554;
      v_5759 <- eval (concat v_5758 (expression.bv_nat 1 0));
      v_5760 <- eval (bitwidthMInt v_5759);
      v_5761 <- eval (svalueMInt v_5759);
      v_5762 <- eval (mi v_5760 v_5761);
      v_5763 <- eval (concat (expression.bv_nat 1 0) v_5755);
      v_5764 <- eval (uvalueMInt v_5763);
      v_5765 <- eval (ashr v_5762 v_5764);
      v_5766 <- eval (extract v_5765 8 9);
      v_5767 <- eval (eq v_5766 (expression.bv_nat 1 1));
      v_5768 <- eval (bit_and v_5757 v_5767);
      v_5769 <- eval (notBool_ v_5757);
      v_5770 <- getRegister cf;
      v_5771 <- eval (eq v_5770 (expression.bv_nat 1 1));
      v_5772 <- eval (bit_and v_5769 v_5771);
      v_5773 <- eval (bit_or v_5768 v_5772);
      v_5774 <- eval (mux v_5773 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5775 <- eval (extract v_5765 0 1);
      v_5776 <- eval (eq v_5775 (expression.bv_nat 1 1));
      v_5777 <- eval (bit_and v_5757 v_5776);
      v_5778 <- getRegister sf;
      v_5779 <- eval (eq v_5778 (expression.bv_nat 1 1));
      v_5780 <- eval (bit_and v_5769 v_5779);
      v_5781 <- eval (bit_or v_5777 v_5780);
      v_5782 <- eval (mux v_5781 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5783 <- eval (bit_and v_5757 undef);
      v_5784 <- getRegister af;
      v_5785 <- eval (eq v_5784 (expression.bv_nat 1 1));
      v_5786 <- eval (bit_and v_5769 v_5785);
      v_5787 <- eval (bit_or v_5783 v_5786);
      v_5788 <- eval (mux v_5787 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5789 <- eval (extract v_5765 0 8);
      v_5790 <- eval (eq v_5789 (expression.bv_nat 8 0));
      v_5791 <- eval (bit_and v_5757 v_5790);
      v_5792 <- getRegister zf;
      v_5793 <- eval (eq v_5792 (expression.bv_nat 1 1));
      v_5794 <- eval (bit_and v_5769 v_5793);
      v_5795 <- eval (bit_or v_5791 v_5794);
      v_5796 <- eval (mux v_5795 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5797 <- eval (extract v_5765 7 8);
      v_5798 <- eval (eq v_5797 (expression.bv_nat 1 1));
      v_5799 <- eval (extract v_5765 6 7);
      v_5800 <- eval (eq v_5799 (expression.bv_nat 1 1));
      v_5801 <- eval (eq v_5798 v_5800);
      v_5802 <- eval (notBool_ v_5801);
      v_5803 <- eval (extract v_5765 5 6);
      v_5804 <- eval (eq v_5803 (expression.bv_nat 1 1));
      v_5805 <- eval (eq v_5802 v_5804);
      v_5806 <- eval (notBool_ v_5805);
      v_5807 <- eval (extract v_5765 4 5);
      v_5808 <- eval (eq v_5807 (expression.bv_nat 1 1));
      v_5809 <- eval (eq v_5806 v_5808);
      v_5810 <- eval (notBool_ v_5809);
      v_5811 <- eval (extract v_5765 3 4);
      v_5812 <- eval (eq v_5811 (expression.bv_nat 1 1));
      v_5813 <- eval (eq v_5810 v_5812);
      v_5814 <- eval (notBool_ v_5813);
      v_5815 <- eval (extract v_5765 2 3);
      v_5816 <- eval (eq v_5815 (expression.bv_nat 1 1));
      v_5817 <- eval (eq v_5814 v_5816);
      v_5818 <- eval (notBool_ v_5817);
      v_5819 <- eval (extract v_5765 1 2);
      v_5820 <- eval (eq v_5819 (expression.bv_nat 1 1));
      v_5821 <- eval (eq v_5818 v_5820);
      v_5822 <- eval (notBool_ v_5821);
      v_5823 <- eval (eq v_5822 v_5776);
      v_5824 <- eval (notBool_ v_5823);
      v_5825 <- eval (notBool_ v_5824);
      v_5826 <- eval (bit_and v_5757 v_5825);
      v_5827 <- getRegister pf;
      v_5828 <- eval (eq v_5827 (expression.bv_nat 1 1));
      v_5829 <- eval (bit_and v_5769 v_5828);
      v_5830 <- eval (bit_or v_5826 v_5829);
      v_5831 <- eval (mux v_5830 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5832 <- eval (eq v_5755 (expression.bv_nat 8 1));
      v_5833 <- eval (notBool_ v_5832);
      v_5834 <- getRegister of;
      v_5835 <- eval (eq v_5834 (expression.bv_nat 1 1));
      v_5836 <- eval (bit_and v_5769 v_5835);
      v_5837 <- eval (bit_or v_5783 v_5836);
      v_5838 <- eval (bit_and v_5833 v_5837);
      v_5839 <- eval (mux v_5838 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2554) v_5789;
      setRegister of v_5839;
      setRegister pf v_5831;
      setRegister zf v_5796;
      setRegister af v_5788;
      setRegister sf v_5782;
      setRegister cf v_5774;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2562 : reg (bv 8)) => do
      v_5849 <- getRegister v_2562;
      v_5850 <- eval (concat v_5849 (expression.bv_nat 1 0));
      v_5851 <- eval (bitwidthMInt v_5850);
      v_5852 <- eval (svalueMInt v_5850);
      v_5853 <- eval (mi v_5851 v_5852);
      v_5854 <- eval (ashr v_5853 1);
      v_5855 <- eval (extract v_5854 8 9);
      v_5856 <- eval (extract v_5854 0 1);
      v_5857 <- eval (extract v_5854 0 8);
      v_5858 <- eval (eq v_5857 (expression.bv_nat 8 0));
      v_5859 <- eval (mux v_5858 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5860 <- eval (extract v_5854 7 8);
      v_5861 <- eval (eq v_5860 (expression.bv_nat 1 1));
      v_5862 <- eval (extract v_5854 6 7);
      v_5863 <- eval (eq v_5862 (expression.bv_nat 1 1));
      v_5864 <- eval (eq v_5861 v_5863);
      v_5865 <- eval (notBool_ v_5864);
      v_5866 <- eval (extract v_5854 5 6);
      v_5867 <- eval (eq v_5866 (expression.bv_nat 1 1));
      v_5868 <- eval (eq v_5865 v_5867);
      v_5869 <- eval (notBool_ v_5868);
      v_5870 <- eval (extract v_5854 4 5);
      v_5871 <- eval (eq v_5870 (expression.bv_nat 1 1));
      v_5872 <- eval (eq v_5869 v_5871);
      v_5873 <- eval (notBool_ v_5872);
      v_5874 <- eval (extract v_5854 3 4);
      v_5875 <- eval (eq v_5874 (expression.bv_nat 1 1));
      v_5876 <- eval (eq v_5873 v_5875);
      v_5877 <- eval (notBool_ v_5876);
      v_5878 <- eval (extract v_5854 2 3);
      v_5879 <- eval (eq v_5878 (expression.bv_nat 1 1));
      v_5880 <- eval (eq v_5877 v_5879);
      v_5881 <- eval (notBool_ v_5880);
      v_5882 <- eval (extract v_5854 1 2);
      v_5883 <- eval (eq v_5882 (expression.bv_nat 1 1));
      v_5884 <- eval (eq v_5881 v_5883);
      v_5885 <- eval (notBool_ v_5884);
      v_5886 <- eval (eq v_5856 (expression.bv_nat 1 1));
      v_5887 <- eval (eq v_5885 v_5886);
      v_5888 <- eval (notBool_ v_5887);
      v_5889 <- eval (notBool_ v_5888);
      v_5890 <- eval (mux v_5889 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2562) v_5857;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_5890;
      setRegister zf v_5859;
      setRegister af undef;
      setRegister sf v_5856;
      setRegister cf v_5855;
      pure ()
    pat_end;
    pattern fun (v_2543 : reg (bv 8)) => do
      v_10516 <- getRegister v_2543;
      v_10517 <- eval (concat v_10516 (expression.bv_nat 1 0));
      v_10518 <- eval (bitwidthMInt v_10517);
      v_10519 <- eval (svalueMInt v_10517);
      v_10520 <- eval (mi v_10518 v_10519);
      v_10521 <- eval (ashr v_10520 1);
      v_10522 <- eval (extract v_10521 8 9);
      v_10523 <- eval (eq v_10522 (expression.bv_nat 1 1));
      v_10524 <- eval (mux v_10523 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10525 <- eval (extract v_10521 0 1);
      v_10526 <- eval (eq v_10525 (expression.bv_nat 1 1));
      v_10527 <- eval (mux v_10526 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10528 <- eval (extract v_10521 0 8);
      v_10529 <- eval (eq v_10528 (expression.bv_nat 8 0));
      v_10530 <- eval (mux v_10529 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10531 <- eval (extract v_10521 7 8);
      v_10532 <- eval (eq v_10531 (expression.bv_nat 1 1));
      v_10533 <- eval (extract v_10521 6 7);
      v_10534 <- eval (eq v_10533 (expression.bv_nat 1 1));
      v_10535 <- eval (eq v_10532 v_10534);
      v_10536 <- eval (notBool_ v_10535);
      v_10537 <- eval (extract v_10521 5 6);
      v_10538 <- eval (eq v_10537 (expression.bv_nat 1 1));
      v_10539 <- eval (eq v_10536 v_10538);
      v_10540 <- eval (notBool_ v_10539);
      v_10541 <- eval (extract v_10521 4 5);
      v_10542 <- eval (eq v_10541 (expression.bv_nat 1 1));
      v_10543 <- eval (eq v_10540 v_10542);
      v_10544 <- eval (notBool_ v_10543);
      v_10545 <- eval (extract v_10521 3 4);
      v_10546 <- eval (eq v_10545 (expression.bv_nat 1 1));
      v_10547 <- eval (eq v_10544 v_10546);
      v_10548 <- eval (notBool_ v_10547);
      v_10549 <- eval (extract v_10521 2 3);
      v_10550 <- eval (eq v_10549 (expression.bv_nat 1 1));
      v_10551 <- eval (eq v_10548 v_10550);
      v_10552 <- eval (notBool_ v_10551);
      v_10553 <- eval (extract v_10521 1 2);
      v_10554 <- eval (eq v_10553 (expression.bv_nat 1 1));
      v_10555 <- eval (eq v_10552 v_10554);
      v_10556 <- eval (notBool_ v_10555);
      v_10557 <- eval (eq v_10556 v_10526);
      v_10558 <- eval (notBool_ v_10557);
      v_10559 <- eval (notBool_ v_10558);
      v_10560 <- eval (mux v_10559 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2543) v_10528;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_10560;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_10530;
      setRegister sf v_10527;
      setRegister cf v_10524;
      pure ()
    pat_end;
    pattern fun (v_2543 : reg (bv 8)) => do
      v_10568 <- getRegister v_2543;
      v_10569 <- eval (concat v_10568 (expression.bv_nat 1 0));
      v_10570 <- eval (bitwidthMInt v_10569);
      v_10571 <- eval (svalueMInt v_10569);
      v_10572 <- eval (mi v_10570 v_10571);
      v_10573 <- eval (ashr v_10572 1);
      v_10574 <- eval (extract v_10573 8 9);
      v_10575 <- eval (extract v_10573 0 1);
      v_10576 <- eval (extract v_10573 0 8);
      v_10577 <- eval (eq v_10576 (expression.bv_nat 8 0));
      v_10578 <- eval (mux v_10577 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10579 <- eval (extract v_10573 7 8);
      v_10580 <- eval (eq v_10579 (expression.bv_nat 1 1));
      v_10581 <- eval (extract v_10573 6 7);
      v_10582 <- eval (eq v_10581 (expression.bv_nat 1 1));
      v_10583 <- eval (eq v_10580 v_10582);
      v_10584 <- eval (notBool_ v_10583);
      v_10585 <- eval (extract v_10573 5 6);
      v_10586 <- eval (eq v_10585 (expression.bv_nat 1 1));
      v_10587 <- eval (eq v_10584 v_10586);
      v_10588 <- eval (notBool_ v_10587);
      v_10589 <- eval (extract v_10573 4 5);
      v_10590 <- eval (eq v_10589 (expression.bv_nat 1 1));
      v_10591 <- eval (eq v_10588 v_10590);
      v_10592 <- eval (notBool_ v_10591);
      v_10593 <- eval (extract v_10573 3 4);
      v_10594 <- eval (eq v_10593 (expression.bv_nat 1 1));
      v_10595 <- eval (eq v_10592 v_10594);
      v_10596 <- eval (notBool_ v_10595);
      v_10597 <- eval (extract v_10573 2 3);
      v_10598 <- eval (eq v_10597 (expression.bv_nat 1 1));
      v_10599 <- eval (eq v_10596 v_10598);
      v_10600 <- eval (notBool_ v_10599);
      v_10601 <- eval (extract v_10573 1 2);
      v_10602 <- eval (eq v_10601 (expression.bv_nat 1 1));
      v_10603 <- eval (eq v_10600 v_10602);
      v_10604 <- eval (notBool_ v_10603);
      v_10605 <- eval (eq v_10575 (expression.bv_nat 1 1));
      v_10606 <- eval (eq v_10604 v_10605);
      v_10607 <- eval (notBool_ v_10606);
      v_10608 <- eval (notBool_ v_10607);
      v_10609 <- eval (mux v_10608 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2543) v_10576;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_10609;
      setRegister af undef;
      setRegister zf v_10578;
      setRegister sf v_10575;
      setRegister cf v_10574;
      pure ()
    pat_end;
    pattern fun (v_2559 : reg (bv 8)) => do
      v_10617 <- getRegister v_2559;
      v_10618 <- eval (concat v_10617 (expression.bv_nat 1 0));
      v_10619 <- eval (bitwidthMInt v_10618);
      v_10620 <- eval (svalueMInt v_10618);
      v_10621 <- eval (mi v_10619 v_10620);
      v_10622 <- eval (ashr v_10621 1);
      v_10623 <- eval (extract v_10622 8 9);
      v_10624 <- eval (eq v_10623 (expression.bv_nat 1 1));
      v_10625 <- eval (mux v_10624 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10626 <- eval (extract v_10622 0 1);
      v_10627 <- eval (eq v_10626 (expression.bv_nat 1 1));
      v_10628 <- eval (mux v_10627 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10629 <- eval (extract v_10622 0 8);
      v_10630 <- eval (eq v_10629 (expression.bv_nat 8 0));
      v_10631 <- eval (mux v_10630 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10632 <- eval (extract v_10622 7 8);
      v_10633 <- eval (eq v_10632 (expression.bv_nat 1 1));
      v_10634 <- eval (extract v_10622 6 7);
      v_10635 <- eval (eq v_10634 (expression.bv_nat 1 1));
      v_10636 <- eval (eq v_10633 v_10635);
      v_10637 <- eval (notBool_ v_10636);
      v_10638 <- eval (extract v_10622 5 6);
      v_10639 <- eval (eq v_10638 (expression.bv_nat 1 1));
      v_10640 <- eval (eq v_10637 v_10639);
      v_10641 <- eval (notBool_ v_10640);
      v_10642 <- eval (extract v_10622 4 5);
      v_10643 <- eval (eq v_10642 (expression.bv_nat 1 1));
      v_10644 <- eval (eq v_10641 v_10643);
      v_10645 <- eval (notBool_ v_10644);
      v_10646 <- eval (extract v_10622 3 4);
      v_10647 <- eval (eq v_10646 (expression.bv_nat 1 1));
      v_10648 <- eval (eq v_10645 v_10647);
      v_10649 <- eval (notBool_ v_10648);
      v_10650 <- eval (extract v_10622 2 3);
      v_10651 <- eval (eq v_10650 (expression.bv_nat 1 1));
      v_10652 <- eval (eq v_10649 v_10651);
      v_10653 <- eval (notBool_ v_10652);
      v_10654 <- eval (extract v_10622 1 2);
      v_10655 <- eval (eq v_10654 (expression.bv_nat 1 1));
      v_10656 <- eval (eq v_10653 v_10655);
      v_10657 <- eval (notBool_ v_10656);
      v_10658 <- eval (eq v_10657 v_10627);
      v_10659 <- eval (notBool_ v_10658);
      v_10660 <- eval (notBool_ v_10659);
      v_10661 <- eval (mux v_10660 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2559) v_10629;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_10661;
      setRegister zf v_10631;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister sf v_10628;
      setRegister cf v_10625;
      pure ()
    pat_end;
    pattern fun (v_2559 : reg (bv 8)) => do
      v_10669 <- getRegister v_2559;
      v_10670 <- eval (concat v_10669 (expression.bv_nat 1 0));
      v_10671 <- eval (bitwidthMInt v_10670);
      v_10672 <- eval (svalueMInt v_10670);
      v_10673 <- eval (mi v_10671 v_10672);
      v_10674 <- eval (ashr v_10673 1);
      v_10675 <- eval (extract v_10674 8 9);
      v_10676 <- eval (extract v_10674 0 1);
      v_10677 <- eval (extract v_10674 0 8);
      v_10678 <- eval (eq v_10677 (expression.bv_nat 8 0));
      v_10679 <- eval (mux v_10678 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10680 <- eval (extract v_10674 7 8);
      v_10681 <- eval (eq v_10680 (expression.bv_nat 1 1));
      v_10682 <- eval (extract v_10674 6 7);
      v_10683 <- eval (eq v_10682 (expression.bv_nat 1 1));
      v_10684 <- eval (eq v_10681 v_10683);
      v_10685 <- eval (notBool_ v_10684);
      v_10686 <- eval (extract v_10674 5 6);
      v_10687 <- eval (eq v_10686 (expression.bv_nat 1 1));
      v_10688 <- eval (eq v_10685 v_10687);
      v_10689 <- eval (notBool_ v_10688);
      v_10690 <- eval (extract v_10674 4 5);
      v_10691 <- eval (eq v_10690 (expression.bv_nat 1 1));
      v_10692 <- eval (eq v_10689 v_10691);
      v_10693 <- eval (notBool_ v_10692);
      v_10694 <- eval (extract v_10674 3 4);
      v_10695 <- eval (eq v_10694 (expression.bv_nat 1 1));
      v_10696 <- eval (eq v_10693 v_10695);
      v_10697 <- eval (notBool_ v_10696);
      v_10698 <- eval (extract v_10674 2 3);
      v_10699 <- eval (eq v_10698 (expression.bv_nat 1 1));
      v_10700 <- eval (eq v_10697 v_10699);
      v_10701 <- eval (notBool_ v_10700);
      v_10702 <- eval (extract v_10674 1 2);
      v_10703 <- eval (eq v_10702 (expression.bv_nat 1 1));
      v_10704 <- eval (eq v_10701 v_10703);
      v_10705 <- eval (notBool_ v_10704);
      v_10706 <- eval (eq v_10676 (expression.bv_nat 1 1));
      v_10707 <- eval (eq v_10705 v_10706);
      v_10708 <- eval (notBool_ v_10707);
      v_10709 <- eval (notBool_ v_10708);
      v_10710 <- eval (mux v_10709 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2559) v_10677;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_10710;
      setRegister zf v_10679;
      setRegister af undef;
      setRegister sf v_10676;
      setRegister cf v_10675;
      pure ()
    pat_end;
    pattern fun cl (v_2521 : Mem) => do
      v_16750 <- evaluateAddress v_2521;
      v_16751 <- load v_16750 1;
      v_16752 <- eval (concat v_16751 (expression.bv_nat 1 0));
      v_16753 <- eval (bitwidthMInt v_16752);
      v_16754 <- eval (svalueMInt v_16752);
      v_16755 <- eval (mi v_16753 v_16754);
      v_16756 <- getRegister rcx;
      v_16757 <- eval (extract v_16756 56 64);
      v_16758 <- eval (bv_and v_16757 (expression.bv_nat 8 31));
      v_16759 <- eval (concat (expression.bv_nat 1 0) v_16758);
      v_16760 <- eval (uvalueMInt v_16759);
      v_16761 <- eval (ashr v_16755 v_16760);
      v_16762 <- eval (extract v_16761 0 8);
      store v_16750 v_16762 1;
      v_16764 <- eval (eq v_16758 (expression.bv_nat 8 0));
      v_16765 <- eval (notBool_ v_16764);
      v_16766 <- eval (extract v_16761 8 9);
      v_16767 <- eval (eq v_16766 (expression.bv_nat 1 1));
      v_16768 <- eval (bit_and v_16765 v_16767);
      v_16769 <- eval (notBool_ v_16765);
      v_16770 <- getRegister cf;
      v_16771 <- eval (eq v_16770 (expression.bv_nat 1 1));
      v_16772 <- eval (bit_and v_16769 v_16771);
      v_16773 <- eval (bit_or v_16768 v_16772);
      v_16774 <- eval (mux v_16773 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16775 <- eval (extract v_16761 0 1);
      v_16776 <- eval (eq v_16775 (expression.bv_nat 1 1));
      v_16777 <- eval (bit_and v_16765 v_16776);
      v_16778 <- getRegister sf;
      v_16779 <- eval (eq v_16778 (expression.bv_nat 1 1));
      v_16780 <- eval (bit_and v_16769 v_16779);
      v_16781 <- eval (bit_or v_16777 v_16780);
      v_16782 <- eval (mux v_16781 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16783 <- eval (eq v_16762 (expression.bv_nat 8 0));
      v_16784 <- eval (bit_and v_16765 v_16783);
      v_16785 <- getRegister zf;
      v_16786 <- eval (eq v_16785 (expression.bv_nat 1 1));
      v_16787 <- eval (bit_and v_16769 v_16786);
      v_16788 <- eval (bit_or v_16784 v_16787);
      v_16789 <- eval (mux v_16788 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16790 <- eval (bit_and v_16765 undef);
      v_16791 <- getRegister af;
      v_16792 <- eval (eq v_16791 (expression.bv_nat 1 1));
      v_16793 <- eval (bit_and v_16769 v_16792);
      v_16794 <- eval (bit_or v_16790 v_16793);
      v_16795 <- eval (mux v_16794 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16796 <- eval (extract v_16761 7 8);
      v_16797 <- eval (eq v_16796 (expression.bv_nat 1 1));
      v_16798 <- eval (extract v_16761 6 7);
      v_16799 <- eval (eq v_16798 (expression.bv_nat 1 1));
      v_16800 <- eval (eq v_16797 v_16799);
      v_16801 <- eval (notBool_ v_16800);
      v_16802 <- eval (extract v_16761 5 6);
      v_16803 <- eval (eq v_16802 (expression.bv_nat 1 1));
      v_16804 <- eval (eq v_16801 v_16803);
      v_16805 <- eval (notBool_ v_16804);
      v_16806 <- eval (extract v_16761 4 5);
      v_16807 <- eval (eq v_16806 (expression.bv_nat 1 1));
      v_16808 <- eval (eq v_16805 v_16807);
      v_16809 <- eval (notBool_ v_16808);
      v_16810 <- eval (extract v_16761 3 4);
      v_16811 <- eval (eq v_16810 (expression.bv_nat 1 1));
      v_16812 <- eval (eq v_16809 v_16811);
      v_16813 <- eval (notBool_ v_16812);
      v_16814 <- eval (extract v_16761 2 3);
      v_16815 <- eval (eq v_16814 (expression.bv_nat 1 1));
      v_16816 <- eval (eq v_16813 v_16815);
      v_16817 <- eval (notBool_ v_16816);
      v_16818 <- eval (extract v_16761 1 2);
      v_16819 <- eval (eq v_16818 (expression.bv_nat 1 1));
      v_16820 <- eval (eq v_16817 v_16819);
      v_16821 <- eval (notBool_ v_16820);
      v_16822 <- eval (eq v_16821 v_16776);
      v_16823 <- eval (notBool_ v_16822);
      v_16824 <- eval (notBool_ v_16823);
      v_16825 <- eval (bit_and v_16765 v_16824);
      v_16826 <- getRegister pf;
      v_16827 <- eval (eq v_16826 (expression.bv_nat 1 1));
      v_16828 <- eval (bit_and v_16769 v_16827);
      v_16829 <- eval (bit_or v_16825 v_16828);
      v_16830 <- eval (mux v_16829 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16831 <- eval (eq v_16758 (expression.bv_nat 8 1));
      v_16832 <- eval (notBool_ v_16831);
      v_16833 <- getRegister of;
      v_16834 <- eval (eq v_16833 (expression.bv_nat 1 1));
      v_16835 <- eval (bit_and v_16769 v_16834);
      v_16836 <- eval (bit_or v_16790 v_16835);
      v_16837 <- eval (bit_and v_16832 v_16836);
      v_16838 <- eval (mux v_16837 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16838;
      setRegister pf v_16830;
      setRegister af v_16795;
      setRegister zf v_16789;
      setRegister sf v_16782;
      setRegister cf v_16774;
      pure ()
    pat_end;
    pattern fun (v_2525 : imm int) (v_2524 : Mem) => do
      v_16845 <- evaluateAddress v_2524;
      v_16846 <- load v_16845 1;
      v_16847 <- eval (concat v_16846 (expression.bv_nat 1 0));
      v_16848 <- eval (bitwidthMInt v_16847);
      v_16849 <- eval (svalueMInt v_16847);
      v_16850 <- eval (mi v_16848 v_16849);
      v_16851 <- eval (handleImmediateWithSignExtend v_2525 8 8);
      v_16852 <- eval (bv_and v_16851 (expression.bv_nat 8 31));
      v_16853 <- eval (concat (expression.bv_nat 1 0) v_16852);
      v_16854 <- eval (uvalueMInt v_16853);
      v_16855 <- eval (ashr v_16850 v_16854);
      v_16856 <- eval (extract v_16855 0 8);
      store v_16845 v_16856 1;
      v_16858 <- eval (eq v_16852 (expression.bv_nat 8 0));
      v_16859 <- eval (notBool_ v_16858);
      v_16860 <- eval (extract v_16855 8 9);
      v_16861 <- eval (eq v_16860 (expression.bv_nat 1 1));
      v_16862 <- eval (bit_and v_16859 v_16861);
      v_16863 <- eval (notBool_ v_16859);
      v_16864 <- getRegister cf;
      v_16865 <- eval (eq v_16864 (expression.bv_nat 1 1));
      v_16866 <- eval (bit_and v_16863 v_16865);
      v_16867 <- eval (bit_or v_16862 v_16866);
      v_16868 <- eval (mux v_16867 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16869 <- eval (extract v_16855 0 1);
      v_16870 <- eval (eq v_16869 (expression.bv_nat 1 1));
      v_16871 <- eval (bit_and v_16859 v_16870);
      v_16872 <- getRegister sf;
      v_16873 <- eval (eq v_16872 (expression.bv_nat 1 1));
      v_16874 <- eval (bit_and v_16863 v_16873);
      v_16875 <- eval (bit_or v_16871 v_16874);
      v_16876 <- eval (mux v_16875 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16877 <- eval (eq v_16856 (expression.bv_nat 8 0));
      v_16878 <- eval (bit_and v_16859 v_16877);
      v_16879 <- getRegister zf;
      v_16880 <- eval (eq v_16879 (expression.bv_nat 1 1));
      v_16881 <- eval (bit_and v_16863 v_16880);
      v_16882 <- eval (bit_or v_16878 v_16881);
      v_16883 <- eval (mux v_16882 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16884 <- eval (bit_and v_16859 undef);
      v_16885 <- getRegister af;
      v_16886 <- eval (eq v_16885 (expression.bv_nat 1 1));
      v_16887 <- eval (bit_and v_16863 v_16886);
      v_16888 <- eval (bit_or v_16884 v_16887);
      v_16889 <- eval (mux v_16888 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16890 <- eval (extract v_16855 7 8);
      v_16891 <- eval (eq v_16890 (expression.bv_nat 1 1));
      v_16892 <- eval (extract v_16855 6 7);
      v_16893 <- eval (eq v_16892 (expression.bv_nat 1 1));
      v_16894 <- eval (eq v_16891 v_16893);
      v_16895 <- eval (notBool_ v_16894);
      v_16896 <- eval (extract v_16855 5 6);
      v_16897 <- eval (eq v_16896 (expression.bv_nat 1 1));
      v_16898 <- eval (eq v_16895 v_16897);
      v_16899 <- eval (notBool_ v_16898);
      v_16900 <- eval (extract v_16855 4 5);
      v_16901 <- eval (eq v_16900 (expression.bv_nat 1 1));
      v_16902 <- eval (eq v_16899 v_16901);
      v_16903 <- eval (notBool_ v_16902);
      v_16904 <- eval (extract v_16855 3 4);
      v_16905 <- eval (eq v_16904 (expression.bv_nat 1 1));
      v_16906 <- eval (eq v_16903 v_16905);
      v_16907 <- eval (notBool_ v_16906);
      v_16908 <- eval (extract v_16855 2 3);
      v_16909 <- eval (eq v_16908 (expression.bv_nat 1 1));
      v_16910 <- eval (eq v_16907 v_16909);
      v_16911 <- eval (notBool_ v_16910);
      v_16912 <- eval (extract v_16855 1 2);
      v_16913 <- eval (eq v_16912 (expression.bv_nat 1 1));
      v_16914 <- eval (eq v_16911 v_16913);
      v_16915 <- eval (notBool_ v_16914);
      v_16916 <- eval (eq v_16915 v_16870);
      v_16917 <- eval (notBool_ v_16916);
      v_16918 <- eval (notBool_ v_16917);
      v_16919 <- eval (bit_and v_16859 v_16918);
      v_16920 <- getRegister pf;
      v_16921 <- eval (eq v_16920 (expression.bv_nat 1 1));
      v_16922 <- eval (bit_and v_16863 v_16921);
      v_16923 <- eval (bit_or v_16919 v_16922);
      v_16924 <- eval (mux v_16923 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16925 <- eval (eq v_16852 (expression.bv_nat 8 1));
      v_16926 <- eval (notBool_ v_16925);
      v_16927 <- getRegister of;
      v_16928 <- eval (eq v_16927 (expression.bv_nat 1 1));
      v_16929 <- eval (bit_and v_16863 v_16928);
      v_16930 <- eval (bit_or v_16884 v_16929);
      v_16931 <- eval (bit_and v_16926 v_16930);
      v_16932 <- eval (mux v_16931 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_16932;
      setRegister pf v_16924;
      setRegister af v_16889;
      setRegister zf v_16883;
      setRegister sf v_16876;
      setRegister cf v_16868;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2524 : Mem) => do
      v_16939 <- evaluateAddress v_2524;
      v_16940 <- load v_16939 1;
      v_16941 <- eval (concat v_16940 (expression.bv_nat 1 0));
      v_16942 <- eval (bitwidthMInt v_16941);
      v_16943 <- eval (svalueMInt v_16941);
      v_16944 <- eval (mi v_16942 v_16943);
      v_16945 <- eval (ashr v_16944 1);
      v_16946 <- eval (extract v_16945 0 8);
      store v_16939 v_16946 1;
      v_16948 <- eval (extract v_16945 8 9);
      v_16949 <- eval (extract v_16945 0 1);
      v_16950 <- eval (eq v_16946 (expression.bv_nat 8 0));
      v_16951 <- eval (mux v_16950 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_16952 <- eval (extract v_16945 7 8);
      v_16953 <- eval (eq v_16952 (expression.bv_nat 1 1));
      v_16954 <- eval (extract v_16945 6 7);
      v_16955 <- eval (eq v_16954 (expression.bv_nat 1 1));
      v_16956 <- eval (eq v_16953 v_16955);
      v_16957 <- eval (notBool_ v_16956);
      v_16958 <- eval (extract v_16945 5 6);
      v_16959 <- eval (eq v_16958 (expression.bv_nat 1 1));
      v_16960 <- eval (eq v_16957 v_16959);
      v_16961 <- eval (notBool_ v_16960);
      v_16962 <- eval (extract v_16945 4 5);
      v_16963 <- eval (eq v_16962 (expression.bv_nat 1 1));
      v_16964 <- eval (eq v_16961 v_16963);
      v_16965 <- eval (notBool_ v_16964);
      v_16966 <- eval (extract v_16945 3 4);
      v_16967 <- eval (eq v_16966 (expression.bv_nat 1 1));
      v_16968 <- eval (eq v_16965 v_16967);
      v_16969 <- eval (notBool_ v_16968);
      v_16970 <- eval (extract v_16945 2 3);
      v_16971 <- eval (eq v_16970 (expression.bv_nat 1 1));
      v_16972 <- eval (eq v_16969 v_16971);
      v_16973 <- eval (notBool_ v_16972);
      v_16974 <- eval (extract v_16945 1 2);
      v_16975 <- eval (eq v_16974 (expression.bv_nat 1 1));
      v_16976 <- eval (eq v_16973 v_16975);
      v_16977 <- eval (notBool_ v_16976);
      v_16978 <- eval (eq v_16949 (expression.bv_nat 1 1));
      v_16979 <- eval (eq v_16977 v_16978);
      v_16980 <- eval (notBool_ v_16979);
      v_16981 <- eval (notBool_ v_16980);
      v_16982 <- eval (mux v_16981 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_16982;
      setRegister af undef;
      setRegister zf v_16951;
      setRegister sf v_16949;
      setRegister cf v_16948;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2524 : Mem) => do
      v_16989 <- evaluateAddress v_2524;
      v_16990 <- load v_16989 1;
      v_16991 <- eval (concat v_16990 (expression.bv_nat 1 0));
      v_16992 <- eval (bitwidthMInt v_16991);
      v_16993 <- eval (svalueMInt v_16991);
      v_16994 <- eval (mi v_16992 v_16993);
      v_16995 <- eval (ashr v_16994 1);
      v_16996 <- eval (extract v_16995 0 8);
      store v_16989 v_16996 1;
      v_16998 <- eval (extract v_16995 8 9);
      v_16999 <- eval (eq v_16998 (expression.bv_nat 1 1));
      v_17000 <- eval (mux v_16999 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17001 <- eval (extract v_16995 0 1);
      v_17002 <- eval (eq v_17001 (expression.bv_nat 1 1));
      v_17003 <- eval (mux v_17002 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17004 <- eval (eq v_16996 (expression.bv_nat 8 0));
      v_17005 <- eval (mux v_17004 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17006 <- eval (extract v_16995 7 8);
      v_17007 <- eval (eq v_17006 (expression.bv_nat 1 1));
      v_17008 <- eval (extract v_16995 6 7);
      v_17009 <- eval (eq v_17008 (expression.bv_nat 1 1));
      v_17010 <- eval (eq v_17007 v_17009);
      v_17011 <- eval (notBool_ v_17010);
      v_17012 <- eval (extract v_16995 5 6);
      v_17013 <- eval (eq v_17012 (expression.bv_nat 1 1));
      v_17014 <- eval (eq v_17011 v_17013);
      v_17015 <- eval (notBool_ v_17014);
      v_17016 <- eval (extract v_16995 4 5);
      v_17017 <- eval (eq v_17016 (expression.bv_nat 1 1));
      v_17018 <- eval (eq v_17015 v_17017);
      v_17019 <- eval (notBool_ v_17018);
      v_17020 <- eval (extract v_16995 3 4);
      v_17021 <- eval (eq v_17020 (expression.bv_nat 1 1));
      v_17022 <- eval (eq v_17019 v_17021);
      v_17023 <- eval (notBool_ v_17022);
      v_17024 <- eval (extract v_16995 2 3);
      v_17025 <- eval (eq v_17024 (expression.bv_nat 1 1));
      v_17026 <- eval (eq v_17023 v_17025);
      v_17027 <- eval (notBool_ v_17026);
      v_17028 <- eval (extract v_16995 1 2);
      v_17029 <- eval (eq v_17028 (expression.bv_nat 1 1));
      v_17030 <- eval (eq v_17027 v_17029);
      v_17031 <- eval (notBool_ v_17030);
      v_17032 <- eval (eq v_17031 v_17002);
      v_17033 <- eval (notBool_ v_17032);
      v_17034 <- eval (notBool_ v_17033);
      v_17035 <- eval (mux v_17034 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17035;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_17005;
      setRegister sf v_17003;
      setRegister cf v_17000;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2531 : Mem) => do
      v_17044 <- evaluateAddress v_2531;
      v_17045 <- load v_17044 1;
      v_17046 <- eval (concat v_17045 (expression.bv_nat 1 0));
      v_17047 <- eval (bitwidthMInt v_17046);
      v_17048 <- eval (svalueMInt v_17046);
      v_17049 <- eval (mi v_17047 v_17048);
      v_17050 <- eval (ashr v_17049 1);
      v_17051 <- eval (extract v_17050 0 8);
      store v_17044 v_17051 1;
      v_17053 <- eval (extract v_17050 8 9);
      v_17054 <- eval (eq v_17053 (expression.bv_nat 1 1));
      v_17055 <- eval (mux v_17054 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17056 <- eval (extract v_17050 0 1);
      v_17057 <- eval (eq v_17056 (expression.bv_nat 1 1));
      v_17058 <- eval (mux v_17057 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17059 <- eval (eq v_17051 (expression.bv_nat 8 0));
      v_17060 <- eval (mux v_17059 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17061 <- eval (extract v_17050 7 8);
      v_17062 <- eval (eq v_17061 (expression.bv_nat 1 1));
      v_17063 <- eval (extract v_17050 6 7);
      v_17064 <- eval (eq v_17063 (expression.bv_nat 1 1));
      v_17065 <- eval (eq v_17062 v_17064);
      v_17066 <- eval (notBool_ v_17065);
      v_17067 <- eval (extract v_17050 5 6);
      v_17068 <- eval (eq v_17067 (expression.bv_nat 1 1));
      v_17069 <- eval (eq v_17066 v_17068);
      v_17070 <- eval (notBool_ v_17069);
      v_17071 <- eval (extract v_17050 4 5);
      v_17072 <- eval (eq v_17071 (expression.bv_nat 1 1));
      v_17073 <- eval (eq v_17070 v_17072);
      v_17074 <- eval (notBool_ v_17073);
      v_17075 <- eval (extract v_17050 3 4);
      v_17076 <- eval (eq v_17075 (expression.bv_nat 1 1));
      v_17077 <- eval (eq v_17074 v_17076);
      v_17078 <- eval (notBool_ v_17077);
      v_17079 <- eval (extract v_17050 2 3);
      v_17080 <- eval (eq v_17079 (expression.bv_nat 1 1));
      v_17081 <- eval (eq v_17078 v_17080);
      v_17082 <- eval (notBool_ v_17081);
      v_17083 <- eval (extract v_17050 1 2);
      v_17084 <- eval (eq v_17083 (expression.bv_nat 1 1));
      v_17085 <- eval (eq v_17082 v_17084);
      v_17086 <- eval (notBool_ v_17085);
      v_17087 <- eval (eq v_17086 v_17057);
      v_17088 <- eval (notBool_ v_17087);
      v_17089 <- eval (notBool_ v_17088);
      v_17090 <- eval (mux v_17089 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17090;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_17060;
      setRegister sf v_17058;
      setRegister cf v_17055;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2531 : Mem) => do
      v_17097 <- evaluateAddress v_2531;
      v_17098 <- load v_17097 1;
      v_17099 <- eval (concat v_17098 (expression.bv_nat 1 0));
      v_17100 <- eval (bitwidthMInt v_17099);
      v_17101 <- eval (svalueMInt v_17099);
      v_17102 <- eval (mi v_17100 v_17101);
      v_17103 <- eval (ashr v_17102 1);
      v_17104 <- eval (extract v_17103 0 8);
      store v_17097 v_17104 1;
      v_17106 <- eval (extract v_17103 8 9);
      v_17107 <- eval (extract v_17103 0 1);
      v_17108 <- eval (eq v_17104 (expression.bv_nat 8 0));
      v_17109 <- eval (mux v_17108 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17110 <- eval (extract v_17103 7 8);
      v_17111 <- eval (eq v_17110 (expression.bv_nat 1 1));
      v_17112 <- eval (extract v_17103 6 7);
      v_17113 <- eval (eq v_17112 (expression.bv_nat 1 1));
      v_17114 <- eval (eq v_17111 v_17113);
      v_17115 <- eval (notBool_ v_17114);
      v_17116 <- eval (extract v_17103 5 6);
      v_17117 <- eval (eq v_17116 (expression.bv_nat 1 1));
      v_17118 <- eval (eq v_17115 v_17117);
      v_17119 <- eval (notBool_ v_17118);
      v_17120 <- eval (extract v_17103 4 5);
      v_17121 <- eval (eq v_17120 (expression.bv_nat 1 1));
      v_17122 <- eval (eq v_17119 v_17121);
      v_17123 <- eval (notBool_ v_17122);
      v_17124 <- eval (extract v_17103 3 4);
      v_17125 <- eval (eq v_17124 (expression.bv_nat 1 1));
      v_17126 <- eval (eq v_17123 v_17125);
      v_17127 <- eval (notBool_ v_17126);
      v_17128 <- eval (extract v_17103 2 3);
      v_17129 <- eval (eq v_17128 (expression.bv_nat 1 1));
      v_17130 <- eval (eq v_17127 v_17129);
      v_17131 <- eval (notBool_ v_17130);
      v_17132 <- eval (extract v_17103 1 2);
      v_17133 <- eval (eq v_17132 (expression.bv_nat 1 1));
      v_17134 <- eval (eq v_17131 v_17133);
      v_17135 <- eval (notBool_ v_17134);
      v_17136 <- eval (eq v_17107 (expression.bv_nat 1 1));
      v_17137 <- eval (eq v_17135 v_17136);
      v_17138 <- eval (notBool_ v_17137);
      v_17139 <- eval (notBool_ v_17138);
      v_17140 <- eval (mux v_17139 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17140;
      setRegister af undef;
      setRegister zf v_17109;
      setRegister sf v_17107;
      setRegister cf v_17106;
      pure ()
    pat_end;
    pattern fun (v_2528 : Mem) => do
      v_21529 <- evaluateAddress v_2528;
      v_21530 <- load v_21529 1;
      v_21531 <- eval (concat v_21530 (expression.bv_nat 1 0));
      v_21532 <- eval (bitwidthMInt v_21531);
      v_21533 <- eval (svalueMInt v_21531);
      v_21534 <- eval (mi v_21532 v_21533);
      v_21535 <- eval (ashr v_21534 1);
      v_21536 <- eval (extract v_21535 0 8);
      store v_21529 v_21536 1;
      v_21538 <- eval (extract v_21535 8 9);
      v_21539 <- eval (eq v_21538 (expression.bv_nat 1 1));
      v_21540 <- eval (mux v_21539 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21541 <- eval (extract v_21535 0 1);
      v_21542 <- eval (eq v_21541 (expression.bv_nat 1 1));
      v_21543 <- eval (mux v_21542 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21544 <- eval (eq v_21536 (expression.bv_nat 8 0));
      v_21545 <- eval (mux v_21544 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21546 <- eval (extract v_21535 7 8);
      v_21547 <- eval (eq v_21546 (expression.bv_nat 1 1));
      v_21548 <- eval (extract v_21535 6 7);
      v_21549 <- eval (eq v_21548 (expression.bv_nat 1 1));
      v_21550 <- eval (eq v_21547 v_21549);
      v_21551 <- eval (notBool_ v_21550);
      v_21552 <- eval (extract v_21535 5 6);
      v_21553 <- eval (eq v_21552 (expression.bv_nat 1 1));
      v_21554 <- eval (eq v_21551 v_21553);
      v_21555 <- eval (notBool_ v_21554);
      v_21556 <- eval (extract v_21535 4 5);
      v_21557 <- eval (eq v_21556 (expression.bv_nat 1 1));
      v_21558 <- eval (eq v_21555 v_21557);
      v_21559 <- eval (notBool_ v_21558);
      v_21560 <- eval (extract v_21535 3 4);
      v_21561 <- eval (eq v_21560 (expression.bv_nat 1 1));
      v_21562 <- eval (eq v_21559 v_21561);
      v_21563 <- eval (notBool_ v_21562);
      v_21564 <- eval (extract v_21535 2 3);
      v_21565 <- eval (eq v_21564 (expression.bv_nat 1 1));
      v_21566 <- eval (eq v_21563 v_21565);
      v_21567 <- eval (notBool_ v_21566);
      v_21568 <- eval (extract v_21535 1 2);
      v_21569 <- eval (eq v_21568 (expression.bv_nat 1 1));
      v_21570 <- eval (eq v_21567 v_21569);
      v_21571 <- eval (notBool_ v_21570);
      v_21572 <- eval (eq v_21571 v_21542);
      v_21573 <- eval (notBool_ v_21572);
      v_21574 <- eval (notBool_ v_21573);
      v_21575 <- eval (mux v_21574 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_21575;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_21545;
      setRegister sf v_21543;
      setRegister cf v_21540;
      pure ()
    pat_end;
    pattern fun (v_2528 : Mem) => do
      v_21582 <- evaluateAddress v_2528;
      v_21583 <- load v_21582 1;
      v_21584 <- eval (concat v_21583 (expression.bv_nat 1 0));
      v_21585 <- eval (bitwidthMInt v_21584);
      v_21586 <- eval (svalueMInt v_21584);
      v_21587 <- eval (mi v_21585 v_21586);
      v_21588 <- eval (ashr v_21587 1);
      v_21589 <- eval (extract v_21588 0 8);
      store v_21582 v_21589 1;
      v_21591 <- eval (extract v_21588 8 9);
      v_21592 <- eval (extract v_21588 0 1);
      v_21593 <- eval (eq v_21589 (expression.bv_nat 8 0));
      v_21594 <- eval (mux v_21593 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21595 <- eval (extract v_21588 7 8);
      v_21596 <- eval (eq v_21595 (expression.bv_nat 1 1));
      v_21597 <- eval (extract v_21588 6 7);
      v_21598 <- eval (eq v_21597 (expression.bv_nat 1 1));
      v_21599 <- eval (eq v_21596 v_21598);
      v_21600 <- eval (notBool_ v_21599);
      v_21601 <- eval (extract v_21588 5 6);
      v_21602 <- eval (eq v_21601 (expression.bv_nat 1 1));
      v_21603 <- eval (eq v_21600 v_21602);
      v_21604 <- eval (notBool_ v_21603);
      v_21605 <- eval (extract v_21588 4 5);
      v_21606 <- eval (eq v_21605 (expression.bv_nat 1 1));
      v_21607 <- eval (eq v_21604 v_21606);
      v_21608 <- eval (notBool_ v_21607);
      v_21609 <- eval (extract v_21588 3 4);
      v_21610 <- eval (eq v_21609 (expression.bv_nat 1 1));
      v_21611 <- eval (eq v_21608 v_21610);
      v_21612 <- eval (notBool_ v_21611);
      v_21613 <- eval (extract v_21588 2 3);
      v_21614 <- eval (eq v_21613 (expression.bv_nat 1 1));
      v_21615 <- eval (eq v_21612 v_21614);
      v_21616 <- eval (notBool_ v_21615);
      v_21617 <- eval (extract v_21588 1 2);
      v_21618 <- eval (eq v_21617 (expression.bv_nat 1 1));
      v_21619 <- eval (eq v_21616 v_21618);
      v_21620 <- eval (notBool_ v_21619);
      v_21621 <- eval (eq v_21592 (expression.bv_nat 1 1));
      v_21622 <- eval (eq v_21620 v_21621);
      v_21623 <- eval (notBool_ v_21622);
      v_21624 <- eval (notBool_ v_21623);
      v_21625 <- eval (mux v_21624 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_21625;
      setRegister af undef;
      setRegister zf v_21594;
      setRegister sf v_21592;
      setRegister cf v_21591;
      pure ()
    pat_end
def sarl1 : instruction :=
  definst "sarl" $ do
    pattern fun cl (v_2579 : reg (bv 32)) => do
      v_5916 <- getRegister rcx;
      v_5917 <- eval (extract v_5916 56 64);
      v_5918 <- eval (bv_and v_5917 (expression.bv_nat 8 31));
      v_5919 <- eval (eq v_5918 (expression.bv_nat 8 0));
      v_5920 <- eval (notBool_ v_5919);
      v_5921 <- getRegister v_2579;
      v_5922 <- eval (concat v_5921 (expression.bv_nat 1 0));
      v_5923 <- eval (bitwidthMInt v_5922);
      v_5924 <- eval (svalueMInt v_5922);
      v_5925 <- eval (mi v_5923 v_5924);
      v_5926 <- eval (concat (expression.bv_nat 25 0) v_5918);
      v_5927 <- eval (uvalueMInt v_5926);
      v_5928 <- eval (ashr v_5925 v_5927);
      v_5929 <- eval (extract v_5928 32 33);
      v_5930 <- eval (eq v_5929 (expression.bv_nat 1 1));
      v_5931 <- eval (bit_and v_5920 v_5930);
      v_5932 <- eval (notBool_ v_5920);
      v_5933 <- getRegister cf;
      v_5934 <- eval (eq v_5933 (expression.bv_nat 1 1));
      v_5935 <- eval (bit_and v_5932 v_5934);
      v_5936 <- eval (bit_or v_5931 v_5935);
      v_5937 <- eval (mux v_5936 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5938 <- eval (extract v_5928 0 1);
      v_5939 <- eval (eq v_5938 (expression.bv_nat 1 1));
      v_5940 <- eval (bit_and v_5920 v_5939);
      v_5941 <- getRegister sf;
      v_5942 <- eval (eq v_5941 (expression.bv_nat 1 1));
      v_5943 <- eval (bit_and v_5932 v_5942);
      v_5944 <- eval (bit_or v_5940 v_5943);
      v_5945 <- eval (mux v_5944 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5946 <- eval (bit_and v_5920 undef);
      v_5947 <- getRegister af;
      v_5948 <- eval (eq v_5947 (expression.bv_nat 1 1));
      v_5949 <- eval (bit_and v_5932 v_5948);
      v_5950 <- eval (bit_or v_5946 v_5949);
      v_5951 <- eval (mux v_5950 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5952 <- eval (extract v_5928 0 32);
      v_5953 <- eval (eq v_5952 (expression.bv_nat 32 0));
      v_5954 <- eval (bit_and v_5920 v_5953);
      v_5955 <- getRegister zf;
      v_5956 <- eval (eq v_5955 (expression.bv_nat 1 1));
      v_5957 <- eval (bit_and v_5932 v_5956);
      v_5958 <- eval (bit_or v_5954 v_5957);
      v_5959 <- eval (mux v_5958 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5960 <- eval (extract v_5928 31 32);
      v_5961 <- eval (eq v_5960 (expression.bv_nat 1 1));
      v_5962 <- eval (extract v_5928 30 31);
      v_5963 <- eval (eq v_5962 (expression.bv_nat 1 1));
      v_5964 <- eval (eq v_5961 v_5963);
      v_5965 <- eval (notBool_ v_5964);
      v_5966 <- eval (extract v_5928 29 30);
      v_5967 <- eval (eq v_5966 (expression.bv_nat 1 1));
      v_5968 <- eval (eq v_5965 v_5967);
      v_5969 <- eval (notBool_ v_5968);
      v_5970 <- eval (extract v_5928 28 29);
      v_5971 <- eval (eq v_5970 (expression.bv_nat 1 1));
      v_5972 <- eval (eq v_5969 v_5971);
      v_5973 <- eval (notBool_ v_5972);
      v_5974 <- eval (extract v_5928 27 28);
      v_5975 <- eval (eq v_5974 (expression.bv_nat 1 1));
      v_5976 <- eval (eq v_5973 v_5975);
      v_5977 <- eval (notBool_ v_5976);
      v_5978 <- eval (extract v_5928 26 27);
      v_5979 <- eval (eq v_5978 (expression.bv_nat 1 1));
      v_5980 <- eval (eq v_5977 v_5979);
      v_5981 <- eval (notBool_ v_5980);
      v_5982 <- eval (extract v_5928 25 26);
      v_5983 <- eval (eq v_5982 (expression.bv_nat 1 1));
      v_5984 <- eval (eq v_5981 v_5983);
      v_5985 <- eval (notBool_ v_5984);
      v_5986 <- eval (extract v_5928 24 25);
      v_5987 <- eval (eq v_5986 (expression.bv_nat 1 1));
      v_5988 <- eval (eq v_5985 v_5987);
      v_5989 <- eval (notBool_ v_5988);
      v_5990 <- eval (notBool_ v_5989);
      v_5991 <- eval (bit_and v_5920 v_5990);
      v_5992 <- getRegister pf;
      v_5993 <- eval (eq v_5992 (expression.bv_nat 1 1));
      v_5994 <- eval (bit_and v_5932 v_5993);
      v_5995 <- eval (bit_or v_5991 v_5994);
      v_5996 <- eval (mux v_5995 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5997 <- eval (eq v_5918 (expression.bv_nat 8 1));
      v_5998 <- eval (notBool_ v_5997);
      v_5999 <- getRegister of;
      v_6000 <- eval (eq v_5999 (expression.bv_nat 1 1));
      v_6001 <- eval (bit_and v_5932 v_6000);
      v_6002 <- eval (bit_or v_5946 v_6001);
      v_6003 <- eval (bit_and v_5998 v_6002);
      v_6004 <- eval (mux v_6003 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2579) v_5952;
      setRegister of v_6004;
      setRegister pf v_5996;
      setRegister zf v_5959;
      setRegister af v_5951;
      setRegister sf v_5945;
      setRegister cf v_5937;
      pure ()
    pat_end;
    pattern fun (v_2583 : imm int) (v_2584 : reg (bv 32)) => do
      v_6012 <- eval (handleImmediateWithSignExtend v_2583 8 8);
      v_6013 <- eval (bv_and v_6012 (expression.bv_nat 8 31));
      v_6014 <- eval (eq v_6013 (expression.bv_nat 8 0));
      v_6015 <- eval (notBool_ v_6014);
      v_6016 <- getRegister v_2584;
      v_6017 <- eval (concat v_6016 (expression.bv_nat 1 0));
      v_6018 <- eval (bitwidthMInt v_6017);
      v_6019 <- eval (svalueMInt v_6017);
      v_6020 <- eval (mi v_6018 v_6019);
      v_6021 <- eval (concat (expression.bv_nat 25 0) v_6013);
      v_6022 <- eval (uvalueMInt v_6021);
      v_6023 <- eval (ashr v_6020 v_6022);
      v_6024 <- eval (extract v_6023 32 33);
      v_6025 <- eval (eq v_6024 (expression.bv_nat 1 1));
      v_6026 <- eval (bit_and v_6015 v_6025);
      v_6027 <- eval (notBool_ v_6015);
      v_6028 <- getRegister cf;
      v_6029 <- eval (eq v_6028 (expression.bv_nat 1 1));
      v_6030 <- eval (bit_and v_6027 v_6029);
      v_6031 <- eval (bit_or v_6026 v_6030);
      v_6032 <- eval (mux v_6031 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6033 <- eval (extract v_6023 0 1);
      v_6034 <- eval (eq v_6033 (expression.bv_nat 1 1));
      v_6035 <- eval (bit_and v_6015 v_6034);
      v_6036 <- getRegister sf;
      v_6037 <- eval (eq v_6036 (expression.bv_nat 1 1));
      v_6038 <- eval (bit_and v_6027 v_6037);
      v_6039 <- eval (bit_or v_6035 v_6038);
      v_6040 <- eval (mux v_6039 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6041 <- eval (bit_and v_6015 undef);
      v_6042 <- getRegister af;
      v_6043 <- eval (eq v_6042 (expression.bv_nat 1 1));
      v_6044 <- eval (bit_and v_6027 v_6043);
      v_6045 <- eval (bit_or v_6041 v_6044);
      v_6046 <- eval (mux v_6045 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6047 <- eval (extract v_6023 0 32);
      v_6048 <- eval (eq v_6047 (expression.bv_nat 32 0));
      v_6049 <- eval (bit_and v_6015 v_6048);
      v_6050 <- getRegister zf;
      v_6051 <- eval (eq v_6050 (expression.bv_nat 1 1));
      v_6052 <- eval (bit_and v_6027 v_6051);
      v_6053 <- eval (bit_or v_6049 v_6052);
      v_6054 <- eval (mux v_6053 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6055 <- eval (extract v_6023 31 32);
      v_6056 <- eval (eq v_6055 (expression.bv_nat 1 1));
      v_6057 <- eval (extract v_6023 30 31);
      v_6058 <- eval (eq v_6057 (expression.bv_nat 1 1));
      v_6059 <- eval (eq v_6056 v_6058);
      v_6060 <- eval (notBool_ v_6059);
      v_6061 <- eval (extract v_6023 29 30);
      v_6062 <- eval (eq v_6061 (expression.bv_nat 1 1));
      v_6063 <- eval (eq v_6060 v_6062);
      v_6064 <- eval (notBool_ v_6063);
      v_6065 <- eval (extract v_6023 28 29);
      v_6066 <- eval (eq v_6065 (expression.bv_nat 1 1));
      v_6067 <- eval (eq v_6064 v_6066);
      v_6068 <- eval (notBool_ v_6067);
      v_6069 <- eval (extract v_6023 27 28);
      v_6070 <- eval (eq v_6069 (expression.bv_nat 1 1));
      v_6071 <- eval (eq v_6068 v_6070);
      v_6072 <- eval (notBool_ v_6071);
      v_6073 <- eval (extract v_6023 26 27);
      v_6074 <- eval (eq v_6073 (expression.bv_nat 1 1));
      v_6075 <- eval (eq v_6072 v_6074);
      v_6076 <- eval (notBool_ v_6075);
      v_6077 <- eval (extract v_6023 25 26);
      v_6078 <- eval (eq v_6077 (expression.bv_nat 1 1));
      v_6079 <- eval (eq v_6076 v_6078);
      v_6080 <- eval (notBool_ v_6079);
      v_6081 <- eval (extract v_6023 24 25);
      v_6082 <- eval (eq v_6081 (expression.bv_nat 1 1));
      v_6083 <- eval (eq v_6080 v_6082);
      v_6084 <- eval (notBool_ v_6083);
      v_6085 <- eval (notBool_ v_6084);
      v_6086 <- eval (bit_and v_6015 v_6085);
      v_6087 <- getRegister pf;
      v_6088 <- eval (eq v_6087 (expression.bv_nat 1 1));
      v_6089 <- eval (bit_and v_6027 v_6088);
      v_6090 <- eval (bit_or v_6086 v_6089);
      v_6091 <- eval (mux v_6090 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6092 <- eval (eq v_6013 (expression.bv_nat 8 1));
      v_6093 <- eval (notBool_ v_6092);
      v_6094 <- getRegister of;
      v_6095 <- eval (eq v_6094 (expression.bv_nat 1 1));
      v_6096 <- eval (bit_and v_6027 v_6095);
      v_6097 <- eval (bit_or v_6041 v_6096);
      v_6098 <- eval (bit_and v_6093 v_6097);
      v_6099 <- eval (mux v_6098 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2584) v_6047;
      setRegister of v_6099;
      setRegister pf v_6091;
      setRegister zf v_6054;
      setRegister af v_6046;
      setRegister sf v_6040;
      setRegister cf v_6032;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2591 : reg (bv 32)) => do
      v_6109 <- getRegister v_2591;
      v_6110 <- eval (concat v_6109 (expression.bv_nat 1 0));
      v_6111 <- eval (bitwidthMInt v_6110);
      v_6112 <- eval (svalueMInt v_6110);
      v_6113 <- eval (mi v_6111 v_6112);
      v_6114 <- eval (ashr v_6113 1);
      v_6115 <- eval (extract v_6114 32 33);
      v_6116 <- eval (extract v_6114 0 1);
      v_6117 <- eval (extract v_6114 0 32);
      v_6118 <- eval (eq v_6117 (expression.bv_nat 32 0));
      v_6119 <- eval (mux v_6118 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6120 <- eval (extract v_6114 31 32);
      v_6121 <- eval (eq v_6120 (expression.bv_nat 1 1));
      v_6122 <- eval (extract v_6114 30 31);
      v_6123 <- eval (eq v_6122 (expression.bv_nat 1 1));
      v_6124 <- eval (eq v_6121 v_6123);
      v_6125 <- eval (notBool_ v_6124);
      v_6126 <- eval (extract v_6114 29 30);
      v_6127 <- eval (eq v_6126 (expression.bv_nat 1 1));
      v_6128 <- eval (eq v_6125 v_6127);
      v_6129 <- eval (notBool_ v_6128);
      v_6130 <- eval (extract v_6114 28 29);
      v_6131 <- eval (eq v_6130 (expression.bv_nat 1 1));
      v_6132 <- eval (eq v_6129 v_6131);
      v_6133 <- eval (notBool_ v_6132);
      v_6134 <- eval (extract v_6114 27 28);
      v_6135 <- eval (eq v_6134 (expression.bv_nat 1 1));
      v_6136 <- eval (eq v_6133 v_6135);
      v_6137 <- eval (notBool_ v_6136);
      v_6138 <- eval (extract v_6114 26 27);
      v_6139 <- eval (eq v_6138 (expression.bv_nat 1 1));
      v_6140 <- eval (eq v_6137 v_6139);
      v_6141 <- eval (notBool_ v_6140);
      v_6142 <- eval (extract v_6114 25 26);
      v_6143 <- eval (eq v_6142 (expression.bv_nat 1 1));
      v_6144 <- eval (eq v_6141 v_6143);
      v_6145 <- eval (notBool_ v_6144);
      v_6146 <- eval (extract v_6114 24 25);
      v_6147 <- eval (eq v_6146 (expression.bv_nat 1 1));
      v_6148 <- eval (eq v_6145 v_6147);
      v_6149 <- eval (notBool_ v_6148);
      v_6150 <- eval (notBool_ v_6149);
      v_6151 <- eval (mux v_6150 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2591) v_6117;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_6151;
      setRegister zf v_6119;
      setRegister af undef;
      setRegister sf v_6116;
      setRegister cf v_6115;
      pure ()
    pat_end;
    pattern fun (v_2588 : reg (bv 32)) => do
      v_10747 <- getRegister v_2588;
      v_10748 <- eval (concat v_10747 (expression.bv_nat 1 0));
      v_10749 <- eval (bitwidthMInt v_10748);
      v_10750 <- eval (svalueMInt v_10748);
      v_10751 <- eval (mi v_10749 v_10750);
      v_10752 <- eval (ashr v_10751 1);
      v_10753 <- eval (extract v_10752 32 33);
      v_10754 <- eval (eq v_10753 (expression.bv_nat 1 1));
      v_10755 <- eval (mux v_10754 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10756 <- eval (extract v_10752 0 1);
      v_10757 <- eval (eq v_10756 (expression.bv_nat 1 1));
      v_10758 <- eval (mux v_10757 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10759 <- eval (extract v_10752 0 32);
      v_10760 <- eval (eq v_10759 (expression.bv_nat 32 0));
      v_10761 <- eval (mux v_10760 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10762 <- eval (extract v_10752 31 32);
      v_10763 <- eval (eq v_10762 (expression.bv_nat 1 1));
      v_10764 <- eval (extract v_10752 30 31);
      v_10765 <- eval (eq v_10764 (expression.bv_nat 1 1));
      v_10766 <- eval (eq v_10763 v_10765);
      v_10767 <- eval (notBool_ v_10766);
      v_10768 <- eval (extract v_10752 29 30);
      v_10769 <- eval (eq v_10768 (expression.bv_nat 1 1));
      v_10770 <- eval (eq v_10767 v_10769);
      v_10771 <- eval (notBool_ v_10770);
      v_10772 <- eval (extract v_10752 28 29);
      v_10773 <- eval (eq v_10772 (expression.bv_nat 1 1));
      v_10774 <- eval (eq v_10771 v_10773);
      v_10775 <- eval (notBool_ v_10774);
      v_10776 <- eval (extract v_10752 27 28);
      v_10777 <- eval (eq v_10776 (expression.bv_nat 1 1));
      v_10778 <- eval (eq v_10775 v_10777);
      v_10779 <- eval (notBool_ v_10778);
      v_10780 <- eval (extract v_10752 26 27);
      v_10781 <- eval (eq v_10780 (expression.bv_nat 1 1));
      v_10782 <- eval (eq v_10779 v_10781);
      v_10783 <- eval (notBool_ v_10782);
      v_10784 <- eval (extract v_10752 25 26);
      v_10785 <- eval (eq v_10784 (expression.bv_nat 1 1));
      v_10786 <- eval (eq v_10783 v_10785);
      v_10787 <- eval (notBool_ v_10786);
      v_10788 <- eval (extract v_10752 24 25);
      v_10789 <- eval (eq v_10788 (expression.bv_nat 1 1));
      v_10790 <- eval (eq v_10787 v_10789);
      v_10791 <- eval (notBool_ v_10790);
      v_10792 <- eval (notBool_ v_10791);
      v_10793 <- eval (mux v_10792 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2588) v_10759;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_10793;
      setRegister zf v_10761;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister sf v_10758;
      setRegister cf v_10755;
      pure ()
    pat_end;
    pattern fun (v_2588 : reg (bv 32)) => do
      v_10801 <- getRegister v_2588;
      v_10802 <- eval (concat v_10801 (expression.bv_nat 1 0));
      v_10803 <- eval (bitwidthMInt v_10802);
      v_10804 <- eval (svalueMInt v_10802);
      v_10805 <- eval (mi v_10803 v_10804);
      v_10806 <- eval (ashr v_10805 1);
      v_10807 <- eval (extract v_10806 32 33);
      v_10808 <- eval (extract v_10806 0 1);
      v_10809 <- eval (extract v_10806 0 32);
      v_10810 <- eval (eq v_10809 (expression.bv_nat 32 0));
      v_10811 <- eval (mux v_10810 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10812 <- eval (extract v_10806 31 32);
      v_10813 <- eval (eq v_10812 (expression.bv_nat 1 1));
      v_10814 <- eval (extract v_10806 30 31);
      v_10815 <- eval (eq v_10814 (expression.bv_nat 1 1));
      v_10816 <- eval (eq v_10813 v_10815);
      v_10817 <- eval (notBool_ v_10816);
      v_10818 <- eval (extract v_10806 29 30);
      v_10819 <- eval (eq v_10818 (expression.bv_nat 1 1));
      v_10820 <- eval (eq v_10817 v_10819);
      v_10821 <- eval (notBool_ v_10820);
      v_10822 <- eval (extract v_10806 28 29);
      v_10823 <- eval (eq v_10822 (expression.bv_nat 1 1));
      v_10824 <- eval (eq v_10821 v_10823);
      v_10825 <- eval (notBool_ v_10824);
      v_10826 <- eval (extract v_10806 27 28);
      v_10827 <- eval (eq v_10826 (expression.bv_nat 1 1));
      v_10828 <- eval (eq v_10825 v_10827);
      v_10829 <- eval (notBool_ v_10828);
      v_10830 <- eval (extract v_10806 26 27);
      v_10831 <- eval (eq v_10830 (expression.bv_nat 1 1));
      v_10832 <- eval (eq v_10829 v_10831);
      v_10833 <- eval (notBool_ v_10832);
      v_10834 <- eval (extract v_10806 25 26);
      v_10835 <- eval (eq v_10834 (expression.bv_nat 1 1));
      v_10836 <- eval (eq v_10833 v_10835);
      v_10837 <- eval (notBool_ v_10836);
      v_10838 <- eval (extract v_10806 24 25);
      v_10839 <- eval (eq v_10838 (expression.bv_nat 1 1));
      v_10840 <- eval (eq v_10837 v_10839);
      v_10841 <- eval (notBool_ v_10840);
      v_10842 <- eval (notBool_ v_10841);
      v_10843 <- eval (mux v_10842 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2588) v_10809;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_10843;
      setRegister zf v_10811;
      setRegister af undef;
      setRegister sf v_10808;
      setRegister cf v_10807;
      pure ()
    pat_end;
    pattern fun cl (v_2566 : Mem) => do
      v_17147 <- evaluateAddress v_2566;
      v_17148 <- load v_17147 4;
      v_17149 <- eval (concat v_17148 (expression.bv_nat 1 0));
      v_17150 <- eval (bitwidthMInt v_17149);
      v_17151 <- eval (svalueMInt v_17149);
      v_17152 <- eval (mi v_17150 v_17151);
      v_17153 <- getRegister rcx;
      v_17154 <- eval (extract v_17153 56 64);
      v_17155 <- eval (bv_and v_17154 (expression.bv_nat 8 31));
      v_17156 <- eval (concat (expression.bv_nat 25 0) v_17155);
      v_17157 <- eval (uvalueMInt v_17156);
      v_17158 <- eval (ashr v_17152 v_17157);
      v_17159 <- eval (extract v_17158 0 32);
      store v_17147 v_17159 4;
      v_17161 <- eval (eq v_17155 (expression.bv_nat 8 0));
      v_17162 <- eval (notBool_ v_17161);
      v_17163 <- eval (extract v_17158 32 33);
      v_17164 <- eval (eq v_17163 (expression.bv_nat 1 1));
      v_17165 <- eval (bit_and v_17162 v_17164);
      v_17166 <- eval (notBool_ v_17162);
      v_17167 <- getRegister cf;
      v_17168 <- eval (eq v_17167 (expression.bv_nat 1 1));
      v_17169 <- eval (bit_and v_17166 v_17168);
      v_17170 <- eval (bit_or v_17165 v_17169);
      v_17171 <- eval (mux v_17170 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17172 <- eval (extract v_17158 0 1);
      v_17173 <- eval (eq v_17172 (expression.bv_nat 1 1));
      v_17174 <- eval (bit_and v_17162 v_17173);
      v_17175 <- getRegister sf;
      v_17176 <- eval (eq v_17175 (expression.bv_nat 1 1));
      v_17177 <- eval (bit_and v_17166 v_17176);
      v_17178 <- eval (bit_or v_17174 v_17177);
      v_17179 <- eval (mux v_17178 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17180 <- eval (eq v_17159 (expression.bv_nat 32 0));
      v_17181 <- eval (bit_and v_17162 v_17180);
      v_17182 <- getRegister zf;
      v_17183 <- eval (eq v_17182 (expression.bv_nat 1 1));
      v_17184 <- eval (bit_and v_17166 v_17183);
      v_17185 <- eval (bit_or v_17181 v_17184);
      v_17186 <- eval (mux v_17185 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17187 <- eval (bit_and v_17162 undef);
      v_17188 <- getRegister af;
      v_17189 <- eval (eq v_17188 (expression.bv_nat 1 1));
      v_17190 <- eval (bit_and v_17166 v_17189);
      v_17191 <- eval (bit_or v_17187 v_17190);
      v_17192 <- eval (mux v_17191 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17193 <- eval (extract v_17158 31 32);
      v_17194 <- eval (eq v_17193 (expression.bv_nat 1 1));
      v_17195 <- eval (extract v_17158 30 31);
      v_17196 <- eval (eq v_17195 (expression.bv_nat 1 1));
      v_17197 <- eval (eq v_17194 v_17196);
      v_17198 <- eval (notBool_ v_17197);
      v_17199 <- eval (extract v_17158 29 30);
      v_17200 <- eval (eq v_17199 (expression.bv_nat 1 1));
      v_17201 <- eval (eq v_17198 v_17200);
      v_17202 <- eval (notBool_ v_17201);
      v_17203 <- eval (extract v_17158 28 29);
      v_17204 <- eval (eq v_17203 (expression.bv_nat 1 1));
      v_17205 <- eval (eq v_17202 v_17204);
      v_17206 <- eval (notBool_ v_17205);
      v_17207 <- eval (extract v_17158 27 28);
      v_17208 <- eval (eq v_17207 (expression.bv_nat 1 1));
      v_17209 <- eval (eq v_17206 v_17208);
      v_17210 <- eval (notBool_ v_17209);
      v_17211 <- eval (extract v_17158 26 27);
      v_17212 <- eval (eq v_17211 (expression.bv_nat 1 1));
      v_17213 <- eval (eq v_17210 v_17212);
      v_17214 <- eval (notBool_ v_17213);
      v_17215 <- eval (extract v_17158 25 26);
      v_17216 <- eval (eq v_17215 (expression.bv_nat 1 1));
      v_17217 <- eval (eq v_17214 v_17216);
      v_17218 <- eval (notBool_ v_17217);
      v_17219 <- eval (extract v_17158 24 25);
      v_17220 <- eval (eq v_17219 (expression.bv_nat 1 1));
      v_17221 <- eval (eq v_17218 v_17220);
      v_17222 <- eval (notBool_ v_17221);
      v_17223 <- eval (notBool_ v_17222);
      v_17224 <- eval (bit_and v_17162 v_17223);
      v_17225 <- getRegister pf;
      v_17226 <- eval (eq v_17225 (expression.bv_nat 1 1));
      v_17227 <- eval (bit_and v_17166 v_17226);
      v_17228 <- eval (bit_or v_17224 v_17227);
      v_17229 <- eval (mux v_17228 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17230 <- eval (eq v_17155 (expression.bv_nat 8 1));
      v_17231 <- eval (notBool_ v_17230);
      v_17232 <- getRegister of;
      v_17233 <- eval (eq v_17232 (expression.bv_nat 1 1));
      v_17234 <- eval (bit_and v_17166 v_17233);
      v_17235 <- eval (bit_or v_17187 v_17234);
      v_17236 <- eval (bit_and v_17231 v_17235);
      v_17237 <- eval (mux v_17236 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_17237;
      setRegister pf v_17229;
      setRegister af v_17192;
      setRegister zf v_17186;
      setRegister sf v_17179;
      setRegister cf v_17171;
      pure ()
    pat_end;
    pattern fun (v_2570 : imm int) (v_2569 : Mem) => do
      v_17244 <- evaluateAddress v_2569;
      v_17245 <- load v_17244 4;
      v_17246 <- eval (concat v_17245 (expression.bv_nat 1 0));
      v_17247 <- eval (bitwidthMInt v_17246);
      v_17248 <- eval (svalueMInt v_17246);
      v_17249 <- eval (mi v_17247 v_17248);
      v_17250 <- eval (handleImmediateWithSignExtend v_2570 8 8);
      v_17251 <- eval (bv_and v_17250 (expression.bv_nat 8 31));
      v_17252 <- eval (concat (expression.bv_nat 25 0) v_17251);
      v_17253 <- eval (uvalueMInt v_17252);
      v_17254 <- eval (ashr v_17249 v_17253);
      v_17255 <- eval (extract v_17254 0 32);
      store v_17244 v_17255 4;
      v_17257 <- eval (eq v_17251 (expression.bv_nat 8 0));
      v_17258 <- eval (notBool_ v_17257);
      v_17259 <- eval (extract v_17254 32 33);
      v_17260 <- eval (eq v_17259 (expression.bv_nat 1 1));
      v_17261 <- eval (bit_and v_17258 v_17260);
      v_17262 <- eval (notBool_ v_17258);
      v_17263 <- getRegister cf;
      v_17264 <- eval (eq v_17263 (expression.bv_nat 1 1));
      v_17265 <- eval (bit_and v_17262 v_17264);
      v_17266 <- eval (bit_or v_17261 v_17265);
      v_17267 <- eval (mux v_17266 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17268 <- eval (extract v_17254 0 1);
      v_17269 <- eval (eq v_17268 (expression.bv_nat 1 1));
      v_17270 <- eval (bit_and v_17258 v_17269);
      v_17271 <- getRegister sf;
      v_17272 <- eval (eq v_17271 (expression.bv_nat 1 1));
      v_17273 <- eval (bit_and v_17262 v_17272);
      v_17274 <- eval (bit_or v_17270 v_17273);
      v_17275 <- eval (mux v_17274 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17276 <- eval (eq v_17255 (expression.bv_nat 32 0));
      v_17277 <- eval (bit_and v_17258 v_17276);
      v_17278 <- getRegister zf;
      v_17279 <- eval (eq v_17278 (expression.bv_nat 1 1));
      v_17280 <- eval (bit_and v_17262 v_17279);
      v_17281 <- eval (bit_or v_17277 v_17280);
      v_17282 <- eval (mux v_17281 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17283 <- eval (bit_and v_17258 undef);
      v_17284 <- getRegister af;
      v_17285 <- eval (eq v_17284 (expression.bv_nat 1 1));
      v_17286 <- eval (bit_and v_17262 v_17285);
      v_17287 <- eval (bit_or v_17283 v_17286);
      v_17288 <- eval (mux v_17287 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17289 <- eval (extract v_17254 31 32);
      v_17290 <- eval (eq v_17289 (expression.bv_nat 1 1));
      v_17291 <- eval (extract v_17254 30 31);
      v_17292 <- eval (eq v_17291 (expression.bv_nat 1 1));
      v_17293 <- eval (eq v_17290 v_17292);
      v_17294 <- eval (notBool_ v_17293);
      v_17295 <- eval (extract v_17254 29 30);
      v_17296 <- eval (eq v_17295 (expression.bv_nat 1 1));
      v_17297 <- eval (eq v_17294 v_17296);
      v_17298 <- eval (notBool_ v_17297);
      v_17299 <- eval (extract v_17254 28 29);
      v_17300 <- eval (eq v_17299 (expression.bv_nat 1 1));
      v_17301 <- eval (eq v_17298 v_17300);
      v_17302 <- eval (notBool_ v_17301);
      v_17303 <- eval (extract v_17254 27 28);
      v_17304 <- eval (eq v_17303 (expression.bv_nat 1 1));
      v_17305 <- eval (eq v_17302 v_17304);
      v_17306 <- eval (notBool_ v_17305);
      v_17307 <- eval (extract v_17254 26 27);
      v_17308 <- eval (eq v_17307 (expression.bv_nat 1 1));
      v_17309 <- eval (eq v_17306 v_17308);
      v_17310 <- eval (notBool_ v_17309);
      v_17311 <- eval (extract v_17254 25 26);
      v_17312 <- eval (eq v_17311 (expression.bv_nat 1 1));
      v_17313 <- eval (eq v_17310 v_17312);
      v_17314 <- eval (notBool_ v_17313);
      v_17315 <- eval (extract v_17254 24 25);
      v_17316 <- eval (eq v_17315 (expression.bv_nat 1 1));
      v_17317 <- eval (eq v_17314 v_17316);
      v_17318 <- eval (notBool_ v_17317);
      v_17319 <- eval (notBool_ v_17318);
      v_17320 <- eval (bit_and v_17258 v_17319);
      v_17321 <- getRegister pf;
      v_17322 <- eval (eq v_17321 (expression.bv_nat 1 1));
      v_17323 <- eval (bit_and v_17262 v_17322);
      v_17324 <- eval (bit_or v_17320 v_17323);
      v_17325 <- eval (mux v_17324 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17326 <- eval (eq v_17251 (expression.bv_nat 8 1));
      v_17327 <- eval (notBool_ v_17326);
      v_17328 <- getRegister of;
      v_17329 <- eval (eq v_17328 (expression.bv_nat 1 1));
      v_17330 <- eval (bit_and v_17262 v_17329);
      v_17331 <- eval (bit_or v_17283 v_17330);
      v_17332 <- eval (bit_and v_17327 v_17331);
      v_17333 <- eval (mux v_17332 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_17333;
      setRegister pf v_17325;
      setRegister af v_17288;
      setRegister zf v_17282;
      setRegister sf v_17275;
      setRegister cf v_17267;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2569 : Mem) => do
      v_17340 <- evaluateAddress v_2569;
      v_17341 <- load v_17340 4;
      v_17342 <- eval (concat v_17341 (expression.bv_nat 1 0));
      v_17343 <- eval (bitwidthMInt v_17342);
      v_17344 <- eval (svalueMInt v_17342);
      v_17345 <- eval (mi v_17343 v_17344);
      v_17346 <- eval (ashr v_17345 1);
      v_17347 <- eval (extract v_17346 0 32);
      store v_17340 v_17347 4;
      v_17349 <- eval (extract v_17346 32 33);
      v_17350 <- eval (extract v_17346 0 1);
      v_17351 <- eval (eq v_17347 (expression.bv_nat 32 0));
      v_17352 <- eval (mux v_17351 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17353 <- eval (extract v_17346 31 32);
      v_17354 <- eval (eq v_17353 (expression.bv_nat 1 1));
      v_17355 <- eval (extract v_17346 30 31);
      v_17356 <- eval (eq v_17355 (expression.bv_nat 1 1));
      v_17357 <- eval (eq v_17354 v_17356);
      v_17358 <- eval (notBool_ v_17357);
      v_17359 <- eval (extract v_17346 29 30);
      v_17360 <- eval (eq v_17359 (expression.bv_nat 1 1));
      v_17361 <- eval (eq v_17358 v_17360);
      v_17362 <- eval (notBool_ v_17361);
      v_17363 <- eval (extract v_17346 28 29);
      v_17364 <- eval (eq v_17363 (expression.bv_nat 1 1));
      v_17365 <- eval (eq v_17362 v_17364);
      v_17366 <- eval (notBool_ v_17365);
      v_17367 <- eval (extract v_17346 27 28);
      v_17368 <- eval (eq v_17367 (expression.bv_nat 1 1));
      v_17369 <- eval (eq v_17366 v_17368);
      v_17370 <- eval (notBool_ v_17369);
      v_17371 <- eval (extract v_17346 26 27);
      v_17372 <- eval (eq v_17371 (expression.bv_nat 1 1));
      v_17373 <- eval (eq v_17370 v_17372);
      v_17374 <- eval (notBool_ v_17373);
      v_17375 <- eval (extract v_17346 25 26);
      v_17376 <- eval (eq v_17375 (expression.bv_nat 1 1));
      v_17377 <- eval (eq v_17374 v_17376);
      v_17378 <- eval (notBool_ v_17377);
      v_17379 <- eval (extract v_17346 24 25);
      v_17380 <- eval (eq v_17379 (expression.bv_nat 1 1));
      v_17381 <- eval (eq v_17378 v_17380);
      v_17382 <- eval (notBool_ v_17381);
      v_17383 <- eval (notBool_ v_17382);
      v_17384 <- eval (mux v_17383 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17384;
      setRegister af undef;
      setRegister zf v_17352;
      setRegister sf v_17350;
      setRegister cf v_17349;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2569 : Mem) => do
      v_17391 <- evaluateAddress v_2569;
      v_17392 <- load v_17391 4;
      v_17393 <- eval (concat v_17392 (expression.bv_nat 1 0));
      v_17394 <- eval (bitwidthMInt v_17393);
      v_17395 <- eval (svalueMInt v_17393);
      v_17396 <- eval (mi v_17394 v_17395);
      v_17397 <- eval (ashr v_17396 1);
      v_17398 <- eval (extract v_17397 0 32);
      store v_17391 v_17398 4;
      v_17400 <- eval (extract v_17397 32 33);
      v_17401 <- eval (eq v_17400 (expression.bv_nat 1 1));
      v_17402 <- eval (mux v_17401 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17403 <- eval (extract v_17397 0 1);
      v_17404 <- eval (eq v_17403 (expression.bv_nat 1 1));
      v_17405 <- eval (mux v_17404 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17406 <- eval (eq v_17398 (expression.bv_nat 32 0));
      v_17407 <- eval (mux v_17406 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17408 <- eval (extract v_17397 31 32);
      v_17409 <- eval (eq v_17408 (expression.bv_nat 1 1));
      v_17410 <- eval (extract v_17397 30 31);
      v_17411 <- eval (eq v_17410 (expression.bv_nat 1 1));
      v_17412 <- eval (eq v_17409 v_17411);
      v_17413 <- eval (notBool_ v_17412);
      v_17414 <- eval (extract v_17397 29 30);
      v_17415 <- eval (eq v_17414 (expression.bv_nat 1 1));
      v_17416 <- eval (eq v_17413 v_17415);
      v_17417 <- eval (notBool_ v_17416);
      v_17418 <- eval (extract v_17397 28 29);
      v_17419 <- eval (eq v_17418 (expression.bv_nat 1 1));
      v_17420 <- eval (eq v_17417 v_17419);
      v_17421 <- eval (notBool_ v_17420);
      v_17422 <- eval (extract v_17397 27 28);
      v_17423 <- eval (eq v_17422 (expression.bv_nat 1 1));
      v_17424 <- eval (eq v_17421 v_17423);
      v_17425 <- eval (notBool_ v_17424);
      v_17426 <- eval (extract v_17397 26 27);
      v_17427 <- eval (eq v_17426 (expression.bv_nat 1 1));
      v_17428 <- eval (eq v_17425 v_17427);
      v_17429 <- eval (notBool_ v_17428);
      v_17430 <- eval (extract v_17397 25 26);
      v_17431 <- eval (eq v_17430 (expression.bv_nat 1 1));
      v_17432 <- eval (eq v_17429 v_17431);
      v_17433 <- eval (notBool_ v_17432);
      v_17434 <- eval (extract v_17397 24 25);
      v_17435 <- eval (eq v_17434 (expression.bv_nat 1 1));
      v_17436 <- eval (eq v_17433 v_17435);
      v_17437 <- eval (notBool_ v_17436);
      v_17438 <- eval (notBool_ v_17437);
      v_17439 <- eval (mux v_17438 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17439;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_17407;
      setRegister sf v_17405;
      setRegister cf v_17402;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2576 : Mem) => do
      v_17448 <- evaluateAddress v_2576;
      v_17449 <- load v_17448 4;
      v_17450 <- eval (concat v_17449 (expression.bv_nat 1 0));
      v_17451 <- eval (bitwidthMInt v_17450);
      v_17452 <- eval (svalueMInt v_17450);
      v_17453 <- eval (mi v_17451 v_17452);
      v_17454 <- eval (ashr v_17453 1);
      v_17455 <- eval (extract v_17454 0 32);
      store v_17448 v_17455 4;
      v_17457 <- eval (extract v_17454 32 33);
      v_17458 <- eval (eq v_17457 (expression.bv_nat 1 1));
      v_17459 <- eval (mux v_17458 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17460 <- eval (extract v_17454 0 1);
      v_17461 <- eval (eq v_17460 (expression.bv_nat 1 1));
      v_17462 <- eval (mux v_17461 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17463 <- eval (eq v_17455 (expression.bv_nat 32 0));
      v_17464 <- eval (mux v_17463 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17465 <- eval (extract v_17454 31 32);
      v_17466 <- eval (eq v_17465 (expression.bv_nat 1 1));
      v_17467 <- eval (extract v_17454 30 31);
      v_17468 <- eval (eq v_17467 (expression.bv_nat 1 1));
      v_17469 <- eval (eq v_17466 v_17468);
      v_17470 <- eval (notBool_ v_17469);
      v_17471 <- eval (extract v_17454 29 30);
      v_17472 <- eval (eq v_17471 (expression.bv_nat 1 1));
      v_17473 <- eval (eq v_17470 v_17472);
      v_17474 <- eval (notBool_ v_17473);
      v_17475 <- eval (extract v_17454 28 29);
      v_17476 <- eval (eq v_17475 (expression.bv_nat 1 1));
      v_17477 <- eval (eq v_17474 v_17476);
      v_17478 <- eval (notBool_ v_17477);
      v_17479 <- eval (extract v_17454 27 28);
      v_17480 <- eval (eq v_17479 (expression.bv_nat 1 1));
      v_17481 <- eval (eq v_17478 v_17480);
      v_17482 <- eval (notBool_ v_17481);
      v_17483 <- eval (extract v_17454 26 27);
      v_17484 <- eval (eq v_17483 (expression.bv_nat 1 1));
      v_17485 <- eval (eq v_17482 v_17484);
      v_17486 <- eval (notBool_ v_17485);
      v_17487 <- eval (extract v_17454 25 26);
      v_17488 <- eval (eq v_17487 (expression.bv_nat 1 1));
      v_17489 <- eval (eq v_17486 v_17488);
      v_17490 <- eval (notBool_ v_17489);
      v_17491 <- eval (extract v_17454 24 25);
      v_17492 <- eval (eq v_17491 (expression.bv_nat 1 1));
      v_17493 <- eval (eq v_17490 v_17492);
      v_17494 <- eval (notBool_ v_17493);
      v_17495 <- eval (notBool_ v_17494);
      v_17496 <- eval (mux v_17495 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17496;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_17464;
      setRegister sf v_17462;
      setRegister cf v_17459;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2576 : Mem) => do
      v_17503 <- evaluateAddress v_2576;
      v_17504 <- load v_17503 4;
      v_17505 <- eval (concat v_17504 (expression.bv_nat 1 0));
      v_17506 <- eval (bitwidthMInt v_17505);
      v_17507 <- eval (svalueMInt v_17505);
      v_17508 <- eval (mi v_17506 v_17507);
      v_17509 <- eval (ashr v_17508 1);
      v_17510 <- eval (extract v_17509 0 32);
      store v_17503 v_17510 4;
      v_17512 <- eval (extract v_17509 32 33);
      v_17513 <- eval (extract v_17509 0 1);
      v_17514 <- eval (eq v_17510 (expression.bv_nat 32 0));
      v_17515 <- eval (mux v_17514 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17516 <- eval (extract v_17509 31 32);
      v_17517 <- eval (eq v_17516 (expression.bv_nat 1 1));
      v_17518 <- eval (extract v_17509 30 31);
      v_17519 <- eval (eq v_17518 (expression.bv_nat 1 1));
      v_17520 <- eval (eq v_17517 v_17519);
      v_17521 <- eval (notBool_ v_17520);
      v_17522 <- eval (extract v_17509 29 30);
      v_17523 <- eval (eq v_17522 (expression.bv_nat 1 1));
      v_17524 <- eval (eq v_17521 v_17523);
      v_17525 <- eval (notBool_ v_17524);
      v_17526 <- eval (extract v_17509 28 29);
      v_17527 <- eval (eq v_17526 (expression.bv_nat 1 1));
      v_17528 <- eval (eq v_17525 v_17527);
      v_17529 <- eval (notBool_ v_17528);
      v_17530 <- eval (extract v_17509 27 28);
      v_17531 <- eval (eq v_17530 (expression.bv_nat 1 1));
      v_17532 <- eval (eq v_17529 v_17531);
      v_17533 <- eval (notBool_ v_17532);
      v_17534 <- eval (extract v_17509 26 27);
      v_17535 <- eval (eq v_17534 (expression.bv_nat 1 1));
      v_17536 <- eval (eq v_17533 v_17535);
      v_17537 <- eval (notBool_ v_17536);
      v_17538 <- eval (extract v_17509 25 26);
      v_17539 <- eval (eq v_17538 (expression.bv_nat 1 1));
      v_17540 <- eval (eq v_17537 v_17539);
      v_17541 <- eval (notBool_ v_17540);
      v_17542 <- eval (extract v_17509 24 25);
      v_17543 <- eval (eq v_17542 (expression.bv_nat 1 1));
      v_17544 <- eval (eq v_17541 v_17543);
      v_17545 <- eval (notBool_ v_17544);
      v_17546 <- eval (notBool_ v_17545);
      v_17547 <- eval (mux v_17546 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17547;
      setRegister af undef;
      setRegister zf v_17515;
      setRegister sf v_17513;
      setRegister cf v_17512;
      pure ()
    pat_end;
    pattern fun (v_2573 : Mem) => do
      v_21632 <- evaluateAddress v_2573;
      v_21633 <- load v_21632 4;
      v_21634 <- eval (concat v_21633 (expression.bv_nat 1 0));
      v_21635 <- eval (bitwidthMInt v_21634);
      v_21636 <- eval (svalueMInt v_21634);
      v_21637 <- eval (mi v_21635 v_21636);
      v_21638 <- eval (ashr v_21637 1);
      v_21639 <- eval (extract v_21638 0 32);
      store v_21632 v_21639 4;
      v_21641 <- eval (extract v_21638 32 33);
      v_21642 <- eval (eq v_21641 (expression.bv_nat 1 1));
      v_21643 <- eval (mux v_21642 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21644 <- eval (extract v_21638 0 1);
      v_21645 <- eval (eq v_21644 (expression.bv_nat 1 1));
      v_21646 <- eval (mux v_21645 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21647 <- eval (eq v_21639 (expression.bv_nat 32 0));
      v_21648 <- eval (mux v_21647 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21649 <- eval (extract v_21638 31 32);
      v_21650 <- eval (eq v_21649 (expression.bv_nat 1 1));
      v_21651 <- eval (extract v_21638 30 31);
      v_21652 <- eval (eq v_21651 (expression.bv_nat 1 1));
      v_21653 <- eval (eq v_21650 v_21652);
      v_21654 <- eval (notBool_ v_21653);
      v_21655 <- eval (extract v_21638 29 30);
      v_21656 <- eval (eq v_21655 (expression.bv_nat 1 1));
      v_21657 <- eval (eq v_21654 v_21656);
      v_21658 <- eval (notBool_ v_21657);
      v_21659 <- eval (extract v_21638 28 29);
      v_21660 <- eval (eq v_21659 (expression.bv_nat 1 1));
      v_21661 <- eval (eq v_21658 v_21660);
      v_21662 <- eval (notBool_ v_21661);
      v_21663 <- eval (extract v_21638 27 28);
      v_21664 <- eval (eq v_21663 (expression.bv_nat 1 1));
      v_21665 <- eval (eq v_21662 v_21664);
      v_21666 <- eval (notBool_ v_21665);
      v_21667 <- eval (extract v_21638 26 27);
      v_21668 <- eval (eq v_21667 (expression.bv_nat 1 1));
      v_21669 <- eval (eq v_21666 v_21668);
      v_21670 <- eval (notBool_ v_21669);
      v_21671 <- eval (extract v_21638 25 26);
      v_21672 <- eval (eq v_21671 (expression.bv_nat 1 1));
      v_21673 <- eval (eq v_21670 v_21672);
      v_21674 <- eval (notBool_ v_21673);
      v_21675 <- eval (extract v_21638 24 25);
      v_21676 <- eval (eq v_21675 (expression.bv_nat 1 1));
      v_21677 <- eval (eq v_21674 v_21676);
      v_21678 <- eval (notBool_ v_21677);
      v_21679 <- eval (notBool_ v_21678);
      v_21680 <- eval (mux v_21679 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_21680;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_21648;
      setRegister sf v_21646;
      setRegister cf v_21643;
      pure ()
    pat_end;
    pattern fun (v_2573 : Mem) => do
      v_21687 <- evaluateAddress v_2573;
      v_21688 <- load v_21687 4;
      v_21689 <- eval (concat v_21688 (expression.bv_nat 1 0));
      v_21690 <- eval (bitwidthMInt v_21689);
      v_21691 <- eval (svalueMInt v_21689);
      v_21692 <- eval (mi v_21690 v_21691);
      v_21693 <- eval (ashr v_21692 1);
      v_21694 <- eval (extract v_21693 0 32);
      store v_21687 v_21694 4;
      v_21696 <- eval (extract v_21693 32 33);
      v_21697 <- eval (extract v_21693 0 1);
      v_21698 <- eval (eq v_21694 (expression.bv_nat 32 0));
      v_21699 <- eval (mux v_21698 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21700 <- eval (extract v_21693 31 32);
      v_21701 <- eval (eq v_21700 (expression.bv_nat 1 1));
      v_21702 <- eval (extract v_21693 30 31);
      v_21703 <- eval (eq v_21702 (expression.bv_nat 1 1));
      v_21704 <- eval (eq v_21701 v_21703);
      v_21705 <- eval (notBool_ v_21704);
      v_21706 <- eval (extract v_21693 29 30);
      v_21707 <- eval (eq v_21706 (expression.bv_nat 1 1));
      v_21708 <- eval (eq v_21705 v_21707);
      v_21709 <- eval (notBool_ v_21708);
      v_21710 <- eval (extract v_21693 28 29);
      v_21711 <- eval (eq v_21710 (expression.bv_nat 1 1));
      v_21712 <- eval (eq v_21709 v_21711);
      v_21713 <- eval (notBool_ v_21712);
      v_21714 <- eval (extract v_21693 27 28);
      v_21715 <- eval (eq v_21714 (expression.bv_nat 1 1));
      v_21716 <- eval (eq v_21713 v_21715);
      v_21717 <- eval (notBool_ v_21716);
      v_21718 <- eval (extract v_21693 26 27);
      v_21719 <- eval (eq v_21718 (expression.bv_nat 1 1));
      v_21720 <- eval (eq v_21717 v_21719);
      v_21721 <- eval (notBool_ v_21720);
      v_21722 <- eval (extract v_21693 25 26);
      v_21723 <- eval (eq v_21722 (expression.bv_nat 1 1));
      v_21724 <- eval (eq v_21721 v_21723);
      v_21725 <- eval (notBool_ v_21724);
      v_21726 <- eval (extract v_21693 24 25);
      v_21727 <- eval (eq v_21726 (expression.bv_nat 1 1));
      v_21728 <- eval (eq v_21725 v_21727);
      v_21729 <- eval (notBool_ v_21728);
      v_21730 <- eval (notBool_ v_21729);
      v_21731 <- eval (mux v_21730 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_21731;
      setRegister af undef;
      setRegister zf v_21699;
      setRegister sf v_21697;
      setRegister cf v_21696;
      pure ()
    pat_end
def sarq1 : instruction :=
  definst "sarq" $ do
    pattern fun cl (v_2608 : reg (bv 64)) => do
      v_6177 <- getRegister rcx;
      v_6178 <- eval (extract v_6177 56 64);
      v_6179 <- eval (bv_and v_6178 (expression.bv_nat 8 63));
      v_6180 <- eval (eq v_6179 (expression.bv_nat 8 0));
      v_6181 <- eval (notBool_ v_6180);
      v_6182 <- getRegister v_2608;
      v_6183 <- eval (concat v_6182 (expression.bv_nat 1 0));
      v_6184 <- eval (bitwidthMInt v_6183);
      v_6185 <- eval (svalueMInt v_6183);
      v_6186 <- eval (mi v_6184 v_6185);
      v_6187 <- eval (concat (expression.bv_nat 57 0) v_6179);
      v_6188 <- eval (uvalueMInt v_6187);
      v_6189 <- eval (ashr v_6186 v_6188);
      v_6190 <- eval (extract v_6189 64 65);
      v_6191 <- eval (eq v_6190 (expression.bv_nat 1 1));
      v_6192 <- eval (bit_and v_6181 v_6191);
      v_6193 <- eval (notBool_ v_6181);
      v_6194 <- getRegister cf;
      v_6195 <- eval (eq v_6194 (expression.bv_nat 1 1));
      v_6196 <- eval (bit_and v_6193 v_6195);
      v_6197 <- eval (bit_or v_6192 v_6196);
      v_6198 <- eval (mux v_6197 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6199 <- eval (extract v_6189 0 1);
      v_6200 <- eval (eq v_6199 (expression.bv_nat 1 1));
      v_6201 <- eval (bit_and v_6181 v_6200);
      v_6202 <- getRegister sf;
      v_6203 <- eval (eq v_6202 (expression.bv_nat 1 1));
      v_6204 <- eval (bit_and v_6193 v_6203);
      v_6205 <- eval (bit_or v_6201 v_6204);
      v_6206 <- eval (mux v_6205 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6207 <- eval (bit_and v_6181 undef);
      v_6208 <- getRegister af;
      v_6209 <- eval (eq v_6208 (expression.bv_nat 1 1));
      v_6210 <- eval (bit_and v_6193 v_6209);
      v_6211 <- eval (bit_or v_6207 v_6210);
      v_6212 <- eval (mux v_6211 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6213 <- eval (extract v_6189 0 64);
      v_6214 <- eval (eq v_6213 (expression.bv_nat 64 0));
      v_6215 <- eval (bit_and v_6181 v_6214);
      v_6216 <- getRegister zf;
      v_6217 <- eval (eq v_6216 (expression.bv_nat 1 1));
      v_6218 <- eval (bit_and v_6193 v_6217);
      v_6219 <- eval (bit_or v_6215 v_6218);
      v_6220 <- eval (mux v_6219 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6221 <- eval (extract v_6189 63 64);
      v_6222 <- eval (eq v_6221 (expression.bv_nat 1 1));
      v_6223 <- eval (extract v_6189 62 63);
      v_6224 <- eval (eq v_6223 (expression.bv_nat 1 1));
      v_6225 <- eval (eq v_6222 v_6224);
      v_6226 <- eval (notBool_ v_6225);
      v_6227 <- eval (extract v_6189 61 62);
      v_6228 <- eval (eq v_6227 (expression.bv_nat 1 1));
      v_6229 <- eval (eq v_6226 v_6228);
      v_6230 <- eval (notBool_ v_6229);
      v_6231 <- eval (extract v_6189 60 61);
      v_6232 <- eval (eq v_6231 (expression.bv_nat 1 1));
      v_6233 <- eval (eq v_6230 v_6232);
      v_6234 <- eval (notBool_ v_6233);
      v_6235 <- eval (extract v_6189 59 60);
      v_6236 <- eval (eq v_6235 (expression.bv_nat 1 1));
      v_6237 <- eval (eq v_6234 v_6236);
      v_6238 <- eval (notBool_ v_6237);
      v_6239 <- eval (extract v_6189 58 59);
      v_6240 <- eval (eq v_6239 (expression.bv_nat 1 1));
      v_6241 <- eval (eq v_6238 v_6240);
      v_6242 <- eval (notBool_ v_6241);
      v_6243 <- eval (extract v_6189 57 58);
      v_6244 <- eval (eq v_6243 (expression.bv_nat 1 1));
      v_6245 <- eval (eq v_6242 v_6244);
      v_6246 <- eval (notBool_ v_6245);
      v_6247 <- eval (extract v_6189 56 57);
      v_6248 <- eval (eq v_6247 (expression.bv_nat 1 1));
      v_6249 <- eval (eq v_6246 v_6248);
      v_6250 <- eval (notBool_ v_6249);
      v_6251 <- eval (notBool_ v_6250);
      v_6252 <- eval (bit_and v_6181 v_6251);
      v_6253 <- getRegister pf;
      v_6254 <- eval (eq v_6253 (expression.bv_nat 1 1));
      v_6255 <- eval (bit_and v_6193 v_6254);
      v_6256 <- eval (bit_or v_6252 v_6255);
      v_6257 <- eval (mux v_6256 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6258 <- eval (eq v_6179 (expression.bv_nat 8 1));
      v_6259 <- eval (notBool_ v_6258);
      v_6260 <- getRegister of;
      v_6261 <- eval (eq v_6260 (expression.bv_nat 1 1));
      v_6262 <- eval (bit_and v_6193 v_6261);
      v_6263 <- eval (bit_or v_6207 v_6262);
      v_6264 <- eval (bit_and v_6259 v_6263);
      v_6265 <- eval (mux v_6264 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2608) v_6213;
      setRegister of v_6265;
      setRegister pf v_6257;
      setRegister zf v_6220;
      setRegister af v_6212;
      setRegister sf v_6206;
      setRegister cf v_6198;
      pure ()
    pat_end;
    pattern fun (v_2613 : imm int) (v_2612 : reg (bv 64)) => do
      v_6273 <- eval (handleImmediateWithSignExtend v_2613 8 8);
      v_6274 <- eval (bv_and v_6273 (expression.bv_nat 8 63));
      v_6275 <- eval (eq v_6274 (expression.bv_nat 8 0));
      v_6276 <- eval (notBool_ v_6275);
      v_6277 <- getRegister v_2612;
      v_6278 <- eval (concat v_6277 (expression.bv_nat 1 0));
      v_6279 <- eval (bitwidthMInt v_6278);
      v_6280 <- eval (svalueMInt v_6278);
      v_6281 <- eval (mi v_6279 v_6280);
      v_6282 <- eval (concat (expression.bv_nat 57 0) v_6274);
      v_6283 <- eval (uvalueMInt v_6282);
      v_6284 <- eval (ashr v_6281 v_6283);
      v_6285 <- eval (extract v_6284 64 65);
      v_6286 <- eval (eq v_6285 (expression.bv_nat 1 1));
      v_6287 <- eval (bit_and v_6276 v_6286);
      v_6288 <- eval (notBool_ v_6276);
      v_6289 <- getRegister cf;
      v_6290 <- eval (eq v_6289 (expression.bv_nat 1 1));
      v_6291 <- eval (bit_and v_6288 v_6290);
      v_6292 <- eval (bit_or v_6287 v_6291);
      v_6293 <- eval (mux v_6292 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6294 <- eval (extract v_6284 0 1);
      v_6295 <- eval (eq v_6294 (expression.bv_nat 1 1));
      v_6296 <- eval (bit_and v_6276 v_6295);
      v_6297 <- getRegister sf;
      v_6298 <- eval (eq v_6297 (expression.bv_nat 1 1));
      v_6299 <- eval (bit_and v_6288 v_6298);
      v_6300 <- eval (bit_or v_6296 v_6299);
      v_6301 <- eval (mux v_6300 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6302 <- eval (bit_and v_6276 undef);
      v_6303 <- getRegister af;
      v_6304 <- eval (eq v_6303 (expression.bv_nat 1 1));
      v_6305 <- eval (bit_and v_6288 v_6304);
      v_6306 <- eval (bit_or v_6302 v_6305);
      v_6307 <- eval (mux v_6306 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6308 <- eval (extract v_6284 0 64);
      v_6309 <- eval (eq v_6308 (expression.bv_nat 64 0));
      v_6310 <- eval (bit_and v_6276 v_6309);
      v_6311 <- getRegister zf;
      v_6312 <- eval (eq v_6311 (expression.bv_nat 1 1));
      v_6313 <- eval (bit_and v_6288 v_6312);
      v_6314 <- eval (bit_or v_6310 v_6313);
      v_6315 <- eval (mux v_6314 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6316 <- eval (extract v_6284 63 64);
      v_6317 <- eval (eq v_6316 (expression.bv_nat 1 1));
      v_6318 <- eval (extract v_6284 62 63);
      v_6319 <- eval (eq v_6318 (expression.bv_nat 1 1));
      v_6320 <- eval (eq v_6317 v_6319);
      v_6321 <- eval (notBool_ v_6320);
      v_6322 <- eval (extract v_6284 61 62);
      v_6323 <- eval (eq v_6322 (expression.bv_nat 1 1));
      v_6324 <- eval (eq v_6321 v_6323);
      v_6325 <- eval (notBool_ v_6324);
      v_6326 <- eval (extract v_6284 60 61);
      v_6327 <- eval (eq v_6326 (expression.bv_nat 1 1));
      v_6328 <- eval (eq v_6325 v_6327);
      v_6329 <- eval (notBool_ v_6328);
      v_6330 <- eval (extract v_6284 59 60);
      v_6331 <- eval (eq v_6330 (expression.bv_nat 1 1));
      v_6332 <- eval (eq v_6329 v_6331);
      v_6333 <- eval (notBool_ v_6332);
      v_6334 <- eval (extract v_6284 58 59);
      v_6335 <- eval (eq v_6334 (expression.bv_nat 1 1));
      v_6336 <- eval (eq v_6333 v_6335);
      v_6337 <- eval (notBool_ v_6336);
      v_6338 <- eval (extract v_6284 57 58);
      v_6339 <- eval (eq v_6338 (expression.bv_nat 1 1));
      v_6340 <- eval (eq v_6337 v_6339);
      v_6341 <- eval (notBool_ v_6340);
      v_6342 <- eval (extract v_6284 56 57);
      v_6343 <- eval (eq v_6342 (expression.bv_nat 1 1));
      v_6344 <- eval (eq v_6341 v_6343);
      v_6345 <- eval (notBool_ v_6344);
      v_6346 <- eval (notBool_ v_6345);
      v_6347 <- eval (bit_and v_6276 v_6346);
      v_6348 <- getRegister pf;
      v_6349 <- eval (eq v_6348 (expression.bv_nat 1 1));
      v_6350 <- eval (bit_and v_6288 v_6349);
      v_6351 <- eval (bit_or v_6347 v_6350);
      v_6352 <- eval (mux v_6351 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6353 <- eval (eq v_6274 (expression.bv_nat 8 1));
      v_6354 <- eval (notBool_ v_6353);
      v_6355 <- getRegister of;
      v_6356 <- eval (eq v_6355 (expression.bv_nat 1 1));
      v_6357 <- eval (bit_and v_6288 v_6356);
      v_6358 <- eval (bit_or v_6302 v_6357);
      v_6359 <- eval (bit_and v_6354 v_6358);
      v_6360 <- eval (mux v_6359 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2612) v_6308;
      setRegister of v_6360;
      setRegister pf v_6352;
      setRegister zf v_6315;
      setRegister af v_6307;
      setRegister sf v_6301;
      setRegister cf v_6293;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2620 : reg (bv 64)) => do
      v_6370 <- getRegister v_2620;
      v_6371 <- eval (concat v_6370 (expression.bv_nat 1 0));
      v_6372 <- eval (bitwidthMInt v_6371);
      v_6373 <- eval (svalueMInt v_6371);
      v_6374 <- eval (mi v_6372 v_6373);
      v_6375 <- eval (ashr v_6374 1);
      v_6376 <- eval (extract v_6375 64 65);
      v_6377 <- eval (extract v_6375 0 1);
      v_6378 <- eval (extract v_6375 0 64);
      v_6379 <- eval (eq v_6378 (expression.bv_nat 64 0));
      v_6380 <- eval (mux v_6379 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6381 <- eval (extract v_6375 63 64);
      v_6382 <- eval (eq v_6381 (expression.bv_nat 1 1));
      v_6383 <- eval (extract v_6375 62 63);
      v_6384 <- eval (eq v_6383 (expression.bv_nat 1 1));
      v_6385 <- eval (eq v_6382 v_6384);
      v_6386 <- eval (notBool_ v_6385);
      v_6387 <- eval (extract v_6375 61 62);
      v_6388 <- eval (eq v_6387 (expression.bv_nat 1 1));
      v_6389 <- eval (eq v_6386 v_6388);
      v_6390 <- eval (notBool_ v_6389);
      v_6391 <- eval (extract v_6375 60 61);
      v_6392 <- eval (eq v_6391 (expression.bv_nat 1 1));
      v_6393 <- eval (eq v_6390 v_6392);
      v_6394 <- eval (notBool_ v_6393);
      v_6395 <- eval (extract v_6375 59 60);
      v_6396 <- eval (eq v_6395 (expression.bv_nat 1 1));
      v_6397 <- eval (eq v_6394 v_6396);
      v_6398 <- eval (notBool_ v_6397);
      v_6399 <- eval (extract v_6375 58 59);
      v_6400 <- eval (eq v_6399 (expression.bv_nat 1 1));
      v_6401 <- eval (eq v_6398 v_6400);
      v_6402 <- eval (notBool_ v_6401);
      v_6403 <- eval (extract v_6375 57 58);
      v_6404 <- eval (eq v_6403 (expression.bv_nat 1 1));
      v_6405 <- eval (eq v_6402 v_6404);
      v_6406 <- eval (notBool_ v_6405);
      v_6407 <- eval (extract v_6375 56 57);
      v_6408 <- eval (eq v_6407 (expression.bv_nat 1 1));
      v_6409 <- eval (eq v_6406 v_6408);
      v_6410 <- eval (notBool_ v_6409);
      v_6411 <- eval (notBool_ v_6410);
      v_6412 <- eval (mux v_6411 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2620) v_6378;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_6412;
      setRegister zf v_6380;
      setRegister af undef;
      setRegister sf v_6377;
      setRegister cf v_6376;
      pure ()
    pat_end;
    pattern fun (v_2617 : reg (bv 64)) => do
      v_10880 <- getRegister v_2617;
      v_10881 <- eval (concat v_10880 (expression.bv_nat 1 0));
      v_10882 <- eval (bitwidthMInt v_10881);
      v_10883 <- eval (svalueMInt v_10881);
      v_10884 <- eval (mi v_10882 v_10883);
      v_10885 <- eval (ashr v_10884 1);
      v_10886 <- eval (extract v_10885 64 65);
      v_10887 <- eval (eq v_10886 (expression.bv_nat 1 1));
      v_10888 <- eval (mux v_10887 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10889 <- eval (extract v_10885 0 1);
      v_10890 <- eval (eq v_10889 (expression.bv_nat 1 1));
      v_10891 <- eval (mux v_10890 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10892 <- eval (extract v_10885 0 64);
      v_10893 <- eval (eq v_10892 (expression.bv_nat 64 0));
      v_10894 <- eval (mux v_10893 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10895 <- eval (extract v_10885 63 64);
      v_10896 <- eval (eq v_10895 (expression.bv_nat 1 1));
      v_10897 <- eval (extract v_10885 62 63);
      v_10898 <- eval (eq v_10897 (expression.bv_nat 1 1));
      v_10899 <- eval (eq v_10896 v_10898);
      v_10900 <- eval (notBool_ v_10899);
      v_10901 <- eval (extract v_10885 61 62);
      v_10902 <- eval (eq v_10901 (expression.bv_nat 1 1));
      v_10903 <- eval (eq v_10900 v_10902);
      v_10904 <- eval (notBool_ v_10903);
      v_10905 <- eval (extract v_10885 60 61);
      v_10906 <- eval (eq v_10905 (expression.bv_nat 1 1));
      v_10907 <- eval (eq v_10904 v_10906);
      v_10908 <- eval (notBool_ v_10907);
      v_10909 <- eval (extract v_10885 59 60);
      v_10910 <- eval (eq v_10909 (expression.bv_nat 1 1));
      v_10911 <- eval (eq v_10908 v_10910);
      v_10912 <- eval (notBool_ v_10911);
      v_10913 <- eval (extract v_10885 58 59);
      v_10914 <- eval (eq v_10913 (expression.bv_nat 1 1));
      v_10915 <- eval (eq v_10912 v_10914);
      v_10916 <- eval (notBool_ v_10915);
      v_10917 <- eval (extract v_10885 57 58);
      v_10918 <- eval (eq v_10917 (expression.bv_nat 1 1));
      v_10919 <- eval (eq v_10916 v_10918);
      v_10920 <- eval (notBool_ v_10919);
      v_10921 <- eval (extract v_10885 56 57);
      v_10922 <- eval (eq v_10921 (expression.bv_nat 1 1));
      v_10923 <- eval (eq v_10920 v_10922);
      v_10924 <- eval (notBool_ v_10923);
      v_10925 <- eval (notBool_ v_10924);
      v_10926 <- eval (mux v_10925 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2617) v_10892;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_10926;
      setRegister zf v_10894;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister sf v_10891;
      setRegister cf v_10888;
      pure ()
    pat_end;
    pattern fun (v_2617 : reg (bv 64)) => do
      v_10934 <- getRegister v_2617;
      v_10935 <- eval (concat v_10934 (expression.bv_nat 1 0));
      v_10936 <- eval (bitwidthMInt v_10935);
      v_10937 <- eval (svalueMInt v_10935);
      v_10938 <- eval (mi v_10936 v_10937);
      v_10939 <- eval (ashr v_10938 1);
      v_10940 <- eval (extract v_10939 64 65);
      v_10941 <- eval (extract v_10939 0 1);
      v_10942 <- eval (extract v_10939 0 64);
      v_10943 <- eval (eq v_10942 (expression.bv_nat 64 0));
      v_10944 <- eval (mux v_10943 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10945 <- eval (extract v_10939 63 64);
      v_10946 <- eval (eq v_10945 (expression.bv_nat 1 1));
      v_10947 <- eval (extract v_10939 62 63);
      v_10948 <- eval (eq v_10947 (expression.bv_nat 1 1));
      v_10949 <- eval (eq v_10946 v_10948);
      v_10950 <- eval (notBool_ v_10949);
      v_10951 <- eval (extract v_10939 61 62);
      v_10952 <- eval (eq v_10951 (expression.bv_nat 1 1));
      v_10953 <- eval (eq v_10950 v_10952);
      v_10954 <- eval (notBool_ v_10953);
      v_10955 <- eval (extract v_10939 60 61);
      v_10956 <- eval (eq v_10955 (expression.bv_nat 1 1));
      v_10957 <- eval (eq v_10954 v_10956);
      v_10958 <- eval (notBool_ v_10957);
      v_10959 <- eval (extract v_10939 59 60);
      v_10960 <- eval (eq v_10959 (expression.bv_nat 1 1));
      v_10961 <- eval (eq v_10958 v_10960);
      v_10962 <- eval (notBool_ v_10961);
      v_10963 <- eval (extract v_10939 58 59);
      v_10964 <- eval (eq v_10963 (expression.bv_nat 1 1));
      v_10965 <- eval (eq v_10962 v_10964);
      v_10966 <- eval (notBool_ v_10965);
      v_10967 <- eval (extract v_10939 57 58);
      v_10968 <- eval (eq v_10967 (expression.bv_nat 1 1));
      v_10969 <- eval (eq v_10966 v_10968);
      v_10970 <- eval (notBool_ v_10969);
      v_10971 <- eval (extract v_10939 56 57);
      v_10972 <- eval (eq v_10971 (expression.bv_nat 1 1));
      v_10973 <- eval (eq v_10970 v_10972);
      v_10974 <- eval (notBool_ v_10973);
      v_10975 <- eval (notBool_ v_10974);
      v_10976 <- eval (mux v_10975 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2617) v_10942;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_10976;
      setRegister zf v_10944;
      setRegister af undef;
      setRegister sf v_10941;
      setRegister cf v_10940;
      pure ()
    pat_end;
    pattern fun cl (v_2595 : Mem) => do
      v_17554 <- evaluateAddress v_2595;
      v_17555 <- load v_17554 8;
      v_17556 <- eval (concat v_17555 (expression.bv_nat 1 0));
      v_17557 <- eval (bitwidthMInt v_17556);
      v_17558 <- eval (svalueMInt v_17556);
      v_17559 <- eval (mi v_17557 v_17558);
      v_17560 <- getRegister rcx;
      v_17561 <- eval (extract v_17560 56 64);
      v_17562 <- eval (bv_and v_17561 (expression.bv_nat 8 63));
      v_17563 <- eval (concat (expression.bv_nat 57 0) v_17562);
      v_17564 <- eval (uvalueMInt v_17563);
      v_17565 <- eval (ashr v_17559 v_17564);
      v_17566 <- eval (extract v_17565 0 64);
      store v_17554 v_17566 8;
      v_17568 <- eval (eq v_17562 (expression.bv_nat 8 0));
      v_17569 <- eval (notBool_ v_17568);
      v_17570 <- eval (extract v_17565 64 65);
      v_17571 <- eval (eq v_17570 (expression.bv_nat 1 1));
      v_17572 <- eval (bit_and v_17569 v_17571);
      v_17573 <- eval (notBool_ v_17569);
      v_17574 <- getRegister cf;
      v_17575 <- eval (eq v_17574 (expression.bv_nat 1 1));
      v_17576 <- eval (bit_and v_17573 v_17575);
      v_17577 <- eval (bit_or v_17572 v_17576);
      v_17578 <- eval (mux v_17577 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17579 <- eval (extract v_17565 0 1);
      v_17580 <- eval (eq v_17579 (expression.bv_nat 1 1));
      v_17581 <- eval (bit_and v_17569 v_17580);
      v_17582 <- getRegister sf;
      v_17583 <- eval (eq v_17582 (expression.bv_nat 1 1));
      v_17584 <- eval (bit_and v_17573 v_17583);
      v_17585 <- eval (bit_or v_17581 v_17584);
      v_17586 <- eval (mux v_17585 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17587 <- eval (eq v_17566 (expression.bv_nat 64 0));
      v_17588 <- eval (bit_and v_17569 v_17587);
      v_17589 <- getRegister zf;
      v_17590 <- eval (eq v_17589 (expression.bv_nat 1 1));
      v_17591 <- eval (bit_and v_17573 v_17590);
      v_17592 <- eval (bit_or v_17588 v_17591);
      v_17593 <- eval (mux v_17592 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17594 <- eval (bit_and v_17569 undef);
      v_17595 <- getRegister af;
      v_17596 <- eval (eq v_17595 (expression.bv_nat 1 1));
      v_17597 <- eval (bit_and v_17573 v_17596);
      v_17598 <- eval (bit_or v_17594 v_17597);
      v_17599 <- eval (mux v_17598 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17600 <- eval (extract v_17565 63 64);
      v_17601 <- eval (eq v_17600 (expression.bv_nat 1 1));
      v_17602 <- eval (extract v_17565 62 63);
      v_17603 <- eval (eq v_17602 (expression.bv_nat 1 1));
      v_17604 <- eval (eq v_17601 v_17603);
      v_17605 <- eval (notBool_ v_17604);
      v_17606 <- eval (extract v_17565 61 62);
      v_17607 <- eval (eq v_17606 (expression.bv_nat 1 1));
      v_17608 <- eval (eq v_17605 v_17607);
      v_17609 <- eval (notBool_ v_17608);
      v_17610 <- eval (extract v_17565 60 61);
      v_17611 <- eval (eq v_17610 (expression.bv_nat 1 1));
      v_17612 <- eval (eq v_17609 v_17611);
      v_17613 <- eval (notBool_ v_17612);
      v_17614 <- eval (extract v_17565 59 60);
      v_17615 <- eval (eq v_17614 (expression.bv_nat 1 1));
      v_17616 <- eval (eq v_17613 v_17615);
      v_17617 <- eval (notBool_ v_17616);
      v_17618 <- eval (extract v_17565 58 59);
      v_17619 <- eval (eq v_17618 (expression.bv_nat 1 1));
      v_17620 <- eval (eq v_17617 v_17619);
      v_17621 <- eval (notBool_ v_17620);
      v_17622 <- eval (extract v_17565 57 58);
      v_17623 <- eval (eq v_17622 (expression.bv_nat 1 1));
      v_17624 <- eval (eq v_17621 v_17623);
      v_17625 <- eval (notBool_ v_17624);
      v_17626 <- eval (extract v_17565 56 57);
      v_17627 <- eval (eq v_17626 (expression.bv_nat 1 1));
      v_17628 <- eval (eq v_17625 v_17627);
      v_17629 <- eval (notBool_ v_17628);
      v_17630 <- eval (notBool_ v_17629);
      v_17631 <- eval (bit_and v_17569 v_17630);
      v_17632 <- getRegister pf;
      v_17633 <- eval (eq v_17632 (expression.bv_nat 1 1));
      v_17634 <- eval (bit_and v_17573 v_17633);
      v_17635 <- eval (bit_or v_17631 v_17634);
      v_17636 <- eval (mux v_17635 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17637 <- eval (eq v_17562 (expression.bv_nat 8 1));
      v_17638 <- eval (notBool_ v_17637);
      v_17639 <- getRegister of;
      v_17640 <- eval (eq v_17639 (expression.bv_nat 1 1));
      v_17641 <- eval (bit_and v_17573 v_17640);
      v_17642 <- eval (bit_or v_17594 v_17641);
      v_17643 <- eval (bit_and v_17638 v_17642);
      v_17644 <- eval (mux v_17643 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_17644;
      setRegister pf v_17636;
      setRegister af v_17599;
      setRegister zf v_17593;
      setRegister sf v_17586;
      setRegister cf v_17578;
      pure ()
    pat_end;
    pattern fun (v_2599 : imm int) (v_2598 : Mem) => do
      v_17651 <- evaluateAddress v_2598;
      v_17652 <- load v_17651 8;
      v_17653 <- eval (concat v_17652 (expression.bv_nat 1 0));
      v_17654 <- eval (bitwidthMInt v_17653);
      v_17655 <- eval (svalueMInt v_17653);
      v_17656 <- eval (mi v_17654 v_17655);
      v_17657 <- eval (handleImmediateWithSignExtend v_2599 8 8);
      v_17658 <- eval (bv_and v_17657 (expression.bv_nat 8 63));
      v_17659 <- eval (concat (expression.bv_nat 57 0) v_17658);
      v_17660 <- eval (uvalueMInt v_17659);
      v_17661 <- eval (ashr v_17656 v_17660);
      v_17662 <- eval (extract v_17661 0 64);
      store v_17651 v_17662 8;
      v_17664 <- eval (eq v_17658 (expression.bv_nat 8 0));
      v_17665 <- eval (notBool_ v_17664);
      v_17666 <- eval (extract v_17661 64 65);
      v_17667 <- eval (eq v_17666 (expression.bv_nat 1 1));
      v_17668 <- eval (bit_and v_17665 v_17667);
      v_17669 <- eval (notBool_ v_17665);
      v_17670 <- getRegister cf;
      v_17671 <- eval (eq v_17670 (expression.bv_nat 1 1));
      v_17672 <- eval (bit_and v_17669 v_17671);
      v_17673 <- eval (bit_or v_17668 v_17672);
      v_17674 <- eval (mux v_17673 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17675 <- eval (extract v_17661 0 1);
      v_17676 <- eval (eq v_17675 (expression.bv_nat 1 1));
      v_17677 <- eval (bit_and v_17665 v_17676);
      v_17678 <- getRegister sf;
      v_17679 <- eval (eq v_17678 (expression.bv_nat 1 1));
      v_17680 <- eval (bit_and v_17669 v_17679);
      v_17681 <- eval (bit_or v_17677 v_17680);
      v_17682 <- eval (mux v_17681 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17683 <- eval (eq v_17662 (expression.bv_nat 64 0));
      v_17684 <- eval (bit_and v_17665 v_17683);
      v_17685 <- getRegister zf;
      v_17686 <- eval (eq v_17685 (expression.bv_nat 1 1));
      v_17687 <- eval (bit_and v_17669 v_17686);
      v_17688 <- eval (bit_or v_17684 v_17687);
      v_17689 <- eval (mux v_17688 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17690 <- eval (bit_and v_17665 undef);
      v_17691 <- getRegister af;
      v_17692 <- eval (eq v_17691 (expression.bv_nat 1 1));
      v_17693 <- eval (bit_and v_17669 v_17692);
      v_17694 <- eval (bit_or v_17690 v_17693);
      v_17695 <- eval (mux v_17694 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17696 <- eval (extract v_17661 63 64);
      v_17697 <- eval (eq v_17696 (expression.bv_nat 1 1));
      v_17698 <- eval (extract v_17661 62 63);
      v_17699 <- eval (eq v_17698 (expression.bv_nat 1 1));
      v_17700 <- eval (eq v_17697 v_17699);
      v_17701 <- eval (notBool_ v_17700);
      v_17702 <- eval (extract v_17661 61 62);
      v_17703 <- eval (eq v_17702 (expression.bv_nat 1 1));
      v_17704 <- eval (eq v_17701 v_17703);
      v_17705 <- eval (notBool_ v_17704);
      v_17706 <- eval (extract v_17661 60 61);
      v_17707 <- eval (eq v_17706 (expression.bv_nat 1 1));
      v_17708 <- eval (eq v_17705 v_17707);
      v_17709 <- eval (notBool_ v_17708);
      v_17710 <- eval (extract v_17661 59 60);
      v_17711 <- eval (eq v_17710 (expression.bv_nat 1 1));
      v_17712 <- eval (eq v_17709 v_17711);
      v_17713 <- eval (notBool_ v_17712);
      v_17714 <- eval (extract v_17661 58 59);
      v_17715 <- eval (eq v_17714 (expression.bv_nat 1 1));
      v_17716 <- eval (eq v_17713 v_17715);
      v_17717 <- eval (notBool_ v_17716);
      v_17718 <- eval (extract v_17661 57 58);
      v_17719 <- eval (eq v_17718 (expression.bv_nat 1 1));
      v_17720 <- eval (eq v_17717 v_17719);
      v_17721 <- eval (notBool_ v_17720);
      v_17722 <- eval (extract v_17661 56 57);
      v_17723 <- eval (eq v_17722 (expression.bv_nat 1 1));
      v_17724 <- eval (eq v_17721 v_17723);
      v_17725 <- eval (notBool_ v_17724);
      v_17726 <- eval (notBool_ v_17725);
      v_17727 <- eval (bit_and v_17665 v_17726);
      v_17728 <- getRegister pf;
      v_17729 <- eval (eq v_17728 (expression.bv_nat 1 1));
      v_17730 <- eval (bit_and v_17669 v_17729);
      v_17731 <- eval (bit_or v_17727 v_17730);
      v_17732 <- eval (mux v_17731 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17733 <- eval (eq v_17658 (expression.bv_nat 8 1));
      v_17734 <- eval (notBool_ v_17733);
      v_17735 <- getRegister of;
      v_17736 <- eval (eq v_17735 (expression.bv_nat 1 1));
      v_17737 <- eval (bit_and v_17669 v_17736);
      v_17738 <- eval (bit_or v_17690 v_17737);
      v_17739 <- eval (bit_and v_17734 v_17738);
      v_17740 <- eval (mux v_17739 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_17740;
      setRegister pf v_17732;
      setRegister af v_17695;
      setRegister zf v_17689;
      setRegister sf v_17682;
      setRegister cf v_17674;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2598 : Mem) => do
      v_17747 <- evaluateAddress v_2598;
      v_17748 <- load v_17747 8;
      v_17749 <- eval (concat v_17748 (expression.bv_nat 1 0));
      v_17750 <- eval (bitwidthMInt v_17749);
      v_17751 <- eval (svalueMInt v_17749);
      v_17752 <- eval (mi v_17750 v_17751);
      v_17753 <- eval (ashr v_17752 1);
      v_17754 <- eval (extract v_17753 0 64);
      store v_17747 v_17754 8;
      v_17756 <- eval (extract v_17753 64 65);
      v_17757 <- eval (extract v_17753 0 1);
      v_17758 <- eval (eq v_17754 (expression.bv_nat 64 0));
      v_17759 <- eval (mux v_17758 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17760 <- eval (extract v_17753 63 64);
      v_17761 <- eval (eq v_17760 (expression.bv_nat 1 1));
      v_17762 <- eval (extract v_17753 62 63);
      v_17763 <- eval (eq v_17762 (expression.bv_nat 1 1));
      v_17764 <- eval (eq v_17761 v_17763);
      v_17765 <- eval (notBool_ v_17764);
      v_17766 <- eval (extract v_17753 61 62);
      v_17767 <- eval (eq v_17766 (expression.bv_nat 1 1));
      v_17768 <- eval (eq v_17765 v_17767);
      v_17769 <- eval (notBool_ v_17768);
      v_17770 <- eval (extract v_17753 60 61);
      v_17771 <- eval (eq v_17770 (expression.bv_nat 1 1));
      v_17772 <- eval (eq v_17769 v_17771);
      v_17773 <- eval (notBool_ v_17772);
      v_17774 <- eval (extract v_17753 59 60);
      v_17775 <- eval (eq v_17774 (expression.bv_nat 1 1));
      v_17776 <- eval (eq v_17773 v_17775);
      v_17777 <- eval (notBool_ v_17776);
      v_17778 <- eval (extract v_17753 58 59);
      v_17779 <- eval (eq v_17778 (expression.bv_nat 1 1));
      v_17780 <- eval (eq v_17777 v_17779);
      v_17781 <- eval (notBool_ v_17780);
      v_17782 <- eval (extract v_17753 57 58);
      v_17783 <- eval (eq v_17782 (expression.bv_nat 1 1));
      v_17784 <- eval (eq v_17781 v_17783);
      v_17785 <- eval (notBool_ v_17784);
      v_17786 <- eval (extract v_17753 56 57);
      v_17787 <- eval (eq v_17786 (expression.bv_nat 1 1));
      v_17788 <- eval (eq v_17785 v_17787);
      v_17789 <- eval (notBool_ v_17788);
      v_17790 <- eval (notBool_ v_17789);
      v_17791 <- eval (mux v_17790 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17791;
      setRegister af undef;
      setRegister zf v_17759;
      setRegister sf v_17757;
      setRegister cf v_17756;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2598 : Mem) => do
      v_17798 <- evaluateAddress v_2598;
      v_17799 <- load v_17798 8;
      v_17800 <- eval (concat v_17799 (expression.bv_nat 1 0));
      v_17801 <- eval (bitwidthMInt v_17800);
      v_17802 <- eval (svalueMInt v_17800);
      v_17803 <- eval (mi v_17801 v_17802);
      v_17804 <- eval (ashr v_17803 1);
      v_17805 <- eval (extract v_17804 0 64);
      store v_17798 v_17805 8;
      v_17807 <- eval (extract v_17804 64 65);
      v_17808 <- eval (eq v_17807 (expression.bv_nat 1 1));
      v_17809 <- eval (mux v_17808 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17810 <- eval (extract v_17804 0 1);
      v_17811 <- eval (eq v_17810 (expression.bv_nat 1 1));
      v_17812 <- eval (mux v_17811 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17813 <- eval (eq v_17805 (expression.bv_nat 64 0));
      v_17814 <- eval (mux v_17813 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17815 <- eval (extract v_17804 63 64);
      v_17816 <- eval (eq v_17815 (expression.bv_nat 1 1));
      v_17817 <- eval (extract v_17804 62 63);
      v_17818 <- eval (eq v_17817 (expression.bv_nat 1 1));
      v_17819 <- eval (eq v_17816 v_17818);
      v_17820 <- eval (notBool_ v_17819);
      v_17821 <- eval (extract v_17804 61 62);
      v_17822 <- eval (eq v_17821 (expression.bv_nat 1 1));
      v_17823 <- eval (eq v_17820 v_17822);
      v_17824 <- eval (notBool_ v_17823);
      v_17825 <- eval (extract v_17804 60 61);
      v_17826 <- eval (eq v_17825 (expression.bv_nat 1 1));
      v_17827 <- eval (eq v_17824 v_17826);
      v_17828 <- eval (notBool_ v_17827);
      v_17829 <- eval (extract v_17804 59 60);
      v_17830 <- eval (eq v_17829 (expression.bv_nat 1 1));
      v_17831 <- eval (eq v_17828 v_17830);
      v_17832 <- eval (notBool_ v_17831);
      v_17833 <- eval (extract v_17804 58 59);
      v_17834 <- eval (eq v_17833 (expression.bv_nat 1 1));
      v_17835 <- eval (eq v_17832 v_17834);
      v_17836 <- eval (notBool_ v_17835);
      v_17837 <- eval (extract v_17804 57 58);
      v_17838 <- eval (eq v_17837 (expression.bv_nat 1 1));
      v_17839 <- eval (eq v_17836 v_17838);
      v_17840 <- eval (notBool_ v_17839);
      v_17841 <- eval (extract v_17804 56 57);
      v_17842 <- eval (eq v_17841 (expression.bv_nat 1 1));
      v_17843 <- eval (eq v_17840 v_17842);
      v_17844 <- eval (notBool_ v_17843);
      v_17845 <- eval (notBool_ v_17844);
      v_17846 <- eval (mux v_17845 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17846;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_17814;
      setRegister sf v_17812;
      setRegister cf v_17809;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2605 : Mem) => do
      v_17855 <- evaluateAddress v_2605;
      v_17856 <- load v_17855 8;
      v_17857 <- eval (concat v_17856 (expression.bv_nat 1 0));
      v_17858 <- eval (bitwidthMInt v_17857);
      v_17859 <- eval (svalueMInt v_17857);
      v_17860 <- eval (mi v_17858 v_17859);
      v_17861 <- eval (ashr v_17860 1);
      v_17862 <- eval (extract v_17861 0 64);
      store v_17855 v_17862 8;
      v_17864 <- eval (extract v_17861 64 65);
      v_17865 <- eval (eq v_17864 (expression.bv_nat 1 1));
      v_17866 <- eval (mux v_17865 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17867 <- eval (extract v_17861 0 1);
      v_17868 <- eval (eq v_17867 (expression.bv_nat 1 1));
      v_17869 <- eval (mux v_17868 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17870 <- eval (eq v_17862 (expression.bv_nat 64 0));
      v_17871 <- eval (mux v_17870 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17872 <- eval (extract v_17861 63 64);
      v_17873 <- eval (eq v_17872 (expression.bv_nat 1 1));
      v_17874 <- eval (extract v_17861 62 63);
      v_17875 <- eval (eq v_17874 (expression.bv_nat 1 1));
      v_17876 <- eval (eq v_17873 v_17875);
      v_17877 <- eval (notBool_ v_17876);
      v_17878 <- eval (extract v_17861 61 62);
      v_17879 <- eval (eq v_17878 (expression.bv_nat 1 1));
      v_17880 <- eval (eq v_17877 v_17879);
      v_17881 <- eval (notBool_ v_17880);
      v_17882 <- eval (extract v_17861 60 61);
      v_17883 <- eval (eq v_17882 (expression.bv_nat 1 1));
      v_17884 <- eval (eq v_17881 v_17883);
      v_17885 <- eval (notBool_ v_17884);
      v_17886 <- eval (extract v_17861 59 60);
      v_17887 <- eval (eq v_17886 (expression.bv_nat 1 1));
      v_17888 <- eval (eq v_17885 v_17887);
      v_17889 <- eval (notBool_ v_17888);
      v_17890 <- eval (extract v_17861 58 59);
      v_17891 <- eval (eq v_17890 (expression.bv_nat 1 1));
      v_17892 <- eval (eq v_17889 v_17891);
      v_17893 <- eval (notBool_ v_17892);
      v_17894 <- eval (extract v_17861 57 58);
      v_17895 <- eval (eq v_17894 (expression.bv_nat 1 1));
      v_17896 <- eval (eq v_17893 v_17895);
      v_17897 <- eval (notBool_ v_17896);
      v_17898 <- eval (extract v_17861 56 57);
      v_17899 <- eval (eq v_17898 (expression.bv_nat 1 1));
      v_17900 <- eval (eq v_17897 v_17899);
      v_17901 <- eval (notBool_ v_17900);
      v_17902 <- eval (notBool_ v_17901);
      v_17903 <- eval (mux v_17902 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17903;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_17871;
      setRegister sf v_17869;
      setRegister cf v_17866;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2605 : Mem) => do
      v_17910 <- evaluateAddress v_2605;
      v_17911 <- load v_17910 8;
      v_17912 <- eval (concat v_17911 (expression.bv_nat 1 0));
      v_17913 <- eval (bitwidthMInt v_17912);
      v_17914 <- eval (svalueMInt v_17912);
      v_17915 <- eval (mi v_17913 v_17914);
      v_17916 <- eval (ashr v_17915 1);
      v_17917 <- eval (extract v_17916 0 64);
      store v_17910 v_17917 8;
      v_17919 <- eval (extract v_17916 64 65);
      v_17920 <- eval (extract v_17916 0 1);
      v_17921 <- eval (eq v_17917 (expression.bv_nat 64 0));
      v_17922 <- eval (mux v_17921 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17923 <- eval (extract v_17916 63 64);
      v_17924 <- eval (eq v_17923 (expression.bv_nat 1 1));
      v_17925 <- eval (extract v_17916 62 63);
      v_17926 <- eval (eq v_17925 (expression.bv_nat 1 1));
      v_17927 <- eval (eq v_17924 v_17926);
      v_17928 <- eval (notBool_ v_17927);
      v_17929 <- eval (extract v_17916 61 62);
      v_17930 <- eval (eq v_17929 (expression.bv_nat 1 1));
      v_17931 <- eval (eq v_17928 v_17930);
      v_17932 <- eval (notBool_ v_17931);
      v_17933 <- eval (extract v_17916 60 61);
      v_17934 <- eval (eq v_17933 (expression.bv_nat 1 1));
      v_17935 <- eval (eq v_17932 v_17934);
      v_17936 <- eval (notBool_ v_17935);
      v_17937 <- eval (extract v_17916 59 60);
      v_17938 <- eval (eq v_17937 (expression.bv_nat 1 1));
      v_17939 <- eval (eq v_17936 v_17938);
      v_17940 <- eval (notBool_ v_17939);
      v_17941 <- eval (extract v_17916 58 59);
      v_17942 <- eval (eq v_17941 (expression.bv_nat 1 1));
      v_17943 <- eval (eq v_17940 v_17942);
      v_17944 <- eval (notBool_ v_17943);
      v_17945 <- eval (extract v_17916 57 58);
      v_17946 <- eval (eq v_17945 (expression.bv_nat 1 1));
      v_17947 <- eval (eq v_17944 v_17946);
      v_17948 <- eval (notBool_ v_17947);
      v_17949 <- eval (extract v_17916 56 57);
      v_17950 <- eval (eq v_17949 (expression.bv_nat 1 1));
      v_17951 <- eval (eq v_17948 v_17950);
      v_17952 <- eval (notBool_ v_17951);
      v_17953 <- eval (notBool_ v_17952);
      v_17954 <- eval (mux v_17953 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_17954;
      setRegister af undef;
      setRegister zf v_17922;
      setRegister sf v_17920;
      setRegister cf v_17919;
      pure ()
    pat_end;
    pattern fun (v_2602 : Mem) => do
      v_21738 <- evaluateAddress v_2602;
      v_21739 <- load v_21738 8;
      v_21740 <- eval (concat v_21739 (expression.bv_nat 1 0));
      v_21741 <- eval (bitwidthMInt v_21740);
      v_21742 <- eval (svalueMInt v_21740);
      v_21743 <- eval (mi v_21741 v_21742);
      v_21744 <- eval (ashr v_21743 1);
      v_21745 <- eval (extract v_21744 0 64);
      store v_21738 v_21745 8;
      v_21747 <- eval (extract v_21744 64 65);
      v_21748 <- eval (eq v_21747 (expression.bv_nat 1 1));
      v_21749 <- eval (mux v_21748 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21750 <- eval (extract v_21744 0 1);
      v_21751 <- eval (eq v_21750 (expression.bv_nat 1 1));
      v_21752 <- eval (mux v_21751 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21753 <- eval (eq v_21745 (expression.bv_nat 64 0));
      v_21754 <- eval (mux v_21753 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21755 <- eval (extract v_21744 63 64);
      v_21756 <- eval (eq v_21755 (expression.bv_nat 1 1));
      v_21757 <- eval (extract v_21744 62 63);
      v_21758 <- eval (eq v_21757 (expression.bv_nat 1 1));
      v_21759 <- eval (eq v_21756 v_21758);
      v_21760 <- eval (notBool_ v_21759);
      v_21761 <- eval (extract v_21744 61 62);
      v_21762 <- eval (eq v_21761 (expression.bv_nat 1 1));
      v_21763 <- eval (eq v_21760 v_21762);
      v_21764 <- eval (notBool_ v_21763);
      v_21765 <- eval (extract v_21744 60 61);
      v_21766 <- eval (eq v_21765 (expression.bv_nat 1 1));
      v_21767 <- eval (eq v_21764 v_21766);
      v_21768 <- eval (notBool_ v_21767);
      v_21769 <- eval (extract v_21744 59 60);
      v_21770 <- eval (eq v_21769 (expression.bv_nat 1 1));
      v_21771 <- eval (eq v_21768 v_21770);
      v_21772 <- eval (notBool_ v_21771);
      v_21773 <- eval (extract v_21744 58 59);
      v_21774 <- eval (eq v_21773 (expression.bv_nat 1 1));
      v_21775 <- eval (eq v_21772 v_21774);
      v_21776 <- eval (notBool_ v_21775);
      v_21777 <- eval (extract v_21744 57 58);
      v_21778 <- eval (eq v_21777 (expression.bv_nat 1 1));
      v_21779 <- eval (eq v_21776 v_21778);
      v_21780 <- eval (notBool_ v_21779);
      v_21781 <- eval (extract v_21744 56 57);
      v_21782 <- eval (eq v_21781 (expression.bv_nat 1 1));
      v_21783 <- eval (eq v_21780 v_21782);
      v_21784 <- eval (notBool_ v_21783);
      v_21785 <- eval (notBool_ v_21784);
      v_21786 <- eval (mux v_21785 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_21786;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_21754;
      setRegister sf v_21752;
      setRegister cf v_21749;
      pure ()
    pat_end;
    pattern fun (v_2602 : Mem) => do
      v_21793 <- evaluateAddress v_2602;
      v_21794 <- load v_21793 8;
      v_21795 <- eval (concat v_21794 (expression.bv_nat 1 0));
      v_21796 <- eval (bitwidthMInt v_21795);
      v_21797 <- eval (svalueMInt v_21795);
      v_21798 <- eval (mi v_21796 v_21797);
      v_21799 <- eval (ashr v_21798 1);
      v_21800 <- eval (extract v_21799 0 64);
      store v_21793 v_21800 8;
      v_21802 <- eval (extract v_21799 64 65);
      v_21803 <- eval (extract v_21799 0 1);
      v_21804 <- eval (eq v_21800 (expression.bv_nat 64 0));
      v_21805 <- eval (mux v_21804 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21806 <- eval (extract v_21799 63 64);
      v_21807 <- eval (eq v_21806 (expression.bv_nat 1 1));
      v_21808 <- eval (extract v_21799 62 63);
      v_21809 <- eval (eq v_21808 (expression.bv_nat 1 1));
      v_21810 <- eval (eq v_21807 v_21809);
      v_21811 <- eval (notBool_ v_21810);
      v_21812 <- eval (extract v_21799 61 62);
      v_21813 <- eval (eq v_21812 (expression.bv_nat 1 1));
      v_21814 <- eval (eq v_21811 v_21813);
      v_21815 <- eval (notBool_ v_21814);
      v_21816 <- eval (extract v_21799 60 61);
      v_21817 <- eval (eq v_21816 (expression.bv_nat 1 1));
      v_21818 <- eval (eq v_21815 v_21817);
      v_21819 <- eval (notBool_ v_21818);
      v_21820 <- eval (extract v_21799 59 60);
      v_21821 <- eval (eq v_21820 (expression.bv_nat 1 1));
      v_21822 <- eval (eq v_21819 v_21821);
      v_21823 <- eval (notBool_ v_21822);
      v_21824 <- eval (extract v_21799 58 59);
      v_21825 <- eval (eq v_21824 (expression.bv_nat 1 1));
      v_21826 <- eval (eq v_21823 v_21825);
      v_21827 <- eval (notBool_ v_21826);
      v_21828 <- eval (extract v_21799 57 58);
      v_21829 <- eval (eq v_21828 (expression.bv_nat 1 1));
      v_21830 <- eval (eq v_21827 v_21829);
      v_21831 <- eval (notBool_ v_21830);
      v_21832 <- eval (extract v_21799 56 57);
      v_21833 <- eval (eq v_21832 (expression.bv_nat 1 1));
      v_21834 <- eval (eq v_21831 v_21833);
      v_21835 <- eval (notBool_ v_21834);
      v_21836 <- eval (notBool_ v_21835);
      v_21837 <- eval (mux v_21836 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_21837;
      setRegister af undef;
      setRegister zf v_21805;
      setRegister sf v_21803;
      setRegister cf v_21802;
      pure ()
    pat_end
def sarw1 : instruction :=
  definst "sarw" $ do
    pattern fun cl (v_2654 : reg (bv 16)) => do
      v_6485 <- getRegister rcx;
      v_6486 <- eval (extract v_6485 56 64);
      v_6487 <- eval (bv_and v_6486 (expression.bv_nat 8 31));
      v_6488 <- eval (eq v_6487 (expression.bv_nat 8 0));
      v_6489 <- eval (notBool_ v_6488);
      v_6490 <- getRegister v_2654;
      v_6491 <- eval (concat v_6490 (expression.bv_nat 1 0));
      v_6492 <- eval (bitwidthMInt v_6491);
      v_6493 <- eval (svalueMInt v_6491);
      v_6494 <- eval (mi v_6492 v_6493);
      v_6495 <- eval (concat (expression.bv_nat 9 0) v_6487);
      v_6496 <- eval (uvalueMInt v_6495);
      v_6497 <- eval (ashr v_6494 v_6496);
      v_6498 <- eval (extract v_6497 16 17);
      v_6499 <- eval (eq v_6498 (expression.bv_nat 1 1));
      v_6500 <- eval (bit_and v_6489 v_6499);
      v_6501 <- eval (notBool_ v_6489);
      v_6502 <- getRegister cf;
      v_6503 <- eval (eq v_6502 (expression.bv_nat 1 1));
      v_6504 <- eval (bit_and v_6501 v_6503);
      v_6505 <- eval (bit_or v_6500 v_6504);
      v_6506 <- eval (mux v_6505 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6507 <- eval (extract v_6497 0 1);
      v_6508 <- eval (eq v_6507 (expression.bv_nat 1 1));
      v_6509 <- eval (bit_and v_6489 v_6508);
      v_6510 <- getRegister sf;
      v_6511 <- eval (eq v_6510 (expression.bv_nat 1 1));
      v_6512 <- eval (bit_and v_6501 v_6511);
      v_6513 <- eval (bit_or v_6509 v_6512);
      v_6514 <- eval (mux v_6513 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6515 <- eval (bit_and v_6489 undef);
      v_6516 <- getRegister af;
      v_6517 <- eval (eq v_6516 (expression.bv_nat 1 1));
      v_6518 <- eval (bit_and v_6501 v_6517);
      v_6519 <- eval (bit_or v_6515 v_6518);
      v_6520 <- eval (mux v_6519 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6521 <- eval (extract v_6497 0 16);
      v_6522 <- eval (eq v_6521 (expression.bv_nat 16 0));
      v_6523 <- eval (bit_and v_6489 v_6522);
      v_6524 <- getRegister zf;
      v_6525 <- eval (eq v_6524 (expression.bv_nat 1 1));
      v_6526 <- eval (bit_and v_6501 v_6525);
      v_6527 <- eval (bit_or v_6523 v_6526);
      v_6528 <- eval (mux v_6527 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6529 <- eval (extract v_6497 15 16);
      v_6530 <- eval (eq v_6529 (expression.bv_nat 1 1));
      v_6531 <- eval (extract v_6497 14 15);
      v_6532 <- eval (eq v_6531 (expression.bv_nat 1 1));
      v_6533 <- eval (eq v_6530 v_6532);
      v_6534 <- eval (notBool_ v_6533);
      v_6535 <- eval (extract v_6497 13 14);
      v_6536 <- eval (eq v_6535 (expression.bv_nat 1 1));
      v_6537 <- eval (eq v_6534 v_6536);
      v_6538 <- eval (notBool_ v_6537);
      v_6539 <- eval (extract v_6497 12 13);
      v_6540 <- eval (eq v_6539 (expression.bv_nat 1 1));
      v_6541 <- eval (eq v_6538 v_6540);
      v_6542 <- eval (notBool_ v_6541);
      v_6543 <- eval (extract v_6497 11 12);
      v_6544 <- eval (eq v_6543 (expression.bv_nat 1 1));
      v_6545 <- eval (eq v_6542 v_6544);
      v_6546 <- eval (notBool_ v_6545);
      v_6547 <- eval (extract v_6497 10 11);
      v_6548 <- eval (eq v_6547 (expression.bv_nat 1 1));
      v_6549 <- eval (eq v_6546 v_6548);
      v_6550 <- eval (notBool_ v_6549);
      v_6551 <- eval (extract v_6497 9 10);
      v_6552 <- eval (eq v_6551 (expression.bv_nat 1 1));
      v_6553 <- eval (eq v_6550 v_6552);
      v_6554 <- eval (notBool_ v_6553);
      v_6555 <- eval (extract v_6497 8 9);
      v_6556 <- eval (eq v_6555 (expression.bv_nat 1 1));
      v_6557 <- eval (eq v_6554 v_6556);
      v_6558 <- eval (notBool_ v_6557);
      v_6559 <- eval (notBool_ v_6558);
      v_6560 <- eval (bit_and v_6489 v_6559);
      v_6561 <- getRegister pf;
      v_6562 <- eval (eq v_6561 (expression.bv_nat 1 1));
      v_6563 <- eval (bit_and v_6501 v_6562);
      v_6564 <- eval (bit_or v_6560 v_6563);
      v_6565 <- eval (mux v_6564 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6566 <- eval (eq v_6487 (expression.bv_nat 8 1));
      v_6567 <- eval (notBool_ v_6566);
      v_6568 <- getRegister of;
      v_6569 <- eval (eq v_6568 (expression.bv_nat 1 1));
      v_6570 <- eval (bit_and v_6501 v_6569);
      v_6571 <- eval (bit_or v_6515 v_6570);
      v_6572 <- eval (bit_and v_6567 v_6571);
      v_6573 <- eval (mux v_6572 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2654) v_6521;
      setRegister of v_6573;
      setRegister pf v_6565;
      setRegister zf v_6528;
      setRegister af v_6520;
      setRegister sf v_6514;
      setRegister cf v_6506;
      pure ()
    pat_end;
    pattern fun (v_2660 : imm int) (v_2664 : reg (bv 16)) => do
      v_6617 <- eval (handleImmediateWithSignExtend v_2660 8 8);
      v_6618 <- eval (bv_and v_6617 (expression.bv_nat 8 31));
      v_6619 <- eval (eq v_6618 (expression.bv_nat 8 0));
      v_6620 <- eval (notBool_ v_6619);
      v_6621 <- getRegister v_2664;
      v_6622 <- eval (concat v_6621 (expression.bv_nat 1 0));
      v_6623 <- eval (bitwidthMInt v_6622);
      v_6624 <- eval (svalueMInt v_6622);
      v_6625 <- eval (mi v_6623 v_6624);
      v_6626 <- eval (concat (expression.bv_nat 9 0) v_6618);
      v_6627 <- eval (uvalueMInt v_6626);
      v_6628 <- eval (ashr v_6625 v_6627);
      v_6629 <- eval (extract v_6628 16 17);
      v_6630 <- eval (eq v_6629 (expression.bv_nat 1 1));
      v_6631 <- eval (bit_and v_6620 v_6630);
      v_6632 <- eval (notBool_ v_6620);
      v_6633 <- getRegister cf;
      v_6634 <- eval (eq v_6633 (expression.bv_nat 1 1));
      v_6635 <- eval (bit_and v_6632 v_6634);
      v_6636 <- eval (bit_or v_6631 v_6635);
      v_6637 <- eval (mux v_6636 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6638 <- eval (extract v_6628 0 1);
      v_6639 <- eval (eq v_6638 (expression.bv_nat 1 1));
      v_6640 <- eval (bit_and v_6620 v_6639);
      v_6641 <- getRegister sf;
      v_6642 <- eval (eq v_6641 (expression.bv_nat 1 1));
      v_6643 <- eval (bit_and v_6632 v_6642);
      v_6644 <- eval (bit_or v_6640 v_6643);
      v_6645 <- eval (mux v_6644 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6646 <- eval (bit_and v_6620 undef);
      v_6647 <- getRegister af;
      v_6648 <- eval (eq v_6647 (expression.bv_nat 1 1));
      v_6649 <- eval (bit_and v_6632 v_6648);
      v_6650 <- eval (bit_or v_6646 v_6649);
      v_6651 <- eval (mux v_6650 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6652 <- eval (extract v_6628 0 16);
      v_6653 <- eval (eq v_6652 (expression.bv_nat 16 0));
      v_6654 <- eval (bit_and v_6620 v_6653);
      v_6655 <- getRegister zf;
      v_6656 <- eval (eq v_6655 (expression.bv_nat 1 1));
      v_6657 <- eval (bit_and v_6632 v_6656);
      v_6658 <- eval (bit_or v_6654 v_6657);
      v_6659 <- eval (mux v_6658 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6660 <- eval (extract v_6628 15 16);
      v_6661 <- eval (eq v_6660 (expression.bv_nat 1 1));
      v_6662 <- eval (extract v_6628 14 15);
      v_6663 <- eval (eq v_6662 (expression.bv_nat 1 1));
      v_6664 <- eval (eq v_6661 v_6663);
      v_6665 <- eval (notBool_ v_6664);
      v_6666 <- eval (extract v_6628 13 14);
      v_6667 <- eval (eq v_6666 (expression.bv_nat 1 1));
      v_6668 <- eval (eq v_6665 v_6667);
      v_6669 <- eval (notBool_ v_6668);
      v_6670 <- eval (extract v_6628 12 13);
      v_6671 <- eval (eq v_6670 (expression.bv_nat 1 1));
      v_6672 <- eval (eq v_6669 v_6671);
      v_6673 <- eval (notBool_ v_6672);
      v_6674 <- eval (extract v_6628 11 12);
      v_6675 <- eval (eq v_6674 (expression.bv_nat 1 1));
      v_6676 <- eval (eq v_6673 v_6675);
      v_6677 <- eval (notBool_ v_6676);
      v_6678 <- eval (extract v_6628 10 11);
      v_6679 <- eval (eq v_6678 (expression.bv_nat 1 1));
      v_6680 <- eval (eq v_6677 v_6679);
      v_6681 <- eval (notBool_ v_6680);
      v_6682 <- eval (extract v_6628 9 10);
      v_6683 <- eval (eq v_6682 (expression.bv_nat 1 1));
      v_6684 <- eval (eq v_6681 v_6683);
      v_6685 <- eval (notBool_ v_6684);
      v_6686 <- eval (extract v_6628 8 9);
      v_6687 <- eval (eq v_6686 (expression.bv_nat 1 1));
      v_6688 <- eval (eq v_6685 v_6687);
      v_6689 <- eval (notBool_ v_6688);
      v_6690 <- eval (notBool_ v_6689);
      v_6691 <- eval (bit_and v_6620 v_6690);
      v_6692 <- getRegister pf;
      v_6693 <- eval (eq v_6692 (expression.bv_nat 1 1));
      v_6694 <- eval (bit_and v_6632 v_6693);
      v_6695 <- eval (bit_or v_6691 v_6694);
      v_6696 <- eval (mux v_6695 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6697 <- eval (eq v_6618 (expression.bv_nat 8 1));
      v_6698 <- eval (notBool_ v_6697);
      v_6699 <- getRegister of;
      v_6700 <- eval (eq v_6699 (expression.bv_nat 1 1));
      v_6701 <- eval (bit_and v_6632 v_6700);
      v_6702 <- eval (bit_or v_6646 v_6701);
      v_6703 <- eval (bit_and v_6698 v_6702);
      v_6704 <- eval (mux v_6703 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2664) v_6652;
      setRegister of v_6704;
      setRegister pf v_6696;
      setRegister zf v_6659;
      setRegister af v_6651;
      setRegister sf v_6645;
      setRegister cf v_6637;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2678 : reg (bv 16)) => do
      v_6741 <- getRegister v_2678;
      v_6742 <- eval (concat v_6741 (expression.bv_nat 1 0));
      v_6743 <- eval (bitwidthMInt v_6742);
      v_6744 <- eval (svalueMInt v_6742);
      v_6745 <- eval (mi v_6743 v_6744);
      v_6746 <- eval (ashr v_6745 1);
      v_6747 <- eval (extract v_6746 16 17);
      v_6748 <- eval (extract v_6746 0 1);
      v_6749 <- eval (extract v_6746 0 16);
      v_6750 <- eval (eq v_6749 (expression.bv_nat 16 0));
      v_6751 <- eval (mux v_6750 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6752 <- eval (extract v_6746 15 16);
      v_6753 <- eval (eq v_6752 (expression.bv_nat 1 1));
      v_6754 <- eval (extract v_6746 14 15);
      v_6755 <- eval (eq v_6754 (expression.bv_nat 1 1));
      v_6756 <- eval (eq v_6753 v_6755);
      v_6757 <- eval (notBool_ v_6756);
      v_6758 <- eval (extract v_6746 13 14);
      v_6759 <- eval (eq v_6758 (expression.bv_nat 1 1));
      v_6760 <- eval (eq v_6757 v_6759);
      v_6761 <- eval (notBool_ v_6760);
      v_6762 <- eval (extract v_6746 12 13);
      v_6763 <- eval (eq v_6762 (expression.bv_nat 1 1));
      v_6764 <- eval (eq v_6761 v_6763);
      v_6765 <- eval (notBool_ v_6764);
      v_6766 <- eval (extract v_6746 11 12);
      v_6767 <- eval (eq v_6766 (expression.bv_nat 1 1));
      v_6768 <- eval (eq v_6765 v_6767);
      v_6769 <- eval (notBool_ v_6768);
      v_6770 <- eval (extract v_6746 10 11);
      v_6771 <- eval (eq v_6770 (expression.bv_nat 1 1));
      v_6772 <- eval (eq v_6769 v_6771);
      v_6773 <- eval (notBool_ v_6772);
      v_6774 <- eval (extract v_6746 9 10);
      v_6775 <- eval (eq v_6774 (expression.bv_nat 1 1));
      v_6776 <- eval (eq v_6773 v_6775);
      v_6777 <- eval (notBool_ v_6776);
      v_6778 <- eval (extract v_6746 8 9);
      v_6779 <- eval (eq v_6778 (expression.bv_nat 1 1));
      v_6780 <- eval (eq v_6777 v_6779);
      v_6781 <- eval (notBool_ v_6780);
      v_6782 <- eval (notBool_ v_6781);
      v_6783 <- eval (mux v_6782 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2678) v_6749;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_6783;
      setRegister zf v_6751;
      setRegister af undef;
      setRegister sf v_6748;
      setRegister cf v_6747;
      pure ()
    pat_end;
    pattern fun (v_2674 : reg (bv 16)) => do
      v_11039 <- getRegister v_2674;
      v_11040 <- eval (concat v_11039 (expression.bv_nat 1 0));
      v_11041 <- eval (bitwidthMInt v_11040);
      v_11042 <- eval (svalueMInt v_11040);
      v_11043 <- eval (mi v_11041 v_11042);
      v_11044 <- eval (ashr v_11043 1);
      v_11045 <- eval (extract v_11044 16 17);
      v_11046 <- eval (eq v_11045 (expression.bv_nat 1 1));
      v_11047 <- eval (mux v_11046 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11048 <- eval (extract v_11044 0 1);
      v_11049 <- eval (eq v_11048 (expression.bv_nat 1 1));
      v_11050 <- eval (mux v_11049 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11051 <- eval (extract v_11044 0 16);
      v_11052 <- eval (eq v_11051 (expression.bv_nat 16 0));
      v_11053 <- eval (mux v_11052 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11054 <- eval (extract v_11044 15 16);
      v_11055 <- eval (eq v_11054 (expression.bv_nat 1 1));
      v_11056 <- eval (extract v_11044 14 15);
      v_11057 <- eval (eq v_11056 (expression.bv_nat 1 1));
      v_11058 <- eval (eq v_11055 v_11057);
      v_11059 <- eval (notBool_ v_11058);
      v_11060 <- eval (extract v_11044 13 14);
      v_11061 <- eval (eq v_11060 (expression.bv_nat 1 1));
      v_11062 <- eval (eq v_11059 v_11061);
      v_11063 <- eval (notBool_ v_11062);
      v_11064 <- eval (extract v_11044 12 13);
      v_11065 <- eval (eq v_11064 (expression.bv_nat 1 1));
      v_11066 <- eval (eq v_11063 v_11065);
      v_11067 <- eval (notBool_ v_11066);
      v_11068 <- eval (extract v_11044 11 12);
      v_11069 <- eval (eq v_11068 (expression.bv_nat 1 1));
      v_11070 <- eval (eq v_11067 v_11069);
      v_11071 <- eval (notBool_ v_11070);
      v_11072 <- eval (extract v_11044 10 11);
      v_11073 <- eval (eq v_11072 (expression.bv_nat 1 1));
      v_11074 <- eval (eq v_11071 v_11073);
      v_11075 <- eval (notBool_ v_11074);
      v_11076 <- eval (extract v_11044 9 10);
      v_11077 <- eval (eq v_11076 (expression.bv_nat 1 1));
      v_11078 <- eval (eq v_11075 v_11077);
      v_11079 <- eval (notBool_ v_11078);
      v_11080 <- eval (extract v_11044 8 9);
      v_11081 <- eval (eq v_11080 (expression.bv_nat 1 1));
      v_11082 <- eval (eq v_11079 v_11081);
      v_11083 <- eval (notBool_ v_11082);
      v_11084 <- eval (notBool_ v_11083);
      v_11085 <- eval (mux v_11084 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2674) v_11051;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_11085;
      setRegister zf v_11053;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister sf v_11050;
      setRegister cf v_11047;
      pure ()
    pat_end;
    pattern fun (v_2674 : reg (bv 16)) => do
      v_11093 <- getRegister v_2674;
      v_11094 <- eval (concat v_11093 (expression.bv_nat 1 0));
      v_11095 <- eval (bitwidthMInt v_11094);
      v_11096 <- eval (svalueMInt v_11094);
      v_11097 <- eval (mi v_11095 v_11096);
      v_11098 <- eval (ashr v_11097 1);
      v_11099 <- eval (extract v_11098 16 17);
      v_11100 <- eval (extract v_11098 0 1);
      v_11101 <- eval (extract v_11098 0 16);
      v_11102 <- eval (eq v_11101 (expression.bv_nat 16 0));
      v_11103 <- eval (mux v_11102 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11104 <- eval (extract v_11098 15 16);
      v_11105 <- eval (eq v_11104 (expression.bv_nat 1 1));
      v_11106 <- eval (extract v_11098 14 15);
      v_11107 <- eval (eq v_11106 (expression.bv_nat 1 1));
      v_11108 <- eval (eq v_11105 v_11107);
      v_11109 <- eval (notBool_ v_11108);
      v_11110 <- eval (extract v_11098 13 14);
      v_11111 <- eval (eq v_11110 (expression.bv_nat 1 1));
      v_11112 <- eval (eq v_11109 v_11111);
      v_11113 <- eval (notBool_ v_11112);
      v_11114 <- eval (extract v_11098 12 13);
      v_11115 <- eval (eq v_11114 (expression.bv_nat 1 1));
      v_11116 <- eval (eq v_11113 v_11115);
      v_11117 <- eval (notBool_ v_11116);
      v_11118 <- eval (extract v_11098 11 12);
      v_11119 <- eval (eq v_11118 (expression.bv_nat 1 1));
      v_11120 <- eval (eq v_11117 v_11119);
      v_11121 <- eval (notBool_ v_11120);
      v_11122 <- eval (extract v_11098 10 11);
      v_11123 <- eval (eq v_11122 (expression.bv_nat 1 1));
      v_11124 <- eval (eq v_11121 v_11123);
      v_11125 <- eval (notBool_ v_11124);
      v_11126 <- eval (extract v_11098 9 10);
      v_11127 <- eval (eq v_11126 (expression.bv_nat 1 1));
      v_11128 <- eval (eq v_11125 v_11127);
      v_11129 <- eval (notBool_ v_11128);
      v_11130 <- eval (extract v_11098 8 9);
      v_11131 <- eval (eq v_11130 (expression.bv_nat 1 1));
      v_11132 <- eval (eq v_11129 v_11131);
      v_11133 <- eval (notBool_ v_11132);
      v_11134 <- eval (notBool_ v_11133);
      v_11135 <- eval (mux v_11134 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2674) v_11101;
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_11135;
      setRegister zf v_11103;
      setRegister af undef;
      setRegister sf v_11100;
      setRegister cf v_11099;
      pure ()
    pat_end;
    pattern fun cl (v_2624 : Mem) => do
      v_17961 <- evaluateAddress v_2624;
      v_17962 <- load v_17961 2;
      v_17963 <- eval (concat v_17962 (expression.bv_nat 1 0));
      v_17964 <- eval (bitwidthMInt v_17963);
      v_17965 <- eval (svalueMInt v_17963);
      v_17966 <- eval (mi v_17964 v_17965);
      v_17967 <- getRegister rcx;
      v_17968 <- eval (extract v_17967 56 64);
      v_17969 <- eval (bv_and v_17968 (expression.bv_nat 8 31));
      v_17970 <- eval (concat (expression.bv_nat 9 0) v_17969);
      v_17971 <- eval (uvalueMInt v_17970);
      v_17972 <- eval (ashr v_17966 v_17971);
      v_17973 <- eval (extract v_17972 0 16);
      store v_17961 v_17973 2;
      v_17975 <- eval (eq v_17969 (expression.bv_nat 8 0));
      v_17976 <- eval (notBool_ v_17975);
      v_17977 <- eval (extract v_17972 16 17);
      v_17978 <- eval (eq v_17977 (expression.bv_nat 1 1));
      v_17979 <- eval (bit_and v_17976 v_17978);
      v_17980 <- eval (notBool_ v_17976);
      v_17981 <- getRegister cf;
      v_17982 <- eval (eq v_17981 (expression.bv_nat 1 1));
      v_17983 <- eval (bit_and v_17980 v_17982);
      v_17984 <- eval (bit_or v_17979 v_17983);
      v_17985 <- eval (mux v_17984 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17986 <- eval (extract v_17972 0 1);
      v_17987 <- eval (eq v_17986 (expression.bv_nat 1 1));
      v_17988 <- eval (bit_and v_17976 v_17987);
      v_17989 <- getRegister sf;
      v_17990 <- eval (eq v_17989 (expression.bv_nat 1 1));
      v_17991 <- eval (bit_and v_17980 v_17990);
      v_17992 <- eval (bit_or v_17988 v_17991);
      v_17993 <- eval (mux v_17992 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_17994 <- eval (eq v_17973 (expression.bv_nat 16 0));
      v_17995 <- eval (bit_and v_17976 v_17994);
      v_17996 <- getRegister zf;
      v_17997 <- eval (eq v_17996 (expression.bv_nat 1 1));
      v_17998 <- eval (bit_and v_17980 v_17997);
      v_17999 <- eval (bit_or v_17995 v_17998);
      v_18000 <- eval (mux v_17999 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18001 <- eval (bit_and v_17976 undef);
      v_18002 <- getRegister af;
      v_18003 <- eval (eq v_18002 (expression.bv_nat 1 1));
      v_18004 <- eval (bit_and v_17980 v_18003);
      v_18005 <- eval (bit_or v_18001 v_18004);
      v_18006 <- eval (mux v_18005 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18007 <- eval (extract v_17972 15 16);
      v_18008 <- eval (eq v_18007 (expression.bv_nat 1 1));
      v_18009 <- eval (extract v_17972 14 15);
      v_18010 <- eval (eq v_18009 (expression.bv_nat 1 1));
      v_18011 <- eval (eq v_18008 v_18010);
      v_18012 <- eval (notBool_ v_18011);
      v_18013 <- eval (extract v_17972 13 14);
      v_18014 <- eval (eq v_18013 (expression.bv_nat 1 1));
      v_18015 <- eval (eq v_18012 v_18014);
      v_18016 <- eval (notBool_ v_18015);
      v_18017 <- eval (extract v_17972 12 13);
      v_18018 <- eval (eq v_18017 (expression.bv_nat 1 1));
      v_18019 <- eval (eq v_18016 v_18018);
      v_18020 <- eval (notBool_ v_18019);
      v_18021 <- eval (extract v_17972 11 12);
      v_18022 <- eval (eq v_18021 (expression.bv_nat 1 1));
      v_18023 <- eval (eq v_18020 v_18022);
      v_18024 <- eval (notBool_ v_18023);
      v_18025 <- eval (extract v_17972 10 11);
      v_18026 <- eval (eq v_18025 (expression.bv_nat 1 1));
      v_18027 <- eval (eq v_18024 v_18026);
      v_18028 <- eval (notBool_ v_18027);
      v_18029 <- eval (extract v_17972 9 10);
      v_18030 <- eval (eq v_18029 (expression.bv_nat 1 1));
      v_18031 <- eval (eq v_18028 v_18030);
      v_18032 <- eval (notBool_ v_18031);
      v_18033 <- eval (extract v_17972 8 9);
      v_18034 <- eval (eq v_18033 (expression.bv_nat 1 1));
      v_18035 <- eval (eq v_18032 v_18034);
      v_18036 <- eval (notBool_ v_18035);
      v_18037 <- eval (notBool_ v_18036);
      v_18038 <- eval (bit_and v_17976 v_18037);
      v_18039 <- getRegister pf;
      v_18040 <- eval (eq v_18039 (expression.bv_nat 1 1));
      v_18041 <- eval (bit_and v_17980 v_18040);
      v_18042 <- eval (bit_or v_18038 v_18041);
      v_18043 <- eval (mux v_18042 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18044 <- eval (eq v_17969 (expression.bv_nat 8 1));
      v_18045 <- eval (notBool_ v_18044);
      v_18046 <- getRegister of;
      v_18047 <- eval (eq v_18046 (expression.bv_nat 1 1));
      v_18048 <- eval (bit_and v_17980 v_18047);
      v_18049 <- eval (bit_or v_18001 v_18048);
      v_18050 <- eval (bit_and v_18045 v_18049);
      v_18051 <- eval (mux v_18050 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18051;
      setRegister pf v_18043;
      setRegister af v_18006;
      setRegister zf v_18000;
      setRegister sf v_17993;
      setRegister cf v_17985;
      pure ()
    pat_end;
    pattern fun (v_2631 : imm int) (v_2630 : Mem) => do
      v_18096 <- evaluateAddress v_2630;
      v_18097 <- load v_18096 2;
      v_18098 <- eval (concat v_18097 (expression.bv_nat 1 0));
      v_18099 <- eval (bitwidthMInt v_18098);
      v_18100 <- eval (svalueMInt v_18098);
      v_18101 <- eval (mi v_18099 v_18100);
      v_18102 <- eval (handleImmediateWithSignExtend v_2631 8 8);
      v_18103 <- eval (bv_and v_18102 (expression.bv_nat 8 31));
      v_18104 <- eval (concat (expression.bv_nat 9 0) v_18103);
      v_18105 <- eval (uvalueMInt v_18104);
      v_18106 <- eval (ashr v_18101 v_18105);
      v_18107 <- eval (extract v_18106 0 16);
      store v_18096 v_18107 2;
      v_18109 <- eval (eq v_18103 (expression.bv_nat 8 0));
      v_18110 <- eval (notBool_ v_18109);
      v_18111 <- eval (extract v_18106 16 17);
      v_18112 <- eval (eq v_18111 (expression.bv_nat 1 1));
      v_18113 <- eval (bit_and v_18110 v_18112);
      v_18114 <- eval (notBool_ v_18110);
      v_18115 <- getRegister cf;
      v_18116 <- eval (eq v_18115 (expression.bv_nat 1 1));
      v_18117 <- eval (bit_and v_18114 v_18116);
      v_18118 <- eval (bit_or v_18113 v_18117);
      v_18119 <- eval (mux v_18118 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18120 <- eval (extract v_18106 0 1);
      v_18121 <- eval (eq v_18120 (expression.bv_nat 1 1));
      v_18122 <- eval (bit_and v_18110 v_18121);
      v_18123 <- getRegister sf;
      v_18124 <- eval (eq v_18123 (expression.bv_nat 1 1));
      v_18125 <- eval (bit_and v_18114 v_18124);
      v_18126 <- eval (bit_or v_18122 v_18125);
      v_18127 <- eval (mux v_18126 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18128 <- eval (eq v_18107 (expression.bv_nat 16 0));
      v_18129 <- eval (bit_and v_18110 v_18128);
      v_18130 <- getRegister zf;
      v_18131 <- eval (eq v_18130 (expression.bv_nat 1 1));
      v_18132 <- eval (bit_and v_18114 v_18131);
      v_18133 <- eval (bit_or v_18129 v_18132);
      v_18134 <- eval (mux v_18133 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18135 <- eval (bit_and v_18110 undef);
      v_18136 <- getRegister af;
      v_18137 <- eval (eq v_18136 (expression.bv_nat 1 1));
      v_18138 <- eval (bit_and v_18114 v_18137);
      v_18139 <- eval (bit_or v_18135 v_18138);
      v_18140 <- eval (mux v_18139 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18141 <- eval (extract v_18106 15 16);
      v_18142 <- eval (eq v_18141 (expression.bv_nat 1 1));
      v_18143 <- eval (extract v_18106 14 15);
      v_18144 <- eval (eq v_18143 (expression.bv_nat 1 1));
      v_18145 <- eval (eq v_18142 v_18144);
      v_18146 <- eval (notBool_ v_18145);
      v_18147 <- eval (extract v_18106 13 14);
      v_18148 <- eval (eq v_18147 (expression.bv_nat 1 1));
      v_18149 <- eval (eq v_18146 v_18148);
      v_18150 <- eval (notBool_ v_18149);
      v_18151 <- eval (extract v_18106 12 13);
      v_18152 <- eval (eq v_18151 (expression.bv_nat 1 1));
      v_18153 <- eval (eq v_18150 v_18152);
      v_18154 <- eval (notBool_ v_18153);
      v_18155 <- eval (extract v_18106 11 12);
      v_18156 <- eval (eq v_18155 (expression.bv_nat 1 1));
      v_18157 <- eval (eq v_18154 v_18156);
      v_18158 <- eval (notBool_ v_18157);
      v_18159 <- eval (extract v_18106 10 11);
      v_18160 <- eval (eq v_18159 (expression.bv_nat 1 1));
      v_18161 <- eval (eq v_18158 v_18160);
      v_18162 <- eval (notBool_ v_18161);
      v_18163 <- eval (extract v_18106 9 10);
      v_18164 <- eval (eq v_18163 (expression.bv_nat 1 1));
      v_18165 <- eval (eq v_18162 v_18164);
      v_18166 <- eval (notBool_ v_18165);
      v_18167 <- eval (extract v_18106 8 9);
      v_18168 <- eval (eq v_18167 (expression.bv_nat 1 1));
      v_18169 <- eval (eq v_18166 v_18168);
      v_18170 <- eval (notBool_ v_18169);
      v_18171 <- eval (notBool_ v_18170);
      v_18172 <- eval (bit_and v_18110 v_18171);
      v_18173 <- getRegister pf;
      v_18174 <- eval (eq v_18173 (expression.bv_nat 1 1));
      v_18175 <- eval (bit_and v_18114 v_18174);
      v_18176 <- eval (bit_or v_18172 v_18175);
      v_18177 <- eval (mux v_18176 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18178 <- eval (eq v_18103 (expression.bv_nat 8 1));
      v_18179 <- eval (notBool_ v_18178);
      v_18180 <- getRegister of;
      v_18181 <- eval (eq v_18180 (expression.bv_nat 1 1));
      v_18182 <- eval (bit_and v_18114 v_18181);
      v_18183 <- eval (bit_or v_18135 v_18182);
      v_18184 <- eval (bit_and v_18179 v_18183);
      v_18185 <- eval (mux v_18184 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18185;
      setRegister pf v_18177;
      setRegister af v_18140;
      setRegister zf v_18134;
      setRegister sf v_18127;
      setRegister cf v_18119;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2630 : Mem) => do
      v_18192 <- evaluateAddress v_2630;
      v_18193 <- load v_18192 2;
      v_18194 <- eval (concat v_18193 (expression.bv_nat 1 0));
      v_18195 <- eval (bitwidthMInt v_18194);
      v_18196 <- eval (svalueMInt v_18194);
      v_18197 <- eval (mi v_18195 v_18196);
      v_18198 <- eval (ashr v_18197 1);
      v_18199 <- eval (extract v_18198 0 16);
      store v_18192 v_18199 2;
      v_18201 <- eval (extract v_18198 16 17);
      v_18202 <- eval (extract v_18198 0 1);
      v_18203 <- eval (eq v_18199 (expression.bv_nat 16 0));
      v_18204 <- eval (mux v_18203 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18205 <- eval (extract v_18198 15 16);
      v_18206 <- eval (eq v_18205 (expression.bv_nat 1 1));
      v_18207 <- eval (extract v_18198 14 15);
      v_18208 <- eval (eq v_18207 (expression.bv_nat 1 1));
      v_18209 <- eval (eq v_18206 v_18208);
      v_18210 <- eval (notBool_ v_18209);
      v_18211 <- eval (extract v_18198 13 14);
      v_18212 <- eval (eq v_18211 (expression.bv_nat 1 1));
      v_18213 <- eval (eq v_18210 v_18212);
      v_18214 <- eval (notBool_ v_18213);
      v_18215 <- eval (extract v_18198 12 13);
      v_18216 <- eval (eq v_18215 (expression.bv_nat 1 1));
      v_18217 <- eval (eq v_18214 v_18216);
      v_18218 <- eval (notBool_ v_18217);
      v_18219 <- eval (extract v_18198 11 12);
      v_18220 <- eval (eq v_18219 (expression.bv_nat 1 1));
      v_18221 <- eval (eq v_18218 v_18220);
      v_18222 <- eval (notBool_ v_18221);
      v_18223 <- eval (extract v_18198 10 11);
      v_18224 <- eval (eq v_18223 (expression.bv_nat 1 1));
      v_18225 <- eval (eq v_18222 v_18224);
      v_18226 <- eval (notBool_ v_18225);
      v_18227 <- eval (extract v_18198 9 10);
      v_18228 <- eval (eq v_18227 (expression.bv_nat 1 1));
      v_18229 <- eval (eq v_18226 v_18228);
      v_18230 <- eval (notBool_ v_18229);
      v_18231 <- eval (extract v_18198 8 9);
      v_18232 <- eval (eq v_18231 (expression.bv_nat 1 1));
      v_18233 <- eval (eq v_18230 v_18232);
      v_18234 <- eval (notBool_ v_18233);
      v_18235 <- eval (notBool_ v_18234);
      v_18236 <- eval (mux v_18235 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_18236;
      setRegister af undef;
      setRegister zf v_18204;
      setRegister sf v_18202;
      setRegister cf v_18201;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2630 : Mem) => do
      v_18243 <- evaluateAddress v_2630;
      v_18244 <- load v_18243 2;
      v_18245 <- eval (concat v_18244 (expression.bv_nat 1 0));
      v_18246 <- eval (bitwidthMInt v_18245);
      v_18247 <- eval (svalueMInt v_18245);
      v_18248 <- eval (mi v_18246 v_18247);
      v_18249 <- eval (ashr v_18248 1);
      v_18250 <- eval (extract v_18249 0 16);
      store v_18243 v_18250 2;
      v_18252 <- eval (extract v_18249 16 17);
      v_18253 <- eval (eq v_18252 (expression.bv_nat 1 1));
      v_18254 <- eval (mux v_18253 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18255 <- eval (extract v_18249 0 1);
      v_18256 <- eval (eq v_18255 (expression.bv_nat 1 1));
      v_18257 <- eval (mux v_18256 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18258 <- eval (eq v_18250 (expression.bv_nat 16 0));
      v_18259 <- eval (mux v_18258 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18260 <- eval (extract v_18249 15 16);
      v_18261 <- eval (eq v_18260 (expression.bv_nat 1 1));
      v_18262 <- eval (extract v_18249 14 15);
      v_18263 <- eval (eq v_18262 (expression.bv_nat 1 1));
      v_18264 <- eval (eq v_18261 v_18263);
      v_18265 <- eval (notBool_ v_18264);
      v_18266 <- eval (extract v_18249 13 14);
      v_18267 <- eval (eq v_18266 (expression.bv_nat 1 1));
      v_18268 <- eval (eq v_18265 v_18267);
      v_18269 <- eval (notBool_ v_18268);
      v_18270 <- eval (extract v_18249 12 13);
      v_18271 <- eval (eq v_18270 (expression.bv_nat 1 1));
      v_18272 <- eval (eq v_18269 v_18271);
      v_18273 <- eval (notBool_ v_18272);
      v_18274 <- eval (extract v_18249 11 12);
      v_18275 <- eval (eq v_18274 (expression.bv_nat 1 1));
      v_18276 <- eval (eq v_18273 v_18275);
      v_18277 <- eval (notBool_ v_18276);
      v_18278 <- eval (extract v_18249 10 11);
      v_18279 <- eval (eq v_18278 (expression.bv_nat 1 1));
      v_18280 <- eval (eq v_18277 v_18279);
      v_18281 <- eval (notBool_ v_18280);
      v_18282 <- eval (extract v_18249 9 10);
      v_18283 <- eval (eq v_18282 (expression.bv_nat 1 1));
      v_18284 <- eval (eq v_18281 v_18283);
      v_18285 <- eval (notBool_ v_18284);
      v_18286 <- eval (extract v_18249 8 9);
      v_18287 <- eval (eq v_18286 (expression.bv_nat 1 1));
      v_18288 <- eval (eq v_18285 v_18287);
      v_18289 <- eval (notBool_ v_18288);
      v_18290 <- eval (notBool_ v_18289);
      v_18291 <- eval (mux v_18290 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_18291;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_18259;
      setRegister sf v_18257;
      setRegister cf v_18254;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2641 : Mem) => do
      v_18362 <- evaluateAddress v_2641;
      v_18363 <- load v_18362 2;
      v_18364 <- eval (concat v_18363 (expression.bv_nat 1 0));
      v_18365 <- eval (bitwidthMInt v_18364);
      v_18366 <- eval (svalueMInt v_18364);
      v_18367 <- eval (mi v_18365 v_18366);
      v_18368 <- eval (ashr v_18367 1);
      v_18369 <- eval (extract v_18368 0 16);
      store v_18362 v_18369 2;
      v_18371 <- eval (extract v_18368 16 17);
      v_18372 <- eval (eq v_18371 (expression.bv_nat 1 1));
      v_18373 <- eval (mux v_18372 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18374 <- eval (extract v_18368 0 1);
      v_18375 <- eval (eq v_18374 (expression.bv_nat 1 1));
      v_18376 <- eval (mux v_18375 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18377 <- eval (eq v_18369 (expression.bv_nat 16 0));
      v_18378 <- eval (mux v_18377 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18379 <- eval (extract v_18368 15 16);
      v_18380 <- eval (eq v_18379 (expression.bv_nat 1 1));
      v_18381 <- eval (extract v_18368 14 15);
      v_18382 <- eval (eq v_18381 (expression.bv_nat 1 1));
      v_18383 <- eval (eq v_18380 v_18382);
      v_18384 <- eval (notBool_ v_18383);
      v_18385 <- eval (extract v_18368 13 14);
      v_18386 <- eval (eq v_18385 (expression.bv_nat 1 1));
      v_18387 <- eval (eq v_18384 v_18386);
      v_18388 <- eval (notBool_ v_18387);
      v_18389 <- eval (extract v_18368 12 13);
      v_18390 <- eval (eq v_18389 (expression.bv_nat 1 1));
      v_18391 <- eval (eq v_18388 v_18390);
      v_18392 <- eval (notBool_ v_18391);
      v_18393 <- eval (extract v_18368 11 12);
      v_18394 <- eval (eq v_18393 (expression.bv_nat 1 1));
      v_18395 <- eval (eq v_18392 v_18394);
      v_18396 <- eval (notBool_ v_18395);
      v_18397 <- eval (extract v_18368 10 11);
      v_18398 <- eval (eq v_18397 (expression.bv_nat 1 1));
      v_18399 <- eval (eq v_18396 v_18398);
      v_18400 <- eval (notBool_ v_18399);
      v_18401 <- eval (extract v_18368 9 10);
      v_18402 <- eval (eq v_18401 (expression.bv_nat 1 1));
      v_18403 <- eval (eq v_18400 v_18402);
      v_18404 <- eval (notBool_ v_18403);
      v_18405 <- eval (extract v_18368 8 9);
      v_18406 <- eval (eq v_18405 (expression.bv_nat 1 1));
      v_18407 <- eval (eq v_18404 v_18406);
      v_18408 <- eval (notBool_ v_18407);
      v_18409 <- eval (notBool_ v_18408);
      v_18410 <- eval (mux v_18409 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_18410;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_18378;
      setRegister sf v_18376;
      setRegister cf v_18373;
      pure ()
    pat_end;
    pattern fun $0x1 (v_2641 : Mem) => do
      v_18417 <- evaluateAddress v_2641;
      v_18418 <- load v_18417 2;
      v_18419 <- eval (concat v_18418 (expression.bv_nat 1 0));
      v_18420 <- eval (bitwidthMInt v_18419);
      v_18421 <- eval (svalueMInt v_18419);
      v_18422 <- eval (mi v_18420 v_18421);
      v_18423 <- eval (ashr v_18422 1);
      v_18424 <- eval (extract v_18423 0 16);
      store v_18417 v_18424 2;
      v_18426 <- eval (extract v_18423 16 17);
      v_18427 <- eval (extract v_18423 0 1);
      v_18428 <- eval (eq v_18424 (expression.bv_nat 16 0));
      v_18429 <- eval (mux v_18428 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18430 <- eval (extract v_18423 15 16);
      v_18431 <- eval (eq v_18430 (expression.bv_nat 1 1));
      v_18432 <- eval (extract v_18423 14 15);
      v_18433 <- eval (eq v_18432 (expression.bv_nat 1 1));
      v_18434 <- eval (eq v_18431 v_18433);
      v_18435 <- eval (notBool_ v_18434);
      v_18436 <- eval (extract v_18423 13 14);
      v_18437 <- eval (eq v_18436 (expression.bv_nat 1 1));
      v_18438 <- eval (eq v_18435 v_18437);
      v_18439 <- eval (notBool_ v_18438);
      v_18440 <- eval (extract v_18423 12 13);
      v_18441 <- eval (eq v_18440 (expression.bv_nat 1 1));
      v_18442 <- eval (eq v_18439 v_18441);
      v_18443 <- eval (notBool_ v_18442);
      v_18444 <- eval (extract v_18423 11 12);
      v_18445 <- eval (eq v_18444 (expression.bv_nat 1 1));
      v_18446 <- eval (eq v_18443 v_18445);
      v_18447 <- eval (notBool_ v_18446);
      v_18448 <- eval (extract v_18423 10 11);
      v_18449 <- eval (eq v_18448 (expression.bv_nat 1 1));
      v_18450 <- eval (eq v_18447 v_18449);
      v_18451 <- eval (notBool_ v_18450);
      v_18452 <- eval (extract v_18423 9 10);
      v_18453 <- eval (eq v_18452 (expression.bv_nat 1 1));
      v_18454 <- eval (eq v_18451 v_18453);
      v_18455 <- eval (notBool_ v_18454);
      v_18456 <- eval (extract v_18423 8 9);
      v_18457 <- eval (eq v_18456 (expression.bv_nat 1 1));
      v_18458 <- eval (eq v_18455 v_18457);
      v_18459 <- eval (notBool_ v_18458);
      v_18460 <- eval (notBool_ v_18459);
      v_18461 <- eval (mux v_18460 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_18461;
      setRegister af undef;
      setRegister zf v_18429;
      setRegister sf v_18427;
      setRegister cf v_18426;
      pure ()
    pat_end;
    pattern fun (v_2638 : Mem) => do
      v_21844 <- evaluateAddress v_2638;
      v_21845 <- load v_21844 2;
      v_21846 <- eval (concat v_21845 (expression.bv_nat 1 0));
      v_21847 <- eval (bitwidthMInt v_21846);
      v_21848 <- eval (svalueMInt v_21846);
      v_21849 <- eval (mi v_21847 v_21848);
      v_21850 <- eval (ashr v_21849 1);
      v_21851 <- eval (extract v_21850 0 16);
      store v_21844 v_21851 2;
      v_21853 <- eval (extract v_21850 16 17);
      v_21854 <- eval (eq v_21853 (expression.bv_nat 1 1));
      v_21855 <- eval (mux v_21854 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21856 <- eval (extract v_21850 0 1);
      v_21857 <- eval (eq v_21856 (expression.bv_nat 1 1));
      v_21858 <- eval (mux v_21857 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21859 <- eval (eq v_21851 (expression.bv_nat 16 0));
      v_21860 <- eval (mux v_21859 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21861 <- eval (extract v_21850 15 16);
      v_21862 <- eval (eq v_21861 (expression.bv_nat 1 1));
      v_21863 <- eval (extract v_21850 14 15);
      v_21864 <- eval (eq v_21863 (expression.bv_nat 1 1));
      v_21865 <- eval (eq v_21862 v_21864);
      v_21866 <- eval (notBool_ v_21865);
      v_21867 <- eval (extract v_21850 13 14);
      v_21868 <- eval (eq v_21867 (expression.bv_nat 1 1));
      v_21869 <- eval (eq v_21866 v_21868);
      v_21870 <- eval (notBool_ v_21869);
      v_21871 <- eval (extract v_21850 12 13);
      v_21872 <- eval (eq v_21871 (expression.bv_nat 1 1));
      v_21873 <- eval (eq v_21870 v_21872);
      v_21874 <- eval (notBool_ v_21873);
      v_21875 <- eval (extract v_21850 11 12);
      v_21876 <- eval (eq v_21875 (expression.bv_nat 1 1));
      v_21877 <- eval (eq v_21874 v_21876);
      v_21878 <- eval (notBool_ v_21877);
      v_21879 <- eval (extract v_21850 10 11);
      v_21880 <- eval (eq v_21879 (expression.bv_nat 1 1));
      v_21881 <- eval (eq v_21878 v_21880);
      v_21882 <- eval (notBool_ v_21881);
      v_21883 <- eval (extract v_21850 9 10);
      v_21884 <- eval (eq v_21883 (expression.bv_nat 1 1));
      v_21885 <- eval (eq v_21882 v_21884);
      v_21886 <- eval (notBool_ v_21885);
      v_21887 <- eval (extract v_21850 8 9);
      v_21888 <- eval (eq v_21887 (expression.bv_nat 1 1));
      v_21889 <- eval (eq v_21886 v_21888);
      v_21890 <- eval (notBool_ v_21889);
      v_21891 <- eval (notBool_ v_21890);
      v_21892 <- eval (mux v_21891 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_21892;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_21860;
      setRegister sf v_21858;
      setRegister cf v_21855;
      pure ()
    pat_end;
    pattern fun (v_2638 : Mem) => do
      v_21899 <- evaluateAddress v_2638;
      v_21900 <- load v_21899 2;
      v_21901 <- eval (concat v_21900 (expression.bv_nat 1 0));
      v_21902 <- eval (bitwidthMInt v_21901);
      v_21903 <- eval (svalueMInt v_21901);
      v_21904 <- eval (mi v_21902 v_21903);
      v_21905 <- eval (ashr v_21904 1);
      v_21906 <- eval (extract v_21905 0 16);
      store v_21899 v_21906 2;
      v_21908 <- eval (extract v_21905 16 17);
      v_21909 <- eval (extract v_21905 0 1);
      v_21910 <- eval (eq v_21906 (expression.bv_nat 16 0));
      v_21911 <- eval (mux v_21910 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_21912 <- eval (extract v_21905 15 16);
      v_21913 <- eval (eq v_21912 (expression.bv_nat 1 1));
      v_21914 <- eval (extract v_21905 14 15);
      v_21915 <- eval (eq v_21914 (expression.bv_nat 1 1));
      v_21916 <- eval (eq v_21913 v_21915);
      v_21917 <- eval (notBool_ v_21916);
      v_21918 <- eval (extract v_21905 13 14);
      v_21919 <- eval (eq v_21918 (expression.bv_nat 1 1));
      v_21920 <- eval (eq v_21917 v_21919);
      v_21921 <- eval (notBool_ v_21920);
      v_21922 <- eval (extract v_21905 12 13);
      v_21923 <- eval (eq v_21922 (expression.bv_nat 1 1));
      v_21924 <- eval (eq v_21921 v_21923);
      v_21925 <- eval (notBool_ v_21924);
      v_21926 <- eval (extract v_21905 11 12);
      v_21927 <- eval (eq v_21926 (expression.bv_nat 1 1));
      v_21928 <- eval (eq v_21925 v_21927);
      v_21929 <- eval (notBool_ v_21928);
      v_21930 <- eval (extract v_21905 10 11);
      v_21931 <- eval (eq v_21930 (expression.bv_nat 1 1));
      v_21932 <- eval (eq v_21929 v_21931);
      v_21933 <- eval (notBool_ v_21932);
      v_21934 <- eval (extract v_21905 9 10);
      v_21935 <- eval (eq v_21934 (expression.bv_nat 1 1));
      v_21936 <- eval (eq v_21933 v_21935);
      v_21937 <- eval (notBool_ v_21936);
      v_21938 <- eval (extract v_21905 8 9);
      v_21939 <- eval (eq v_21938 (expression.bv_nat 1 1));
      v_21940 <- eval (eq v_21937 v_21939);
      v_21941 <- eval (notBool_ v_21940);
      v_21942 <- eval (notBool_ v_21941);
      v_21943 <- eval (mux v_21942 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_21943;
      setRegister af undef;
      setRegister zf v_21911;
      setRegister sf v_21909;
      setRegister cf v_21908;
      pure ()
    pat_end
def sarx1 : instruction :=
  definst "sarx" $ do
    pattern fun (v_2693 : reg (bv 32)) (v_2694 : reg (bv 32)) (v_2695 : reg (bv 32)) => do
      v_11163 <- getRegister v_2694;
      v_11164 <- eval (bitwidthMInt v_11163);
      v_11165 <- eval (svalueMInt v_11163);
      v_11166 <- eval (mi v_11164 v_11165);
      v_11167 <- getRegister v_2693;
      v_11168 <- eval (bv_and v_11167 (expression.bv_nat 32 31));
      v_11169 <- eval (uvalueMInt v_11168);
      v_11170 <- eval (ashr v_11166 v_11169);
      setRegister (lhs.of_reg v_2695) v_11170;
      pure ()
    pat_end;
    pattern fun (v_2721 : reg (bv 64)) (v_2722 : reg (bv 64)) (v_2723 : reg (bv 64)) => do
      v_11192 <- getRegister v_2722;
      v_11193 <- eval (bitwidthMInt v_11192);
      v_11194 <- eval (svalueMInt v_11192);
      v_11195 <- eval (mi v_11193 v_11194);
      v_11196 <- getRegister v_2721;
      v_11197 <- eval (bv_and v_11196 (expression.bv_nat 64 63));
      v_11198 <- eval (uvalueMInt v_11197);
      v_11199 <- eval (ashr v_11195 v_11198);
      setRegister (lhs.of_reg v_2723) v_11199;
      pure ()
    pat_end;
    pattern fun (v_2684 : reg (bv 32)) (v_2683 : Mem) (v_2685 : reg (bv 32)) => do
      v_18593 <- evaluateAddress v_2683;
      v_18594 <- load v_18593 4;
      v_18595 <- eval (bitwidthMInt v_18594);
      v_18596 <- eval (svalueMInt v_18594);
      v_18597 <- eval (mi v_18595 v_18596);
      v_18598 <- getRegister v_2684;
      v_18599 <- eval (bv_and v_18598 (expression.bv_nat 32 31));
      v_18600 <- eval (uvalueMInt v_18599);
      v_18601 <- eval (ashr v_18597 v_18600);
      setRegister (lhs.of_reg v_2685) v_18601;
      pure ()
    pat_end;
    pattern fun (v_2707 : reg (bv 64)) (v_2709 : Mem) (v_2708 : reg (bv 64)) => do
      v_18628 <- evaluateAddress v_2709;
      v_18629 <- load v_18628 8;
      v_18630 <- eval (bitwidthMInt v_18629);
      v_18631 <- eval (svalueMInt v_18629);
      v_18632 <- eval (mi v_18630 v_18631);
      v_18633 <- getRegister v_2707;
      v_18634 <- eval (bv_and v_18633 (expression.bv_nat 64 63));
      v_18635 <- eval (uvalueMInt v_18634);
      v_18636 <- eval (ashr v_18632 v_18635);
      setRegister (lhs.of_reg v_2708) v_18636;
      pure ()
    pat_end
def sarxl1 : instruction :=
  definst "sarxl" $ do
    pattern fun (v_2701 : reg (bv 32)) (v_2702 : reg (bv 32)) (v_2703 : reg (bv 32)) => do
      v_6808 <- getRegister v_2702;
      v_6809 <- eval (bitwidthMInt v_6808);
      v_6810 <- eval (svalueMInt v_6808);
      v_6811 <- eval (mi v_6809 v_6810);
      v_6812 <- getRegister v_2701;
      v_6813 <- eval (bv_and v_6812 (expression.bv_nat 32 31));
      v_6814 <- eval (uvalueMInt v_6813);
      v_6815 <- eval (ashr v_6811 v_6814);
      setRegister (lhs.of_reg v_2703) v_6815;
      pure ()
    pat_end;
    pattern fun (v_2689 : reg (bv 32)) (v_2688 : Mem) (v_2690 : reg (bv 32)) => do
      v_14473 <- evaluateAddress v_2688;
      v_14474 <- load v_14473 4;
      v_14475 <- eval (bitwidthMInt v_14474);
      v_14476 <- eval (svalueMInt v_14474);
      v_14477 <- eval (mi v_14475 v_14476);
      v_14478 <- getRegister v_2689;
      v_14479 <- eval (bv_and v_14478 (expression.bv_nat 32 31));
      v_14480 <- eval (uvalueMInt v_14479);
      v_14481 <- eval (ashr v_14477 v_14480);
      setRegister (lhs.of_reg v_2690) v_14481;
      pure ()
    pat_end
def sarxq1 : instruction :=
  definst "sarxq" $ do
    pattern fun (v_2731 : reg (bv 64)) (v_2732 : reg (bv 64)) (v_2733 : reg (bv 64)) => do
      v_6900 <- getRegister v_2732;
      v_6901 <- eval (bitwidthMInt v_6900);
      v_6902 <- eval (svalueMInt v_6900);
      v_6903 <- eval (mi v_6901 v_6902);
      v_6904 <- getRegister v_2731;
      v_6905 <- eval (bv_and v_6904 (expression.bv_nat 64 63));
      v_6906 <- eval (uvalueMInt v_6905);
      v_6907 <- eval (ashr v_6903 v_6906);
      setRegister (lhs.of_reg v_2733) v_6907;
      pure ()
    pat_end;
    pattern fun (v_2713 : reg (bv 64)) (v_2712 : Mem) (v_2714 : reg (bv 64)) => do
      v_14485 <- evaluateAddress v_2712;
      v_14486 <- load v_14485 8;
      v_14487 <- eval (bitwidthMInt v_14486);
      v_14488 <- eval (svalueMInt v_14486);
      v_14489 <- eval (mi v_14487 v_14488);
      v_14490 <- getRegister v_2713;
      v_14491 <- eval (bv_and v_14490 (expression.bv_nat 64 63));
      v_14492 <- eval (uvalueMInt v_14491);
      v_14493 <- eval (ashr v_14489 v_14492);
      setRegister (lhs.of_reg v_2714) v_14493;
      pure ()
    pat_end
def sbbb1 : instruction :=
  definst "sbbb" $ do
    pattern fun (v_2737 : imm int) al => do
      v_6909 <- getRegister cf;
      v_6910 <- eval (eq v_6909 (expression.bv_nat 1 1));
      v_6911 <- eval (handleImmediateWithSignExtend v_2737 8 8);
      v_6912 <- eval (bitwidthMInt v_6911);
      v_6913 <- eval (mi v_6912 -1);
      v_6914 <- eval (bv_xor v_6911 v_6913);
      v_6915 <- eval (concat (expression.bv_nat 1 0) v_6914);
      v_6916 <- eval (add v_6915 (expression.bv_nat 9 1));
      v_6917 <- eval (mux v_6910 v_6915 v_6916);
      v_6918 <- getRegister rax;
      v_6919 <- eval (extract v_6918 56 64);
      v_6920 <- eval (concat (expression.bv_nat 1 0) v_6919);
      v_6921 <- eval (add v_6917 v_6920);
      v_6922 <- eval (extract v_6921 0 1);
      v_6923 <- eval (eq v_6922 (expression.bv_nat 1 1));
      v_6924 <- eval (notBool_ v_6923);
      v_6925 <- eval (mux v_6924 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6926 <- eval (extract v_6921 1 2);
      v_6927 <- eval (extract v_6911 3 4);
      v_6928 <- eval (extract v_6918 59 60);
      v_6929 <- eval (bv_xor v_6927 v_6928);
      v_6930 <- eval (extract v_6921 4 5);
      v_6931 <- eval (bv_xor v_6929 v_6930);
      v_6932 <- eval (extract v_6921 1 9);
      v_6933 <- eval (eq v_6932 (expression.bv_nat 8 0));
      v_6934 <- eval (mux v_6933 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6935 <- eval (extract v_6921 8 9);
      v_6936 <- eval (eq v_6935 (expression.bv_nat 1 1));
      v_6937 <- eval (extract v_6921 7 8);
      v_6938 <- eval (eq v_6937 (expression.bv_nat 1 1));
      v_6939 <- eval (eq v_6936 v_6938);
      v_6940 <- eval (notBool_ v_6939);
      v_6941 <- eval (extract v_6921 6 7);
      v_6942 <- eval (eq v_6941 (expression.bv_nat 1 1));
      v_6943 <- eval (eq v_6940 v_6942);
      v_6944 <- eval (notBool_ v_6943);
      v_6945 <- eval (extract v_6921 5 6);
      v_6946 <- eval (eq v_6945 (expression.bv_nat 1 1));
      v_6947 <- eval (eq v_6944 v_6946);
      v_6948 <- eval (notBool_ v_6947);
      v_6949 <- eval (eq v_6930 (expression.bv_nat 1 1));
      v_6950 <- eval (eq v_6948 v_6949);
      v_6951 <- eval (notBool_ v_6950);
      v_6952 <- eval (extract v_6921 3 4);
      v_6953 <- eval (eq v_6952 (expression.bv_nat 1 1));
      v_6954 <- eval (eq v_6951 v_6953);
      v_6955 <- eval (notBool_ v_6954);
      v_6956 <- eval (extract v_6921 2 3);
      v_6957 <- eval (eq v_6956 (expression.bv_nat 1 1));
      v_6958 <- eval (eq v_6955 v_6957);
      v_6959 <- eval (notBool_ v_6958);
      v_6960 <- eval (eq v_6926 (expression.bv_nat 1 1));
      v_6961 <- eval (eq v_6959 v_6960);
      v_6962 <- eval (notBool_ v_6961);
      v_6963 <- eval (notBool_ v_6962);
      v_6964 <- eval (mux v_6963 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6965 <- eval (extract v_6911 0 1);
      v_6966 <- eval (bitwidthMInt v_6965);
      v_6967 <- eval (mi v_6966 -1);
      v_6968 <- eval (bv_xor v_6965 v_6967);
      v_6969 <- eval (eq v_6968 (expression.bv_nat 1 1));
      v_6970 <- eval (extract v_6918 56 57);
      v_6971 <- eval (eq v_6970 (expression.bv_nat 1 1));
      v_6972 <- eval (eq v_6969 v_6971);
      v_6973 <- eval (eq v_6969 v_6960);
      v_6974 <- eval (notBool_ v_6973);
      v_6975 <- eval (bit_and v_6972 v_6974);
      v_6976 <- eval (mux v_6975 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6977 <- eval (extract v_6918 0 56);
      v_6978 <- eval (concat v_6977 v_6932);
      setRegister rax v_6978;
      setRegister of v_6976;
      setRegister pf v_6964;
      setRegister zf v_6934;
      setRegister af v_6931;
      setRegister sf v_6926;
      setRegister cf v_6925;
      pure ()
    pat_end;
    pattern fun (v_2783 : imm int) (v_2782 : reg (bv 8)) => do
      v_7067 <- getRegister cf;
      v_7068 <- eval (eq v_7067 (expression.bv_nat 1 1));
      v_7069 <- eval (handleImmediateWithSignExtend v_2783 8 8);
      v_7070 <- eval (bitwidthMInt v_7069);
      v_7071 <- eval (mi v_7070 -1);
      v_7072 <- eval (bv_xor v_7069 v_7071);
      v_7073 <- eval (concat (expression.bv_nat 1 0) v_7072);
      v_7074 <- eval (add v_7073 (expression.bv_nat 9 1));
      v_7075 <- eval (mux v_7068 v_7073 v_7074);
      v_7076 <- getRegister v_2782;
      v_7077 <- eval (concat (expression.bv_nat 1 0) v_7076);
      v_7078 <- eval (add v_7075 v_7077);
      v_7079 <- eval (extract v_7078 0 1);
      v_7080 <- eval (eq v_7079 (expression.bv_nat 1 1));
      v_7081 <- eval (notBool_ v_7080);
      v_7082 <- eval (mux v_7081 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7083 <- eval (extract v_7078 1 2);
      v_7084 <- eval (extract v_7078 1 9);
      v_7085 <- eval (eq v_7084 (expression.bv_nat 8 0));
      v_7086 <- eval (mux v_7085 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7087 <- eval (extract v_7069 3 4);
      v_7088 <- eval (extract v_7076 3 4);
      v_7089 <- eval (bv_xor v_7087 v_7088);
      v_7090 <- eval (extract v_7078 4 5);
      v_7091 <- eval (bv_xor v_7089 v_7090);
      v_7092 <- eval (extract v_7078 8 9);
      v_7093 <- eval (eq v_7092 (expression.bv_nat 1 1));
      v_7094 <- eval (extract v_7078 7 8);
      v_7095 <- eval (eq v_7094 (expression.bv_nat 1 1));
      v_7096 <- eval (eq v_7093 v_7095);
      v_7097 <- eval (notBool_ v_7096);
      v_7098 <- eval (extract v_7078 6 7);
      v_7099 <- eval (eq v_7098 (expression.bv_nat 1 1));
      v_7100 <- eval (eq v_7097 v_7099);
      v_7101 <- eval (notBool_ v_7100);
      v_7102 <- eval (extract v_7078 5 6);
      v_7103 <- eval (eq v_7102 (expression.bv_nat 1 1));
      v_7104 <- eval (eq v_7101 v_7103);
      v_7105 <- eval (notBool_ v_7104);
      v_7106 <- eval (eq v_7090 (expression.bv_nat 1 1));
      v_7107 <- eval (eq v_7105 v_7106);
      v_7108 <- eval (notBool_ v_7107);
      v_7109 <- eval (extract v_7078 3 4);
      v_7110 <- eval (eq v_7109 (expression.bv_nat 1 1));
      v_7111 <- eval (eq v_7108 v_7110);
      v_7112 <- eval (notBool_ v_7111);
      v_7113 <- eval (extract v_7078 2 3);
      v_7114 <- eval (eq v_7113 (expression.bv_nat 1 1));
      v_7115 <- eval (eq v_7112 v_7114);
      v_7116 <- eval (notBool_ v_7115);
      v_7117 <- eval (eq v_7083 (expression.bv_nat 1 1));
      v_7118 <- eval (eq v_7116 v_7117);
      v_7119 <- eval (notBool_ v_7118);
      v_7120 <- eval (notBool_ v_7119);
      v_7121 <- eval (mux v_7120 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7122 <- eval (extract v_7069 0 1);
      v_7123 <- eval (bitwidthMInt v_7122);
      v_7124 <- eval (mi v_7123 -1);
      v_7125 <- eval (bv_xor v_7122 v_7124);
      v_7126 <- eval (eq v_7125 (expression.bv_nat 1 1));
      v_7127 <- eval (extract v_7076 0 1);
      v_7128 <- eval (eq v_7127 (expression.bv_nat 1 1));
      v_7129 <- eval (eq v_7126 v_7128);
      v_7130 <- eval (eq v_7126 v_7117);
      v_7131 <- eval (notBool_ v_7130);
      v_7132 <- eval (bit_and v_7129 v_7131);
      v_7133 <- eval (mux v_7132 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2782) v_7084;
      setRegister of v_7133;
      setRegister pf v_7121;
      setRegister af v_7091;
      setRegister zf v_7086;
      setRegister sf v_7083;
      setRegister cf v_7082;
      pure ()
    pat_end;
    pattern fun (v_2798 : reg (bv 8)) (v_2799 : reg (bv 8)) => do
      v_7186 <- getRegister cf;
      v_7187 <- eval (eq v_7186 (expression.bv_nat 1 1));
      v_7188 <- getRegister v_2798;
      v_7189 <- eval (bitwidthMInt v_7188);
      v_7190 <- eval (mi v_7189 -1);
      v_7191 <- eval (bv_xor v_7188 v_7190);
      v_7192 <- eval (concat (expression.bv_nat 1 0) v_7191);
      v_7193 <- eval (add v_7192 (expression.bv_nat 9 1));
      v_7194 <- eval (mux v_7187 v_7192 v_7193);
      v_7195 <- getRegister v_2799;
      v_7196 <- eval (concat (expression.bv_nat 1 0) v_7195);
      v_7197 <- eval (add v_7194 v_7196);
      v_7198 <- eval (extract v_7197 0 1);
      v_7199 <- eval (eq v_7198 (expression.bv_nat 1 1));
      v_7200 <- eval (notBool_ v_7199);
      v_7201 <- eval (mux v_7200 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7202 <- eval (extract v_7197 1 2);
      v_7203 <- eval (extract v_7197 1 9);
      v_7204 <- eval (eq v_7203 (expression.bv_nat 8 0));
      v_7205 <- eval (mux v_7204 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7206 <- eval (extract v_7188 3 4);
      v_7207 <- eval (extract v_7195 3 4);
      v_7208 <- eval (bv_xor v_7206 v_7207);
      v_7209 <- eval (extract v_7197 4 5);
      v_7210 <- eval (bv_xor v_7208 v_7209);
      v_7211 <- eval (extract v_7197 8 9);
      v_7212 <- eval (eq v_7211 (expression.bv_nat 1 1));
      v_7213 <- eval (extract v_7197 7 8);
      v_7214 <- eval (eq v_7213 (expression.bv_nat 1 1));
      v_7215 <- eval (eq v_7212 v_7214);
      v_7216 <- eval (notBool_ v_7215);
      v_7217 <- eval (extract v_7197 6 7);
      v_7218 <- eval (eq v_7217 (expression.bv_nat 1 1));
      v_7219 <- eval (eq v_7216 v_7218);
      v_7220 <- eval (notBool_ v_7219);
      v_7221 <- eval (extract v_7197 5 6);
      v_7222 <- eval (eq v_7221 (expression.bv_nat 1 1));
      v_7223 <- eval (eq v_7220 v_7222);
      v_7224 <- eval (notBool_ v_7223);
      v_7225 <- eval (eq v_7209 (expression.bv_nat 1 1));
      v_7226 <- eval (eq v_7224 v_7225);
      v_7227 <- eval (notBool_ v_7226);
      v_7228 <- eval (extract v_7197 3 4);
      v_7229 <- eval (eq v_7228 (expression.bv_nat 1 1));
      v_7230 <- eval (eq v_7227 v_7229);
      v_7231 <- eval (notBool_ v_7230);
      v_7232 <- eval (extract v_7197 2 3);
      v_7233 <- eval (eq v_7232 (expression.bv_nat 1 1));
      v_7234 <- eval (eq v_7231 v_7233);
      v_7235 <- eval (notBool_ v_7234);
      v_7236 <- eval (eq v_7202 (expression.bv_nat 1 1));
      v_7237 <- eval (eq v_7235 v_7236);
      v_7238 <- eval (notBool_ v_7237);
      v_7239 <- eval (notBool_ v_7238);
      v_7240 <- eval (mux v_7239 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7241 <- eval (extract v_7188 0 1);
      v_7242 <- eval (bitwidthMInt v_7241);
      v_7243 <- eval (mi v_7242 -1);
      v_7244 <- eval (bv_xor v_7241 v_7243);
      v_7245 <- eval (eq v_7244 (expression.bv_nat 1 1));
      v_7246 <- eval (extract v_7195 0 1);
      v_7247 <- eval (eq v_7246 (expression.bv_nat 1 1));
      v_7248 <- eval (eq v_7245 v_7247);
      v_7249 <- eval (eq v_7245 v_7236);
      v_7250 <- eval (notBool_ v_7249);
      v_7251 <- eval (bit_and v_7248 v_7250);
      v_7252 <- eval (mux v_7251 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2799) v_7203;
      setRegister of v_7252;
      setRegister pf v_7240;
      setRegister af v_7210;
      setRegister zf v_7205;
      setRegister sf v_7202;
      setRegister cf v_7201;
      pure ()
    pat_end;
    pattern fun (v_2812 : reg (bv 8)) (v_2813 : reg (bv 8)) => do
      v_7321 <- getRegister cf;
      v_7322 <- eval (eq v_7321 (expression.bv_nat 1 1));
      v_7323 <- getRegister v_2812;
      v_7324 <- eval (bitwidthMInt v_7323);
      v_7325 <- eval (mi v_7324 -1);
      v_7326 <- eval (bv_xor v_7323 v_7325);
      v_7327 <- eval (concat (expression.bv_nat 1 0) v_7326);
      v_7328 <- eval (add v_7327 (expression.bv_nat 9 1));
      v_7329 <- eval (mux v_7322 v_7327 v_7328);
      v_7330 <- getRegister v_2813;
      v_7331 <- eval (concat (expression.bv_nat 1 0) v_7330);
      v_7332 <- eval (add v_7329 v_7331);
      v_7333 <- eval (extract v_7332 0 1);
      v_7334 <- eval (eq v_7333 (expression.bv_nat 1 1));
      v_7335 <- eval (notBool_ v_7334);
      v_7336 <- eval (mux v_7335 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7337 <- eval (extract v_7332 1 2);
      v_7338 <- eval (extract v_7332 1 9);
      v_7339 <- eval (eq v_7338 (expression.bv_nat 8 0));
      v_7340 <- eval (mux v_7339 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7341 <- eval (extract v_7323 3 4);
      v_7342 <- eval (extract v_7330 3 4);
      v_7343 <- eval (bv_xor v_7341 v_7342);
      v_7344 <- eval (extract v_7332 4 5);
      v_7345 <- eval (bv_xor v_7343 v_7344);
      v_7346 <- eval (extract v_7332 8 9);
      v_7347 <- eval (eq v_7346 (expression.bv_nat 1 1));
      v_7348 <- eval (extract v_7332 7 8);
      v_7349 <- eval (eq v_7348 (expression.bv_nat 1 1));
      v_7350 <- eval (eq v_7347 v_7349);
      v_7351 <- eval (notBool_ v_7350);
      v_7352 <- eval (extract v_7332 6 7);
      v_7353 <- eval (eq v_7352 (expression.bv_nat 1 1));
      v_7354 <- eval (eq v_7351 v_7353);
      v_7355 <- eval (notBool_ v_7354);
      v_7356 <- eval (extract v_7332 5 6);
      v_7357 <- eval (eq v_7356 (expression.bv_nat 1 1));
      v_7358 <- eval (eq v_7355 v_7357);
      v_7359 <- eval (notBool_ v_7358);
      v_7360 <- eval (eq v_7344 (expression.bv_nat 1 1));
      v_7361 <- eval (eq v_7359 v_7360);
      v_7362 <- eval (notBool_ v_7361);
      v_7363 <- eval (extract v_7332 3 4);
      v_7364 <- eval (eq v_7363 (expression.bv_nat 1 1));
      v_7365 <- eval (eq v_7362 v_7364);
      v_7366 <- eval (notBool_ v_7365);
      v_7367 <- eval (extract v_7332 2 3);
      v_7368 <- eval (eq v_7367 (expression.bv_nat 1 1));
      v_7369 <- eval (eq v_7366 v_7368);
      v_7370 <- eval (notBool_ v_7369);
      v_7371 <- eval (eq v_7337 (expression.bv_nat 1 1));
      v_7372 <- eval (eq v_7370 v_7371);
      v_7373 <- eval (notBool_ v_7372);
      v_7374 <- eval (notBool_ v_7373);
      v_7375 <- eval (mux v_7374 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7376 <- eval (extract v_7323 0 1);
      v_7377 <- eval (bitwidthMInt v_7376);
      v_7378 <- eval (mi v_7377 -1);
      v_7379 <- eval (bv_xor v_7376 v_7378);
      v_7380 <- eval (eq v_7379 (expression.bv_nat 1 1));
      v_7381 <- eval (extract v_7330 0 1);
      v_7382 <- eval (eq v_7381 (expression.bv_nat 1 1));
      v_7383 <- eval (eq v_7380 v_7382);
      v_7384 <- eval (eq v_7380 v_7371);
      v_7385 <- eval (notBool_ v_7384);
      v_7386 <- eval (bit_and v_7383 v_7385);
      v_7387 <- eval (mux v_7386 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2813) v_7338;
      setRegister of v_7387;
      setRegister pf v_7375;
      setRegister af v_7345;
      setRegister zf v_7340;
      setRegister sf v_7337;
      setRegister cf v_7336;
      pure ()
    pat_end;
    pattern fun (v_2822 : imm int) (v_2821 : reg (bv 8)) => do
      v_7433 <- getRegister cf;
      v_7434 <- eval (eq v_7433 (expression.bv_nat 1 1));
      v_7435 <- eval (handleImmediateWithSignExtend v_2822 8 8);
      v_7436 <- eval (bitwidthMInt v_7435);
      v_7437 <- eval (mi v_7436 -1);
      v_7438 <- eval (bv_xor v_7435 v_7437);
      v_7439 <- eval (concat (expression.bv_nat 1 0) v_7438);
      v_7440 <- eval (add v_7439 (expression.bv_nat 9 1));
      v_7441 <- eval (mux v_7434 v_7439 v_7440);
      v_7442 <- getRegister v_2821;
      v_7443 <- eval (concat (expression.bv_nat 1 0) v_7442);
      v_7444 <- eval (add v_7441 v_7443);
      v_7445 <- eval (extract v_7444 0 1);
      v_7446 <- eval (eq v_7445 (expression.bv_nat 1 1));
      v_7447 <- eval (notBool_ v_7446);
      v_7448 <- eval (mux v_7447 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7449 <- eval (extract v_7444 1 2);
      v_7450 <- eval (extract v_7435 3 4);
      v_7451 <- eval (extract v_7442 3 4);
      v_7452 <- eval (bv_xor v_7450 v_7451);
      v_7453 <- eval (extract v_7444 4 5);
      v_7454 <- eval (bv_xor v_7452 v_7453);
      v_7455 <- eval (extract v_7444 1 9);
      v_7456 <- eval (eq v_7455 (expression.bv_nat 8 0));
      v_7457 <- eval (mux v_7456 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7458 <- eval (extract v_7444 8 9);
      v_7459 <- eval (eq v_7458 (expression.bv_nat 1 1));
      v_7460 <- eval (extract v_7444 7 8);
      v_7461 <- eval (eq v_7460 (expression.bv_nat 1 1));
      v_7462 <- eval (eq v_7459 v_7461);
      v_7463 <- eval (notBool_ v_7462);
      v_7464 <- eval (extract v_7444 6 7);
      v_7465 <- eval (eq v_7464 (expression.bv_nat 1 1));
      v_7466 <- eval (eq v_7463 v_7465);
      v_7467 <- eval (notBool_ v_7466);
      v_7468 <- eval (extract v_7444 5 6);
      v_7469 <- eval (eq v_7468 (expression.bv_nat 1 1));
      v_7470 <- eval (eq v_7467 v_7469);
      v_7471 <- eval (notBool_ v_7470);
      v_7472 <- eval (eq v_7453 (expression.bv_nat 1 1));
      v_7473 <- eval (eq v_7471 v_7472);
      v_7474 <- eval (notBool_ v_7473);
      v_7475 <- eval (extract v_7444 3 4);
      v_7476 <- eval (eq v_7475 (expression.bv_nat 1 1));
      v_7477 <- eval (eq v_7474 v_7476);
      v_7478 <- eval (notBool_ v_7477);
      v_7479 <- eval (extract v_7444 2 3);
      v_7480 <- eval (eq v_7479 (expression.bv_nat 1 1));
      v_7481 <- eval (eq v_7478 v_7480);
      v_7482 <- eval (notBool_ v_7481);
      v_7483 <- eval (eq v_7449 (expression.bv_nat 1 1));
      v_7484 <- eval (eq v_7482 v_7483);
      v_7485 <- eval (notBool_ v_7484);
      v_7486 <- eval (notBool_ v_7485);
      v_7487 <- eval (mux v_7486 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7488 <- eval (extract v_7435 0 1);
      v_7489 <- eval (bitwidthMInt v_7488);
      v_7490 <- eval (mi v_7489 -1);
      v_7491 <- eval (bv_xor v_7488 v_7490);
      v_7492 <- eval (eq v_7491 (expression.bv_nat 1 1));
      v_7493 <- eval (extract v_7442 0 1);
      v_7494 <- eval (eq v_7493 (expression.bv_nat 1 1));
      v_7495 <- eval (eq v_7492 v_7494);
      v_7496 <- eval (eq v_7492 v_7483);
      v_7497 <- eval (notBool_ v_7496);
      v_7498 <- eval (bit_and v_7495 v_7497);
      v_7499 <- eval (mux v_7498 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2821) v_7455;
      setRegister of v_7499;
      setRegister pf v_7487;
      setRegister zf v_7457;
      setRegister af v_7454;
      setRegister sf v_7449;
      setRegister cf v_7448;
      pure ()
    pat_end;
    pattern fun (v_2843 : reg (bv 8)) (v_2842 : reg (bv 8)) => do
      v_7575 <- getRegister cf;
      v_7576 <- eval (eq v_7575 (expression.bv_nat 1 1));
      v_7577 <- getRegister v_2843;
      v_7578 <- eval (bitwidthMInt v_7577);
      v_7579 <- eval (mi v_7578 -1);
      v_7580 <- eval (bv_xor v_7577 v_7579);
      v_7581 <- eval (concat (expression.bv_nat 1 0) v_7580);
      v_7582 <- eval (add v_7581 (expression.bv_nat 9 1));
      v_7583 <- eval (mux v_7576 v_7581 v_7582);
      v_7584 <- getRegister v_2842;
      v_7585 <- eval (concat (expression.bv_nat 1 0) v_7584);
      v_7586 <- eval (add v_7583 v_7585);
      v_7587 <- eval (extract v_7586 0 1);
      v_7588 <- eval (eq v_7587 (expression.bv_nat 1 1));
      v_7589 <- eval (notBool_ v_7588);
      v_7590 <- eval (mux v_7589 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7591 <- eval (extract v_7586 1 2);
      v_7592 <- eval (extract v_7577 3 4);
      v_7593 <- eval (extract v_7584 3 4);
      v_7594 <- eval (bv_xor v_7592 v_7593);
      v_7595 <- eval (extract v_7586 4 5);
      v_7596 <- eval (bv_xor v_7594 v_7595);
      v_7597 <- eval (extract v_7586 1 9);
      v_7598 <- eval (eq v_7597 (expression.bv_nat 8 0));
      v_7599 <- eval (mux v_7598 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7600 <- eval (extract v_7586 8 9);
      v_7601 <- eval (eq v_7600 (expression.bv_nat 1 1));
      v_7602 <- eval (extract v_7586 7 8);
      v_7603 <- eval (eq v_7602 (expression.bv_nat 1 1));
      v_7604 <- eval (eq v_7601 v_7603);
      v_7605 <- eval (notBool_ v_7604);
      v_7606 <- eval (extract v_7586 6 7);
      v_7607 <- eval (eq v_7606 (expression.bv_nat 1 1));
      v_7608 <- eval (eq v_7605 v_7607);
      v_7609 <- eval (notBool_ v_7608);
      v_7610 <- eval (extract v_7586 5 6);
      v_7611 <- eval (eq v_7610 (expression.bv_nat 1 1));
      v_7612 <- eval (eq v_7609 v_7611);
      v_7613 <- eval (notBool_ v_7612);
      v_7614 <- eval (eq v_7595 (expression.bv_nat 1 1));
      v_7615 <- eval (eq v_7613 v_7614);
      v_7616 <- eval (notBool_ v_7615);
      v_7617 <- eval (extract v_7586 3 4);
      v_7618 <- eval (eq v_7617 (expression.bv_nat 1 1));
      v_7619 <- eval (eq v_7616 v_7618);
      v_7620 <- eval (notBool_ v_7619);
      v_7621 <- eval (extract v_7586 2 3);
      v_7622 <- eval (eq v_7621 (expression.bv_nat 1 1));
      v_7623 <- eval (eq v_7620 v_7622);
      v_7624 <- eval (notBool_ v_7623);
      v_7625 <- eval (eq v_7591 (expression.bv_nat 1 1));
      v_7626 <- eval (eq v_7624 v_7625);
      v_7627 <- eval (notBool_ v_7626);
      v_7628 <- eval (notBool_ v_7627);
      v_7629 <- eval (mux v_7628 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7630 <- eval (extract v_7577 0 1);
      v_7631 <- eval (bitwidthMInt v_7630);
      v_7632 <- eval (mi v_7631 -1);
      v_7633 <- eval (bv_xor v_7630 v_7632);
      v_7634 <- eval (eq v_7633 (expression.bv_nat 1 1));
      v_7635 <- eval (extract v_7584 0 1);
      v_7636 <- eval (eq v_7635 (expression.bv_nat 1 1));
      v_7637 <- eval (eq v_7634 v_7636);
      v_7638 <- eval (eq v_7634 v_7625);
      v_7639 <- eval (notBool_ v_7638);
      v_7640 <- eval (bit_and v_7637 v_7639);
      v_7641 <- eval (mux v_7640 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2842) v_7597;
      setRegister of v_7641;
      setRegister pf v_7629;
      setRegister zf v_7599;
      setRegister af v_7596;
      setRegister sf v_7591;
      setRegister cf v_7590;
      pure ()
    pat_end;
    pattern fun (v_2851 : reg (bv 8)) (v_2852 : reg (bv 8)) => do
      v_7653 <- getRegister cf;
      v_7654 <- eval (eq v_7653 (expression.bv_nat 1 1));
      v_7655 <- getRegister v_2851;
      v_7656 <- eval (bitwidthMInt v_7655);
      v_7657 <- eval (mi v_7656 -1);
      v_7658 <- eval (bv_xor v_7655 v_7657);
      v_7659 <- eval (concat (expression.bv_nat 1 0) v_7658);
      v_7660 <- eval (add v_7659 (expression.bv_nat 9 1));
      v_7661 <- eval (mux v_7654 v_7659 v_7660);
      v_7662 <- getRegister v_2852;
      v_7663 <- eval (concat (expression.bv_nat 1 0) v_7662);
      v_7664 <- eval (add v_7661 v_7663);
      v_7665 <- eval (extract v_7664 0 1);
      v_7666 <- eval (eq v_7665 (expression.bv_nat 1 1));
      v_7667 <- eval (notBool_ v_7666);
      v_7668 <- eval (mux v_7667 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7669 <- eval (extract v_7664 1 2);
      v_7670 <- eval (extract v_7655 3 4);
      v_7671 <- eval (extract v_7662 3 4);
      v_7672 <- eval (bv_xor v_7670 v_7671);
      v_7673 <- eval (extract v_7664 4 5);
      v_7674 <- eval (bv_xor v_7672 v_7673);
      v_7675 <- eval (extract v_7664 1 9);
      v_7676 <- eval (eq v_7675 (expression.bv_nat 8 0));
      v_7677 <- eval (mux v_7676 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7678 <- eval (extract v_7664 8 9);
      v_7679 <- eval (eq v_7678 (expression.bv_nat 1 1));
      v_7680 <- eval (extract v_7664 7 8);
      v_7681 <- eval (eq v_7680 (expression.bv_nat 1 1));
      v_7682 <- eval (eq v_7679 v_7681);
      v_7683 <- eval (notBool_ v_7682);
      v_7684 <- eval (extract v_7664 6 7);
      v_7685 <- eval (eq v_7684 (expression.bv_nat 1 1));
      v_7686 <- eval (eq v_7683 v_7685);
      v_7687 <- eval (notBool_ v_7686);
      v_7688 <- eval (extract v_7664 5 6);
      v_7689 <- eval (eq v_7688 (expression.bv_nat 1 1));
      v_7690 <- eval (eq v_7687 v_7689);
      v_7691 <- eval (notBool_ v_7690);
      v_7692 <- eval (eq v_7673 (expression.bv_nat 1 1));
      v_7693 <- eval (eq v_7691 v_7692);
      v_7694 <- eval (notBool_ v_7693);
      v_7695 <- eval (extract v_7664 3 4);
      v_7696 <- eval (eq v_7695 (expression.bv_nat 1 1));
      v_7697 <- eval (eq v_7694 v_7696);
      v_7698 <- eval (notBool_ v_7697);
      v_7699 <- eval (extract v_7664 2 3);
      v_7700 <- eval (eq v_7699 (expression.bv_nat 1 1));
      v_7701 <- eval (eq v_7698 v_7700);
      v_7702 <- eval (notBool_ v_7701);
      v_7703 <- eval (eq v_7669 (expression.bv_nat 1 1));
      v_7704 <- eval (eq v_7702 v_7703);
      v_7705 <- eval (notBool_ v_7704);
      v_7706 <- eval (notBool_ v_7705);
      v_7707 <- eval (mux v_7706 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7708 <- eval (extract v_7655 0 1);
      v_7709 <- eval (bitwidthMInt v_7708);
      v_7710 <- eval (mi v_7709 -1);
      v_7711 <- eval (bv_xor v_7708 v_7710);
      v_7712 <- eval (eq v_7711 (expression.bv_nat 1 1));
      v_7713 <- eval (extract v_7662 0 1);
      v_7714 <- eval (eq v_7713 (expression.bv_nat 1 1));
      v_7715 <- eval (eq v_7712 v_7714);
      v_7716 <- eval (eq v_7712 v_7703);
      v_7717 <- eval (notBool_ v_7716);
      v_7718 <- eval (bit_and v_7715 v_7717);
      v_7719 <- eval (mux v_7718 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2852) v_7675;
      setRegister of v_7719;
      setRegister pf v_7707;
      setRegister zf v_7677;
      setRegister af v_7674;
      setRegister sf v_7669;
      setRegister cf v_7668;
      pure ()
    pat_end;
    pattern fun (v_2790 : Mem) (v_2791 : reg (bv 8)) => do
      v_14533 <- getRegister cf;
      v_14534 <- eval (eq v_14533 (expression.bv_nat 1 1));
      v_14535 <- evaluateAddress v_2790;
      v_14536 <- load v_14535 1;
      v_14537 <- eval (bitwidthMInt v_14536);
      v_14538 <- eval (mi v_14537 -1);
      v_14539 <- eval (bv_xor v_14536 v_14538);
      v_14540 <- eval (concat (expression.bv_nat 1 0) v_14539);
      v_14541 <- eval (add v_14540 (expression.bv_nat 9 1));
      v_14542 <- eval (mux v_14534 v_14540 v_14541);
      v_14543 <- getRegister v_2791;
      v_14544 <- eval (concat (expression.bv_nat 1 0) v_14543);
      v_14545 <- eval (add v_14542 v_14544);
      v_14546 <- eval (extract v_14545 0 1);
      v_14547 <- eval (eq v_14546 (expression.bv_nat 1 1));
      v_14548 <- eval (notBool_ v_14547);
      v_14549 <- eval (mux v_14548 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14550 <- eval (extract v_14545 1 2);
      v_14551 <- eval (extract v_14545 1 9);
      v_14552 <- eval (eq v_14551 (expression.bv_nat 8 0));
      v_14553 <- eval (mux v_14552 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14554 <- eval (extract v_14536 3 4);
      v_14555 <- eval (extract v_14543 3 4);
      v_14556 <- eval (bv_xor v_14554 v_14555);
      v_14557 <- eval (extract v_14545 4 5);
      v_14558 <- eval (bv_xor v_14556 v_14557);
      v_14559 <- eval (extract v_14545 8 9);
      v_14560 <- eval (eq v_14559 (expression.bv_nat 1 1));
      v_14561 <- eval (extract v_14545 7 8);
      v_14562 <- eval (eq v_14561 (expression.bv_nat 1 1));
      v_14563 <- eval (eq v_14560 v_14562);
      v_14564 <- eval (notBool_ v_14563);
      v_14565 <- eval (extract v_14545 6 7);
      v_14566 <- eval (eq v_14565 (expression.bv_nat 1 1));
      v_14567 <- eval (eq v_14564 v_14566);
      v_14568 <- eval (notBool_ v_14567);
      v_14569 <- eval (extract v_14545 5 6);
      v_14570 <- eval (eq v_14569 (expression.bv_nat 1 1));
      v_14571 <- eval (eq v_14568 v_14570);
      v_14572 <- eval (notBool_ v_14571);
      v_14573 <- eval (eq v_14557 (expression.bv_nat 1 1));
      v_14574 <- eval (eq v_14572 v_14573);
      v_14575 <- eval (notBool_ v_14574);
      v_14576 <- eval (extract v_14545 3 4);
      v_14577 <- eval (eq v_14576 (expression.bv_nat 1 1));
      v_14578 <- eval (eq v_14575 v_14577);
      v_14579 <- eval (notBool_ v_14578);
      v_14580 <- eval (extract v_14545 2 3);
      v_14581 <- eval (eq v_14580 (expression.bv_nat 1 1));
      v_14582 <- eval (eq v_14579 v_14581);
      v_14583 <- eval (notBool_ v_14582);
      v_14584 <- eval (eq v_14550 (expression.bv_nat 1 1));
      v_14585 <- eval (eq v_14583 v_14584);
      v_14586 <- eval (notBool_ v_14585);
      v_14587 <- eval (notBool_ v_14586);
      v_14588 <- eval (mux v_14587 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14589 <- eval (extract v_14536 0 1);
      v_14590 <- eval (bitwidthMInt v_14589);
      v_14591 <- eval (mi v_14590 -1);
      v_14592 <- eval (bv_xor v_14589 v_14591);
      v_14593 <- eval (eq v_14592 (expression.bv_nat 1 1));
      v_14594 <- eval (extract v_14543 0 1);
      v_14595 <- eval (eq v_14594 (expression.bv_nat 1 1));
      v_14596 <- eval (eq v_14593 v_14595);
      v_14597 <- eval (eq v_14593 v_14584);
      v_14598 <- eval (notBool_ v_14597);
      v_14599 <- eval (bit_and v_14596 v_14598);
      v_14600 <- eval (mux v_14599 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2791) v_14551;
      setRegister of v_14600;
      setRegister pf v_14588;
      setRegister af v_14558;
      setRegister zf v_14553;
      setRegister sf v_14550;
      setRegister cf v_14549;
      pure ()
    pat_end;
    pattern fun (v_2835 : Mem) (v_2836 : reg (bv 8)) => do
      v_14608 <- getRegister cf;
      v_14609 <- eval (eq v_14608 (expression.bv_nat 1 1));
      v_14610 <- evaluateAddress v_2835;
      v_14611 <- load v_14610 1;
      v_14612 <- eval (bitwidthMInt v_14611);
      v_14613 <- eval (mi v_14612 -1);
      v_14614 <- eval (bv_xor v_14611 v_14613);
      v_14615 <- eval (concat (expression.bv_nat 1 0) v_14614);
      v_14616 <- eval (add v_14615 (expression.bv_nat 9 1));
      v_14617 <- eval (mux v_14609 v_14615 v_14616);
      v_14618 <- getRegister v_2836;
      v_14619 <- eval (concat (expression.bv_nat 1 0) v_14618);
      v_14620 <- eval (add v_14617 v_14619);
      v_14621 <- eval (extract v_14620 0 1);
      v_14622 <- eval (eq v_14621 (expression.bv_nat 1 1));
      v_14623 <- eval (notBool_ v_14622);
      v_14624 <- eval (mux v_14623 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14625 <- eval (extract v_14620 1 2);
      v_14626 <- eval (extract v_14611 3 4);
      v_14627 <- eval (extract v_14618 3 4);
      v_14628 <- eval (bv_xor v_14626 v_14627);
      v_14629 <- eval (extract v_14620 4 5);
      v_14630 <- eval (bv_xor v_14628 v_14629);
      v_14631 <- eval (extract v_14620 1 9);
      v_14632 <- eval (eq v_14631 (expression.bv_nat 8 0));
      v_14633 <- eval (mux v_14632 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14634 <- eval (extract v_14620 8 9);
      v_14635 <- eval (eq v_14634 (expression.bv_nat 1 1));
      v_14636 <- eval (extract v_14620 7 8);
      v_14637 <- eval (eq v_14636 (expression.bv_nat 1 1));
      v_14638 <- eval (eq v_14635 v_14637);
      v_14639 <- eval (notBool_ v_14638);
      v_14640 <- eval (extract v_14620 6 7);
      v_14641 <- eval (eq v_14640 (expression.bv_nat 1 1));
      v_14642 <- eval (eq v_14639 v_14641);
      v_14643 <- eval (notBool_ v_14642);
      v_14644 <- eval (extract v_14620 5 6);
      v_14645 <- eval (eq v_14644 (expression.bv_nat 1 1));
      v_14646 <- eval (eq v_14643 v_14645);
      v_14647 <- eval (notBool_ v_14646);
      v_14648 <- eval (eq v_14629 (expression.bv_nat 1 1));
      v_14649 <- eval (eq v_14647 v_14648);
      v_14650 <- eval (notBool_ v_14649);
      v_14651 <- eval (extract v_14620 3 4);
      v_14652 <- eval (eq v_14651 (expression.bv_nat 1 1));
      v_14653 <- eval (eq v_14650 v_14652);
      v_14654 <- eval (notBool_ v_14653);
      v_14655 <- eval (extract v_14620 2 3);
      v_14656 <- eval (eq v_14655 (expression.bv_nat 1 1));
      v_14657 <- eval (eq v_14654 v_14656);
      v_14658 <- eval (notBool_ v_14657);
      v_14659 <- eval (eq v_14625 (expression.bv_nat 1 1));
      v_14660 <- eval (eq v_14658 v_14659);
      v_14661 <- eval (notBool_ v_14660);
      v_14662 <- eval (notBool_ v_14661);
      v_14663 <- eval (mux v_14662 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14664 <- eval (extract v_14611 0 1);
      v_14665 <- eval (bitwidthMInt v_14664);
      v_14666 <- eval (mi v_14665 -1);
      v_14667 <- eval (bv_xor v_14664 v_14666);
      v_14668 <- eval (eq v_14667 (expression.bv_nat 1 1));
      v_14669 <- eval (extract v_14618 0 1);
      v_14670 <- eval (eq v_14669 (expression.bv_nat 1 1));
      v_14671 <- eval (eq v_14668 v_14670);
      v_14672 <- eval (eq v_14668 v_14659);
      v_14673 <- eval (notBool_ v_14672);
      v_14674 <- eval (bit_and v_14671 v_14673);
      v_14675 <- eval (mux v_14674 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2836) v_14631;
      setRegister of v_14675;
      setRegister pf v_14663;
      setRegister zf v_14633;
      setRegister af v_14630;
      setRegister sf v_14625;
      setRegister cf v_14624;
      pure ()
    pat_end;
    pattern fun (v_2750 : imm int) (v_2749 : Mem) => do
      v_18638 <- evaluateAddress v_2749;
      v_18639 <- getRegister cf;
      v_18640 <- eval (eq v_18639 (expression.bv_nat 1 1));
      v_18641 <- eval (handleImmediateWithSignExtend v_2750 8 8);
      v_18642 <- eval (bitwidthMInt v_18641);
      v_18643 <- eval (mi v_18642 -1);
      v_18644 <- eval (bv_xor v_18641 v_18643);
      v_18645 <- eval (concat (expression.bv_nat 1 0) v_18644);
      v_18646 <- eval (add v_18645 (expression.bv_nat 9 1));
      v_18647 <- eval (mux v_18640 v_18645 v_18646);
      v_18648 <- load v_18638 1;
      v_18649 <- eval (concat (expression.bv_nat 1 0) v_18648);
      v_18650 <- eval (add v_18647 v_18649);
      v_18651 <- eval (extract v_18650 1 9);
      store v_18638 v_18651 1;
      v_18653 <- eval (extract v_18650 0 1);
      v_18654 <- eval (eq v_18653 (expression.bv_nat 1 1));
      v_18655 <- eval (notBool_ v_18654);
      v_18656 <- eval (mux v_18655 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18657 <- eval (extract v_18650 1 2);
      v_18658 <- eval (eq v_18651 (expression.bv_nat 8 0));
      v_18659 <- eval (mux v_18658 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18660 <- eval (extract v_18641 3 4);
      v_18661 <- eval (extract v_18648 3 4);
      v_18662 <- eval (bv_xor v_18660 v_18661);
      v_18663 <- eval (extract v_18650 4 5);
      v_18664 <- eval (bv_xor v_18662 v_18663);
      v_18665 <- eval (extract v_18650 8 9);
      v_18666 <- eval (eq v_18665 (expression.bv_nat 1 1));
      v_18667 <- eval (extract v_18650 7 8);
      v_18668 <- eval (eq v_18667 (expression.bv_nat 1 1));
      v_18669 <- eval (eq v_18666 v_18668);
      v_18670 <- eval (notBool_ v_18669);
      v_18671 <- eval (extract v_18650 6 7);
      v_18672 <- eval (eq v_18671 (expression.bv_nat 1 1));
      v_18673 <- eval (eq v_18670 v_18672);
      v_18674 <- eval (notBool_ v_18673);
      v_18675 <- eval (extract v_18650 5 6);
      v_18676 <- eval (eq v_18675 (expression.bv_nat 1 1));
      v_18677 <- eval (eq v_18674 v_18676);
      v_18678 <- eval (notBool_ v_18677);
      v_18679 <- eval (eq v_18663 (expression.bv_nat 1 1));
      v_18680 <- eval (eq v_18678 v_18679);
      v_18681 <- eval (notBool_ v_18680);
      v_18682 <- eval (extract v_18650 3 4);
      v_18683 <- eval (eq v_18682 (expression.bv_nat 1 1));
      v_18684 <- eval (eq v_18681 v_18683);
      v_18685 <- eval (notBool_ v_18684);
      v_18686 <- eval (extract v_18650 2 3);
      v_18687 <- eval (eq v_18686 (expression.bv_nat 1 1));
      v_18688 <- eval (eq v_18685 v_18687);
      v_18689 <- eval (notBool_ v_18688);
      v_18690 <- eval (eq v_18657 (expression.bv_nat 1 1));
      v_18691 <- eval (eq v_18689 v_18690);
      v_18692 <- eval (notBool_ v_18691);
      v_18693 <- eval (notBool_ v_18692);
      v_18694 <- eval (mux v_18693 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18695 <- eval (extract v_18641 0 1);
      v_18696 <- eval (bitwidthMInt v_18695);
      v_18697 <- eval (mi v_18696 -1);
      v_18698 <- eval (bv_xor v_18695 v_18697);
      v_18699 <- eval (eq v_18698 (expression.bv_nat 1 1));
      v_18700 <- eval (extract v_18648 0 1);
      v_18701 <- eval (eq v_18700 (expression.bv_nat 1 1));
      v_18702 <- eval (eq v_18699 v_18701);
      v_18703 <- eval (eq v_18699 v_18690);
      v_18704 <- eval (notBool_ v_18703);
      v_18705 <- eval (bit_and v_18702 v_18704);
      v_18706 <- eval (mux v_18705 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18706;
      setRegister pf v_18694;
      setRegister af v_18664;
      setRegister zf v_18659;
      setRegister sf v_18657;
      setRegister cf v_18656;
      pure ()
    pat_end;
    pattern fun (v_2763 : reg (bv 8)) (v_2762 : Mem) => do
      v_18713 <- evaluateAddress v_2762;
      v_18714 <- getRegister cf;
      v_18715 <- eval (eq v_18714 (expression.bv_nat 1 1));
      v_18716 <- getRegister v_2763;
      v_18717 <- eval (bitwidthMInt v_18716);
      v_18718 <- eval (mi v_18717 -1);
      v_18719 <- eval (bv_xor v_18716 v_18718);
      v_18720 <- eval (concat (expression.bv_nat 1 0) v_18719);
      v_18721 <- eval (add v_18720 (expression.bv_nat 9 1));
      v_18722 <- eval (mux v_18715 v_18720 v_18721);
      v_18723 <- load v_18713 1;
      v_18724 <- eval (concat (expression.bv_nat 1 0) v_18723);
      v_18725 <- eval (add v_18722 v_18724);
      v_18726 <- eval (extract v_18725 1 9);
      store v_18713 v_18726 1;
      v_18728 <- eval (extract v_18725 0 1);
      v_18729 <- eval (eq v_18728 (expression.bv_nat 1 1));
      v_18730 <- eval (notBool_ v_18729);
      v_18731 <- eval (mux v_18730 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18732 <- eval (extract v_18725 1 2);
      v_18733 <- eval (eq v_18726 (expression.bv_nat 8 0));
      v_18734 <- eval (mux v_18733 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18735 <- eval (extract v_18716 3 4);
      v_18736 <- eval (extract v_18723 3 4);
      v_18737 <- eval (bv_xor v_18735 v_18736);
      v_18738 <- eval (extract v_18725 4 5);
      v_18739 <- eval (bv_xor v_18737 v_18738);
      v_18740 <- eval (extract v_18725 8 9);
      v_18741 <- eval (eq v_18740 (expression.bv_nat 1 1));
      v_18742 <- eval (extract v_18725 7 8);
      v_18743 <- eval (eq v_18742 (expression.bv_nat 1 1));
      v_18744 <- eval (eq v_18741 v_18743);
      v_18745 <- eval (notBool_ v_18744);
      v_18746 <- eval (extract v_18725 6 7);
      v_18747 <- eval (eq v_18746 (expression.bv_nat 1 1));
      v_18748 <- eval (eq v_18745 v_18747);
      v_18749 <- eval (notBool_ v_18748);
      v_18750 <- eval (extract v_18725 5 6);
      v_18751 <- eval (eq v_18750 (expression.bv_nat 1 1));
      v_18752 <- eval (eq v_18749 v_18751);
      v_18753 <- eval (notBool_ v_18752);
      v_18754 <- eval (eq v_18738 (expression.bv_nat 1 1));
      v_18755 <- eval (eq v_18753 v_18754);
      v_18756 <- eval (notBool_ v_18755);
      v_18757 <- eval (extract v_18725 3 4);
      v_18758 <- eval (eq v_18757 (expression.bv_nat 1 1));
      v_18759 <- eval (eq v_18756 v_18758);
      v_18760 <- eval (notBool_ v_18759);
      v_18761 <- eval (extract v_18725 2 3);
      v_18762 <- eval (eq v_18761 (expression.bv_nat 1 1));
      v_18763 <- eval (eq v_18760 v_18762);
      v_18764 <- eval (notBool_ v_18763);
      v_18765 <- eval (eq v_18732 (expression.bv_nat 1 1));
      v_18766 <- eval (eq v_18764 v_18765);
      v_18767 <- eval (notBool_ v_18766);
      v_18768 <- eval (notBool_ v_18767);
      v_18769 <- eval (mux v_18768 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18770 <- eval (extract v_18716 0 1);
      v_18771 <- eval (bitwidthMInt v_18770);
      v_18772 <- eval (mi v_18771 -1);
      v_18773 <- eval (bv_xor v_18770 v_18772);
      v_18774 <- eval (eq v_18773 (expression.bv_nat 1 1));
      v_18775 <- eval (extract v_18723 0 1);
      v_18776 <- eval (eq v_18775 (expression.bv_nat 1 1));
      v_18777 <- eval (eq v_18774 v_18776);
      v_18778 <- eval (eq v_18774 v_18765);
      v_18779 <- eval (notBool_ v_18778);
      v_18780 <- eval (bit_and v_18777 v_18779);
      v_18781 <- eval (mux v_18780 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18781;
      setRegister pf v_18769;
      setRegister af v_18739;
      setRegister zf v_18734;
      setRegister sf v_18732;
      setRegister cf v_18731;
      pure ()
    pat_end;
    pattern fun (v_2775 : reg (bv 8)) (v_2774 : Mem) => do
      v_18827 <- evaluateAddress v_2774;
      v_18828 <- getRegister cf;
      v_18829 <- eval (eq v_18828 (expression.bv_nat 1 1));
      v_18830 <- getRegister v_2775;
      v_18831 <- eval (bitwidthMInt v_18830);
      v_18832 <- eval (mi v_18831 -1);
      v_18833 <- eval (bv_xor v_18830 v_18832);
      v_18834 <- eval (concat (expression.bv_nat 1 0) v_18833);
      v_18835 <- eval (add v_18834 (expression.bv_nat 9 1));
      v_18836 <- eval (mux v_18829 v_18834 v_18835);
      v_18837 <- load v_18827 1;
      v_18838 <- eval (concat (expression.bv_nat 1 0) v_18837);
      v_18839 <- eval (add v_18836 v_18838);
      v_18840 <- eval (extract v_18839 1 9);
      store v_18827 v_18840 1;
      v_18842 <- eval (extract v_18839 0 1);
      v_18843 <- eval (eq v_18842 (expression.bv_nat 1 1));
      v_18844 <- eval (notBool_ v_18843);
      v_18845 <- eval (mux v_18844 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18846 <- eval (extract v_18839 1 2);
      v_18847 <- eval (eq v_18840 (expression.bv_nat 8 0));
      v_18848 <- eval (mux v_18847 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18849 <- eval (extract v_18830 3 4);
      v_18850 <- eval (extract v_18837 3 4);
      v_18851 <- eval (bv_xor v_18849 v_18850);
      v_18852 <- eval (extract v_18839 4 5);
      v_18853 <- eval (bv_xor v_18851 v_18852);
      v_18854 <- eval (extract v_18839 8 9);
      v_18855 <- eval (eq v_18854 (expression.bv_nat 1 1));
      v_18856 <- eval (extract v_18839 7 8);
      v_18857 <- eval (eq v_18856 (expression.bv_nat 1 1));
      v_18858 <- eval (eq v_18855 v_18857);
      v_18859 <- eval (notBool_ v_18858);
      v_18860 <- eval (extract v_18839 6 7);
      v_18861 <- eval (eq v_18860 (expression.bv_nat 1 1));
      v_18862 <- eval (eq v_18859 v_18861);
      v_18863 <- eval (notBool_ v_18862);
      v_18864 <- eval (extract v_18839 5 6);
      v_18865 <- eval (eq v_18864 (expression.bv_nat 1 1));
      v_18866 <- eval (eq v_18863 v_18865);
      v_18867 <- eval (notBool_ v_18866);
      v_18868 <- eval (eq v_18852 (expression.bv_nat 1 1));
      v_18869 <- eval (eq v_18867 v_18868);
      v_18870 <- eval (notBool_ v_18869);
      v_18871 <- eval (extract v_18839 3 4);
      v_18872 <- eval (eq v_18871 (expression.bv_nat 1 1));
      v_18873 <- eval (eq v_18870 v_18872);
      v_18874 <- eval (notBool_ v_18873);
      v_18875 <- eval (extract v_18839 2 3);
      v_18876 <- eval (eq v_18875 (expression.bv_nat 1 1));
      v_18877 <- eval (eq v_18874 v_18876);
      v_18878 <- eval (notBool_ v_18877);
      v_18879 <- eval (eq v_18846 (expression.bv_nat 1 1));
      v_18880 <- eval (eq v_18878 v_18879);
      v_18881 <- eval (notBool_ v_18880);
      v_18882 <- eval (notBool_ v_18881);
      v_18883 <- eval (mux v_18882 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_18884 <- eval (extract v_18830 0 1);
      v_18885 <- eval (bitwidthMInt v_18884);
      v_18886 <- eval (mi v_18885 -1);
      v_18887 <- eval (bv_xor v_18884 v_18886);
      v_18888 <- eval (eq v_18887 (expression.bv_nat 1 1));
      v_18889 <- eval (extract v_18837 0 1);
      v_18890 <- eval (eq v_18889 (expression.bv_nat 1 1));
      v_18891 <- eval (eq v_18888 v_18890);
      v_18892 <- eval (eq v_18888 v_18879);
      v_18893 <- eval (notBool_ v_18892);
      v_18894 <- eval (bit_and v_18891 v_18893);
      v_18895 <- eval (mux v_18894 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_18895;
      setRegister pf v_18883;
      setRegister af v_18853;
      setRegister zf v_18848;
      setRegister sf v_18846;
      setRegister cf v_18845;
      pure ()
    pat_end
def sbbl1 : instruction :=
  definst "sbbl" $ do
    pattern fun (v_2862 : imm int) eax => do
      v_7730 <- getRegister cf;
      v_7731 <- eval (eq v_7730 (expression.bv_nat 1 1));
      v_7732 <- eval (handleImmediateWithSignExtend v_2862 32 32);
      v_7733 <- eval (bitwidthMInt v_7732);
      v_7734 <- eval (mi v_7733 -1);
      v_7735 <- eval (bv_xor v_7732 v_7734);
      v_7736 <- eval (concat (expression.bv_nat 1 0) v_7735);
      v_7737 <- eval (add v_7736 (expression.bv_nat 33 1));
      v_7738 <- eval (mux v_7731 v_7736 v_7737);
      v_7739 <- getRegister rax;
      v_7740 <- eval (extract v_7739 32 64);
      v_7741 <- eval (concat (expression.bv_nat 1 0) v_7740);
      v_7742 <- eval (add v_7738 v_7741);
      v_7743 <- eval (extract v_7742 0 1);
      v_7744 <- eval (eq v_7743 (expression.bv_nat 1 1));
      v_7745 <- eval (notBool_ v_7744);
      v_7746 <- eval (mux v_7745 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7747 <- eval (extract v_7742 1 2);
      v_7748 <- eval (extract v_7732 27 28);
      v_7749 <- eval (extract v_7739 59 60);
      v_7750 <- eval (bv_xor v_7748 v_7749);
      v_7751 <- eval (extract v_7742 28 29);
      v_7752 <- eval (bv_xor v_7750 v_7751);
      v_7753 <- eval (extract v_7742 1 33);
      v_7754 <- eval (eq v_7753 (expression.bv_nat 32 0));
      v_7755 <- eval (mux v_7754 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7756 <- eval (extract v_7742 32 33);
      v_7757 <- eval (eq v_7756 (expression.bv_nat 1 1));
      v_7758 <- eval (extract v_7742 31 32);
      v_7759 <- eval (eq v_7758 (expression.bv_nat 1 1));
      v_7760 <- eval (eq v_7757 v_7759);
      v_7761 <- eval (notBool_ v_7760);
      v_7762 <- eval (extract v_7742 30 31);
      v_7763 <- eval (eq v_7762 (expression.bv_nat 1 1));
      v_7764 <- eval (eq v_7761 v_7763);
      v_7765 <- eval (notBool_ v_7764);
      v_7766 <- eval (extract v_7742 29 30);
      v_7767 <- eval (eq v_7766 (expression.bv_nat 1 1));
      v_7768 <- eval (eq v_7765 v_7767);
      v_7769 <- eval (notBool_ v_7768);
      v_7770 <- eval (eq v_7751 (expression.bv_nat 1 1));
      v_7771 <- eval (eq v_7769 v_7770);
      v_7772 <- eval (notBool_ v_7771);
      v_7773 <- eval (extract v_7742 27 28);
      v_7774 <- eval (eq v_7773 (expression.bv_nat 1 1));
      v_7775 <- eval (eq v_7772 v_7774);
      v_7776 <- eval (notBool_ v_7775);
      v_7777 <- eval (extract v_7742 26 27);
      v_7778 <- eval (eq v_7777 (expression.bv_nat 1 1));
      v_7779 <- eval (eq v_7776 v_7778);
      v_7780 <- eval (notBool_ v_7779);
      v_7781 <- eval (extract v_7742 25 26);
      v_7782 <- eval (eq v_7781 (expression.bv_nat 1 1));
      v_7783 <- eval (eq v_7780 v_7782);
      v_7784 <- eval (notBool_ v_7783);
      v_7785 <- eval (notBool_ v_7784);
      v_7786 <- eval (mux v_7785 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7787 <- eval (extract v_7732 0 1);
      v_7788 <- eval (bitwidthMInt v_7787);
      v_7789 <- eval (mi v_7788 -1);
      v_7790 <- eval (bv_xor v_7787 v_7789);
      v_7791 <- eval (eq v_7790 (expression.bv_nat 1 1));
      v_7792 <- eval (extract v_7739 32 33);
      v_7793 <- eval (eq v_7792 (expression.bv_nat 1 1));
      v_7794 <- eval (eq v_7791 v_7793);
      v_7795 <- eval (eq v_7747 (expression.bv_nat 1 1));
      v_7796 <- eval (eq v_7791 v_7795);
      v_7797 <- eval (notBool_ v_7796);
      v_7798 <- eval (bit_and v_7794 v_7797);
      v_7799 <- eval (mux v_7798 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister eax v_7753;
      setRegister of v_7799;
      setRegister pf v_7786;
      setRegister zf v_7755;
      setRegister af v_7752;
      setRegister sf v_7747;
      setRegister cf v_7746;
      pure ()
    pat_end;
    pattern fun (v_2898 : imm int) (v_2894 : reg (bv 32)) => do
      v_7924 <- getRegister cf;
      v_7925 <- eval (eq v_7924 (expression.bv_nat 1 1));
      v_7926 <- eval (handleImmediateWithSignExtend v_2898 32 32);
      v_7927 <- eval (bitwidthMInt v_7926);
      v_7928 <- eval (mi v_7927 -1);
      v_7929 <- eval (bv_xor v_7926 v_7928);
      v_7930 <- eval (concat (expression.bv_nat 1 0) v_7929);
      v_7931 <- eval (add v_7930 (expression.bv_nat 33 1));
      v_7932 <- eval (mux v_7925 v_7930 v_7931);
      v_7933 <- getRegister v_2894;
      v_7934 <- eval (concat (expression.bv_nat 1 0) v_7933);
      v_7935 <- eval (add v_7932 v_7934);
      v_7936 <- eval (extract v_7935 0 1);
      v_7937 <- eval (eq v_7936 (expression.bv_nat 1 1));
      v_7938 <- eval (notBool_ v_7937);
      v_7939 <- eval (mux v_7938 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7940 <- eval (extract v_7935 1 2);
      v_7941 <- eval (extract v_7926 27 28);
      v_7942 <- eval (extract v_7933 27 28);
      v_7943 <- eval (bv_xor v_7941 v_7942);
      v_7944 <- eval (extract v_7935 28 29);
      v_7945 <- eval (bv_xor v_7943 v_7944);
      v_7946 <- eval (extract v_7935 1 33);
      v_7947 <- eval (eq v_7946 (expression.bv_nat 32 0));
      v_7948 <- eval (mux v_7947 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7949 <- eval (extract v_7935 32 33);
      v_7950 <- eval (eq v_7949 (expression.bv_nat 1 1));
      v_7951 <- eval (extract v_7935 31 32);
      v_7952 <- eval (eq v_7951 (expression.bv_nat 1 1));
      v_7953 <- eval (eq v_7950 v_7952);
      v_7954 <- eval (notBool_ v_7953);
      v_7955 <- eval (extract v_7935 30 31);
      v_7956 <- eval (eq v_7955 (expression.bv_nat 1 1));
      v_7957 <- eval (eq v_7954 v_7956);
      v_7958 <- eval (notBool_ v_7957);
      v_7959 <- eval (extract v_7935 29 30);
      v_7960 <- eval (eq v_7959 (expression.bv_nat 1 1));
      v_7961 <- eval (eq v_7958 v_7960);
      v_7962 <- eval (notBool_ v_7961);
      v_7963 <- eval (eq v_7944 (expression.bv_nat 1 1));
      v_7964 <- eval (eq v_7962 v_7963);
      v_7965 <- eval (notBool_ v_7964);
      v_7966 <- eval (extract v_7935 27 28);
      v_7967 <- eval (eq v_7966 (expression.bv_nat 1 1));
      v_7968 <- eval (eq v_7965 v_7967);
      v_7969 <- eval (notBool_ v_7968);
      v_7970 <- eval (extract v_7935 26 27);
      v_7971 <- eval (eq v_7970 (expression.bv_nat 1 1));
      v_7972 <- eval (eq v_7969 v_7971);
      v_7973 <- eval (notBool_ v_7972);
      v_7974 <- eval (extract v_7935 25 26);
      v_7975 <- eval (eq v_7974 (expression.bv_nat 1 1));
      v_7976 <- eval (eq v_7973 v_7975);
      v_7977 <- eval (notBool_ v_7976);
      v_7978 <- eval (notBool_ v_7977);
      v_7979 <- eval (mux v_7978 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7980 <- eval (extract v_7926 0 1);
      v_7981 <- eval (bitwidthMInt v_7980);
      v_7982 <- eval (mi v_7981 -1);
      v_7983 <- eval (bv_xor v_7980 v_7982);
      v_7984 <- eval (eq v_7983 (expression.bv_nat 1 1));
      v_7985 <- eval (extract v_7933 0 1);
      v_7986 <- eval (eq v_7985 (expression.bv_nat 1 1));
      v_7987 <- eval (eq v_7984 v_7986);
      v_7988 <- eval (eq v_7940 (expression.bv_nat 1 1));
      v_7989 <- eval (eq v_7984 v_7988);
      v_7990 <- eval (notBool_ v_7989);
      v_7991 <- eval (bit_and v_7987 v_7990);
      v_7992 <- eval (mux v_7991 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2894) v_7946;
      setRegister of v_7992;
      setRegister pf v_7979;
      setRegister zf v_7948;
      setRegister af v_7945;
      setRegister sf v_7940;
      setRegister cf v_7939;
      pure ()
    pat_end;
    pattern fun (v_2919 : reg (bv 32)) (v_2920 : reg (bv 32)) => do
      v_8106 <- getRegister cf;
      v_8107 <- eval (eq v_8106 (expression.bv_nat 1 1));
      v_8108 <- getRegister v_2919;
      v_8109 <- eval (bitwidthMInt v_8108);
      v_8110 <- eval (mi v_8109 -1);
      v_8111 <- eval (bv_xor v_8108 v_8110);
      v_8112 <- eval (concat (expression.bv_nat 1 0) v_8111);
      v_8113 <- eval (add v_8112 (expression.bv_nat 33 1));
      v_8114 <- eval (mux v_8107 v_8112 v_8113);
      v_8115 <- getRegister v_2920;
      v_8116 <- eval (concat (expression.bv_nat 1 0) v_8115);
      v_8117 <- eval (add v_8114 v_8116);
      v_8118 <- eval (extract v_8117 0 1);
      v_8119 <- eval (eq v_8118 (expression.bv_nat 1 1));
      v_8120 <- eval (notBool_ v_8119);
      v_8121 <- eval (mux v_8120 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8122 <- eval (extract v_8117 1 2);
      v_8123 <- eval (extract v_8108 27 28);
      v_8124 <- eval (extract v_8115 27 28);
      v_8125 <- eval (bv_xor v_8123 v_8124);
      v_8126 <- eval (extract v_8117 28 29);
      v_8127 <- eval (bv_xor v_8125 v_8126);
      v_8128 <- eval (extract v_8117 1 33);
      v_8129 <- eval (eq v_8128 (expression.bv_nat 32 0));
      v_8130 <- eval (mux v_8129 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8131 <- eval (extract v_8117 32 33);
      v_8132 <- eval (eq v_8131 (expression.bv_nat 1 1));
      v_8133 <- eval (extract v_8117 31 32);
      v_8134 <- eval (eq v_8133 (expression.bv_nat 1 1));
      v_8135 <- eval (eq v_8132 v_8134);
      v_8136 <- eval (notBool_ v_8135);
      v_8137 <- eval (extract v_8117 30 31);
      v_8138 <- eval (eq v_8137 (expression.bv_nat 1 1));
      v_8139 <- eval (eq v_8136 v_8138);
      v_8140 <- eval (notBool_ v_8139);
      v_8141 <- eval (extract v_8117 29 30);
      v_8142 <- eval (eq v_8141 (expression.bv_nat 1 1));
      v_8143 <- eval (eq v_8140 v_8142);
      v_8144 <- eval (notBool_ v_8143);
      v_8145 <- eval (eq v_8126 (expression.bv_nat 1 1));
      v_8146 <- eval (eq v_8144 v_8145);
      v_8147 <- eval (notBool_ v_8146);
      v_8148 <- eval (extract v_8117 27 28);
      v_8149 <- eval (eq v_8148 (expression.bv_nat 1 1));
      v_8150 <- eval (eq v_8147 v_8149);
      v_8151 <- eval (notBool_ v_8150);
      v_8152 <- eval (extract v_8117 26 27);
      v_8153 <- eval (eq v_8152 (expression.bv_nat 1 1));
      v_8154 <- eval (eq v_8151 v_8153);
      v_8155 <- eval (notBool_ v_8154);
      v_8156 <- eval (extract v_8117 25 26);
      v_8157 <- eval (eq v_8156 (expression.bv_nat 1 1));
      v_8158 <- eval (eq v_8155 v_8157);
      v_8159 <- eval (notBool_ v_8158);
      v_8160 <- eval (notBool_ v_8159);
      v_8161 <- eval (mux v_8160 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8162 <- eval (extract v_8108 0 1);
      v_8163 <- eval (bitwidthMInt v_8162);
      v_8164 <- eval (mi v_8163 -1);
      v_8165 <- eval (bv_xor v_8162 v_8164);
      v_8166 <- eval (eq v_8165 (expression.bv_nat 1 1));
      v_8167 <- eval (extract v_8115 0 1);
      v_8168 <- eval (eq v_8167 (expression.bv_nat 1 1));
      v_8169 <- eval (eq v_8166 v_8168);
      v_8170 <- eval (eq v_8122 (expression.bv_nat 1 1));
      v_8171 <- eval (eq v_8166 v_8170);
      v_8172 <- eval (notBool_ v_8171);
      v_8173 <- eval (bit_and v_8169 v_8172);
      v_8174 <- eval (mux v_8173 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2920) v_8128;
      setRegister of v_8174;
      setRegister pf v_8161;
      setRegister zf v_8130;
      setRegister af v_8127;
      setRegister sf v_8122;
      setRegister cf v_8121;
      pure ()
    pat_end;
    pattern fun (v_2908 : Mem) (v_2909 : reg (bv 32)) => do
      v_14693 <- getRegister cf;
      v_14694 <- eval (eq v_14693 (expression.bv_nat 1 1));
      v_14695 <- evaluateAddress v_2908;
      v_14696 <- load v_14695 4;
      v_14697 <- eval (bitwidthMInt v_14696);
      v_14698 <- eval (mi v_14697 -1);
      v_14699 <- eval (bv_xor v_14696 v_14698);
      v_14700 <- eval (concat (expression.bv_nat 1 0) v_14699);
      v_14701 <- eval (add v_14700 (expression.bv_nat 33 1));
      v_14702 <- eval (mux v_14694 v_14700 v_14701);
      v_14703 <- getRegister v_2909;
      v_14704 <- eval (concat (expression.bv_nat 1 0) v_14703);
      v_14705 <- eval (add v_14702 v_14704);
      v_14706 <- eval (extract v_14705 0 1);
      v_14707 <- eval (eq v_14706 (expression.bv_nat 1 1));
      v_14708 <- eval (notBool_ v_14707);
      v_14709 <- eval (mux v_14708 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14710 <- eval (extract v_14705 1 2);
      v_14711 <- eval (extract v_14705 1 33);
      v_14712 <- eval (eq v_14711 (expression.bv_nat 32 0));
      v_14713 <- eval (mux v_14712 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14714 <- eval (extract v_14696 27 28);
      v_14715 <- eval (extract v_14703 27 28);
      v_14716 <- eval (bv_xor v_14714 v_14715);
      v_14717 <- eval (extract v_14705 28 29);
      v_14718 <- eval (bv_xor v_14716 v_14717);
      v_14719 <- eval (extract v_14705 32 33);
      v_14720 <- eval (eq v_14719 (expression.bv_nat 1 1));
      v_14721 <- eval (extract v_14705 31 32);
      v_14722 <- eval (eq v_14721 (expression.bv_nat 1 1));
      v_14723 <- eval (eq v_14720 v_14722);
      v_14724 <- eval (notBool_ v_14723);
      v_14725 <- eval (extract v_14705 30 31);
      v_14726 <- eval (eq v_14725 (expression.bv_nat 1 1));
      v_14727 <- eval (eq v_14724 v_14726);
      v_14728 <- eval (notBool_ v_14727);
      v_14729 <- eval (extract v_14705 29 30);
      v_14730 <- eval (eq v_14729 (expression.bv_nat 1 1));
      v_14731 <- eval (eq v_14728 v_14730);
      v_14732 <- eval (notBool_ v_14731);
      v_14733 <- eval (eq v_14717 (expression.bv_nat 1 1));
      v_14734 <- eval (eq v_14732 v_14733);
      v_14735 <- eval (notBool_ v_14734);
      v_14736 <- eval (extract v_14705 27 28);
      v_14737 <- eval (eq v_14736 (expression.bv_nat 1 1));
      v_14738 <- eval (eq v_14735 v_14737);
      v_14739 <- eval (notBool_ v_14738);
      v_14740 <- eval (extract v_14705 26 27);
      v_14741 <- eval (eq v_14740 (expression.bv_nat 1 1));
      v_14742 <- eval (eq v_14739 v_14741);
      v_14743 <- eval (notBool_ v_14742);
      v_14744 <- eval (extract v_14705 25 26);
      v_14745 <- eval (eq v_14744 (expression.bv_nat 1 1));
      v_14746 <- eval (eq v_14743 v_14745);
      v_14747 <- eval (notBool_ v_14746);
      v_14748 <- eval (notBool_ v_14747);
      v_14749 <- eval (mux v_14748 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14750 <- eval (extract v_14696 0 1);
      v_14751 <- eval (bitwidthMInt v_14750);
      v_14752 <- eval (mi v_14751 -1);
      v_14753 <- eval (bv_xor v_14750 v_14752);
      v_14754 <- eval (eq v_14753 (expression.bv_nat 1 1));
      v_14755 <- eval (extract v_14703 0 1);
      v_14756 <- eval (eq v_14755 (expression.bv_nat 1 1));
      v_14757 <- eval (eq v_14754 v_14756);
      v_14758 <- eval (eq v_14710 (expression.bv_nat 1 1));
      v_14759 <- eval (eq v_14754 v_14758);
      v_14760 <- eval (notBool_ v_14759);
      v_14761 <- eval (bit_and v_14757 v_14760);
      v_14762 <- eval (mux v_14761 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2909) v_14711;
      setRegister of v_14762;
      setRegister pf v_14749;
      setRegister af v_14718;
      setRegister zf v_14713;
      setRegister sf v_14710;
      setRegister cf v_14709;
      pure ()
    pat_end;
    pattern fun (v_2870 : imm int) (v_2867 : Mem) => do
      v_19117 <- evaluateAddress v_2867;
      v_19118 <- getRegister cf;
      v_19119 <- eval (eq v_19118 (expression.bv_nat 1 1));
      v_19120 <- eval (handleImmediateWithSignExtend v_2870 32 32);
      v_19121 <- eval (bitwidthMInt v_19120);
      v_19122 <- eval (mi v_19121 -1);
      v_19123 <- eval (bv_xor v_19120 v_19122);
      v_19124 <- eval (concat (expression.bv_nat 1 0) v_19123);
      v_19125 <- eval (add v_19124 (expression.bv_nat 33 1));
      v_19126 <- eval (mux v_19119 v_19124 v_19125);
      v_19127 <- load v_19117 4;
      v_19128 <- eval (concat (expression.bv_nat 1 0) v_19127);
      v_19129 <- eval (add v_19126 v_19128);
      v_19130 <- eval (extract v_19129 1 33);
      store v_19117 v_19130 4;
      v_19132 <- eval (extract v_19129 0 1);
      v_19133 <- eval (eq v_19132 (expression.bv_nat 1 1));
      v_19134 <- eval (notBool_ v_19133);
      v_19135 <- eval (mux v_19134 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19136 <- eval (extract v_19129 1 2);
      v_19137 <- eval (eq v_19130 (expression.bv_nat 32 0));
      v_19138 <- eval (mux v_19137 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19139 <- eval (extract v_19120 27 28);
      v_19140 <- eval (extract v_19127 27 28);
      v_19141 <- eval (bv_xor v_19139 v_19140);
      v_19142 <- eval (extract v_19129 28 29);
      v_19143 <- eval (bv_xor v_19141 v_19142);
      v_19144 <- eval (extract v_19129 32 33);
      v_19145 <- eval (eq v_19144 (expression.bv_nat 1 1));
      v_19146 <- eval (extract v_19129 31 32);
      v_19147 <- eval (eq v_19146 (expression.bv_nat 1 1));
      v_19148 <- eval (eq v_19145 v_19147);
      v_19149 <- eval (notBool_ v_19148);
      v_19150 <- eval (extract v_19129 30 31);
      v_19151 <- eval (eq v_19150 (expression.bv_nat 1 1));
      v_19152 <- eval (eq v_19149 v_19151);
      v_19153 <- eval (notBool_ v_19152);
      v_19154 <- eval (extract v_19129 29 30);
      v_19155 <- eval (eq v_19154 (expression.bv_nat 1 1));
      v_19156 <- eval (eq v_19153 v_19155);
      v_19157 <- eval (notBool_ v_19156);
      v_19158 <- eval (eq v_19142 (expression.bv_nat 1 1));
      v_19159 <- eval (eq v_19157 v_19158);
      v_19160 <- eval (notBool_ v_19159);
      v_19161 <- eval (extract v_19129 27 28);
      v_19162 <- eval (eq v_19161 (expression.bv_nat 1 1));
      v_19163 <- eval (eq v_19160 v_19162);
      v_19164 <- eval (notBool_ v_19163);
      v_19165 <- eval (extract v_19129 26 27);
      v_19166 <- eval (eq v_19165 (expression.bv_nat 1 1));
      v_19167 <- eval (eq v_19164 v_19166);
      v_19168 <- eval (notBool_ v_19167);
      v_19169 <- eval (extract v_19129 25 26);
      v_19170 <- eval (eq v_19169 (expression.bv_nat 1 1));
      v_19171 <- eval (eq v_19168 v_19170);
      v_19172 <- eval (notBool_ v_19171);
      v_19173 <- eval (notBool_ v_19172);
      v_19174 <- eval (mux v_19173 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19175 <- eval (extract v_19120 0 1);
      v_19176 <- eval (bitwidthMInt v_19175);
      v_19177 <- eval (mi v_19176 -1);
      v_19178 <- eval (bv_xor v_19175 v_19177);
      v_19179 <- eval (eq v_19178 (expression.bv_nat 1 1));
      v_19180 <- eval (extract v_19127 0 1);
      v_19181 <- eval (eq v_19180 (expression.bv_nat 1 1));
      v_19182 <- eval (eq v_19179 v_19181);
      v_19183 <- eval (eq v_19136 (expression.bv_nat 1 1));
      v_19184 <- eval (eq v_19179 v_19183);
      v_19185 <- eval (notBool_ v_19184);
      v_19186 <- eval (bit_and v_19182 v_19185);
      v_19187 <- eval (mux v_19186 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19187;
      setRegister pf v_19174;
      setRegister af v_19143;
      setRegister zf v_19138;
      setRegister sf v_19136;
      setRegister cf v_19135;
      pure ()
    pat_end;
    pattern fun (v_2888 : reg (bv 32)) (v_2887 : Mem) => do
      v_19296 <- evaluateAddress v_2887;
      v_19297 <- getRegister cf;
      v_19298 <- eval (eq v_19297 (expression.bv_nat 1 1));
      v_19299 <- getRegister v_2888;
      v_19300 <- eval (bitwidthMInt v_19299);
      v_19301 <- eval (mi v_19300 -1);
      v_19302 <- eval (bv_xor v_19299 v_19301);
      v_19303 <- eval (concat (expression.bv_nat 1 0) v_19302);
      v_19304 <- eval (add v_19303 (expression.bv_nat 33 1));
      v_19305 <- eval (mux v_19298 v_19303 v_19304);
      v_19306 <- load v_19296 4;
      v_19307 <- eval (concat (expression.bv_nat 1 0) v_19306);
      v_19308 <- eval (add v_19305 v_19307);
      v_19309 <- eval (extract v_19308 1 33);
      store v_19296 v_19309 4;
      v_19311 <- eval (extract v_19308 0 1);
      v_19312 <- eval (eq v_19311 (expression.bv_nat 1 1));
      v_19313 <- eval (notBool_ v_19312);
      v_19314 <- eval (mux v_19313 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19315 <- eval (extract v_19308 1 2);
      v_19316 <- eval (eq v_19309 (expression.bv_nat 32 0));
      v_19317 <- eval (mux v_19316 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19318 <- eval (extract v_19299 27 28);
      v_19319 <- eval (extract v_19306 27 28);
      v_19320 <- eval (bv_xor v_19318 v_19319);
      v_19321 <- eval (extract v_19308 28 29);
      v_19322 <- eval (bv_xor v_19320 v_19321);
      v_19323 <- eval (extract v_19308 32 33);
      v_19324 <- eval (eq v_19323 (expression.bv_nat 1 1));
      v_19325 <- eval (extract v_19308 31 32);
      v_19326 <- eval (eq v_19325 (expression.bv_nat 1 1));
      v_19327 <- eval (eq v_19324 v_19326);
      v_19328 <- eval (notBool_ v_19327);
      v_19329 <- eval (extract v_19308 30 31);
      v_19330 <- eval (eq v_19329 (expression.bv_nat 1 1));
      v_19331 <- eval (eq v_19328 v_19330);
      v_19332 <- eval (notBool_ v_19331);
      v_19333 <- eval (extract v_19308 29 30);
      v_19334 <- eval (eq v_19333 (expression.bv_nat 1 1));
      v_19335 <- eval (eq v_19332 v_19334);
      v_19336 <- eval (notBool_ v_19335);
      v_19337 <- eval (eq v_19321 (expression.bv_nat 1 1));
      v_19338 <- eval (eq v_19336 v_19337);
      v_19339 <- eval (notBool_ v_19338);
      v_19340 <- eval (extract v_19308 27 28);
      v_19341 <- eval (eq v_19340 (expression.bv_nat 1 1));
      v_19342 <- eval (eq v_19339 v_19341);
      v_19343 <- eval (notBool_ v_19342);
      v_19344 <- eval (extract v_19308 26 27);
      v_19345 <- eval (eq v_19344 (expression.bv_nat 1 1));
      v_19346 <- eval (eq v_19343 v_19345);
      v_19347 <- eval (notBool_ v_19346);
      v_19348 <- eval (extract v_19308 25 26);
      v_19349 <- eval (eq v_19348 (expression.bv_nat 1 1));
      v_19350 <- eval (eq v_19347 v_19349);
      v_19351 <- eval (notBool_ v_19350);
      v_19352 <- eval (notBool_ v_19351);
      v_19353 <- eval (mux v_19352 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19354 <- eval (extract v_19299 0 1);
      v_19355 <- eval (bitwidthMInt v_19354);
      v_19356 <- eval (mi v_19355 -1);
      v_19357 <- eval (bv_xor v_19354 v_19356);
      v_19358 <- eval (eq v_19357 (expression.bv_nat 1 1));
      v_19359 <- eval (extract v_19306 0 1);
      v_19360 <- eval (eq v_19359 (expression.bv_nat 1 1));
      v_19361 <- eval (eq v_19358 v_19360);
      v_19362 <- eval (eq v_19315 (expression.bv_nat 1 1));
      v_19363 <- eval (eq v_19358 v_19362);
      v_19364 <- eval (notBool_ v_19363);
      v_19365 <- eval (bit_and v_19361 v_19364);
      v_19366 <- eval (mux v_19365 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19366;
      setRegister pf v_19353;
      setRegister af v_19322;
      setRegister zf v_19317;
      setRegister sf v_19315;
      setRegister cf v_19314;
      pure ()
    pat_end
def sbbq1 : instruction :=
  definst "sbbq" $ do
    pattern fun (v_2959 : imm int) (v_2955 : reg (bv 64)) => do
      v_8299 <- getRegister cf;
      v_8300 <- eval (eq v_8299 (expression.bv_nat 1 1));
      v_8301 <- eval (handleImmediateWithSignExtend v_2959 32 32);
      v_8302 <- eval (svalueMInt v_8301);
      v_8303 <- eval (mi 64 v_8302);
      v_8304 <- eval (bitwidthMInt v_8303);
      v_8305 <- eval (mi v_8304 -1);
      v_8306 <- eval (bv_xor v_8303 v_8305);
      v_8307 <- eval (concat (expression.bv_nat 1 0) v_8306);
      v_8308 <- eval (add v_8307 (expression.bv_nat 65 1));
      v_8309 <- eval (mux v_8300 v_8307 v_8308);
      v_8310 <- getRegister v_2955;
      v_8311 <- eval (concat (expression.bv_nat 1 0) v_8310);
      v_8312 <- eval (add v_8309 v_8311);
      v_8313 <- eval (extract v_8312 0 1);
      v_8314 <- eval (eq v_8313 (expression.bv_nat 1 1));
      v_8315 <- eval (notBool_ v_8314);
      v_8316 <- eval (mux v_8315 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8317 <- eval (extract v_8312 1 2);
      v_8318 <- eval (extract v_8301 27 28);
      v_8319 <- eval (extract v_8310 59 60);
      v_8320 <- eval (bv_xor v_8318 v_8319);
      v_8321 <- eval (extract v_8312 60 61);
      v_8322 <- eval (bv_xor v_8320 v_8321);
      v_8323 <- eval (extract v_8312 1 65);
      v_8324 <- eval (eq v_8323 (expression.bv_nat 64 0));
      v_8325 <- eval (mux v_8324 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8326 <- eval (extract v_8312 64 65);
      v_8327 <- eval (eq v_8326 (expression.bv_nat 1 1));
      v_8328 <- eval (extract v_8312 63 64);
      v_8329 <- eval (eq v_8328 (expression.bv_nat 1 1));
      v_8330 <- eval (eq v_8327 v_8329);
      v_8331 <- eval (notBool_ v_8330);
      v_8332 <- eval (extract v_8312 62 63);
      v_8333 <- eval (eq v_8332 (expression.bv_nat 1 1));
      v_8334 <- eval (eq v_8331 v_8333);
      v_8335 <- eval (notBool_ v_8334);
      v_8336 <- eval (extract v_8312 61 62);
      v_8337 <- eval (eq v_8336 (expression.bv_nat 1 1));
      v_8338 <- eval (eq v_8335 v_8337);
      v_8339 <- eval (notBool_ v_8338);
      v_8340 <- eval (eq v_8321 (expression.bv_nat 1 1));
      v_8341 <- eval (eq v_8339 v_8340);
      v_8342 <- eval (notBool_ v_8341);
      v_8343 <- eval (extract v_8312 59 60);
      v_8344 <- eval (eq v_8343 (expression.bv_nat 1 1));
      v_8345 <- eval (eq v_8342 v_8344);
      v_8346 <- eval (notBool_ v_8345);
      v_8347 <- eval (extract v_8312 58 59);
      v_8348 <- eval (eq v_8347 (expression.bv_nat 1 1));
      v_8349 <- eval (eq v_8346 v_8348);
      v_8350 <- eval (notBool_ v_8349);
      v_8351 <- eval (extract v_8312 57 58);
      v_8352 <- eval (eq v_8351 (expression.bv_nat 1 1));
      v_8353 <- eval (eq v_8350 v_8352);
      v_8354 <- eval (notBool_ v_8353);
      v_8355 <- eval (notBool_ v_8354);
      v_8356 <- eval (mux v_8355 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8357 <- eval (extract v_8303 0 1);
      v_8358 <- eval (bitwidthMInt v_8357);
      v_8359 <- eval (mi v_8358 -1);
      v_8360 <- eval (bv_xor v_8357 v_8359);
      v_8361 <- eval (eq v_8360 (expression.bv_nat 1 1));
      v_8362 <- eval (extract v_8310 0 1);
      v_8363 <- eval (eq v_8362 (expression.bv_nat 1 1));
      v_8364 <- eval (eq v_8361 v_8363);
      v_8365 <- eval (eq v_8317 (expression.bv_nat 1 1));
      v_8366 <- eval (eq v_8361 v_8365);
      v_8367 <- eval (notBool_ v_8366);
      v_8368 <- eval (bit_and v_8364 v_8367);
      v_8369 <- eval (mux v_8368 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2955) v_8323;
      setRegister of v_8369;
      setRegister pf v_8356;
      setRegister zf v_8325;
      setRegister af v_8322;
      setRegister sf v_8317;
      setRegister cf v_8316;
      pure ()
    pat_end;
    pattern fun (v_2975 : reg (bv 64)) (v_2976 : reg (bv 64)) => do
      v_8423 <- getRegister cf;
      v_8424 <- eval (eq v_8423 (expression.bv_nat 1 1));
      v_8425 <- getRegister v_2975;
      v_8426 <- eval (bitwidthMInt v_8425);
      v_8427 <- eval (mi v_8426 -1);
      v_8428 <- eval (bv_xor v_8425 v_8427);
      v_8429 <- eval (concat (expression.bv_nat 1 0) v_8428);
      v_8430 <- eval (add v_8429 (expression.bv_nat 65 1));
      v_8431 <- eval (mux v_8424 v_8429 v_8430);
      v_8432 <- getRegister v_2976;
      v_8433 <- eval (concat (expression.bv_nat 1 0) v_8432);
      v_8434 <- eval (add v_8431 v_8433);
      v_8435 <- eval (extract v_8434 0 1);
      v_8436 <- eval (eq v_8435 (expression.bv_nat 1 1));
      v_8437 <- eval (notBool_ v_8436);
      v_8438 <- eval (mux v_8437 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8439 <- eval (extract v_8434 1 2);
      v_8440 <- eval (extract v_8425 59 60);
      v_8441 <- eval (extract v_8432 59 60);
      v_8442 <- eval (bv_xor v_8440 v_8441);
      v_8443 <- eval (extract v_8434 60 61);
      v_8444 <- eval (bv_xor v_8442 v_8443);
      v_8445 <- eval (extract v_8434 1 65);
      v_8446 <- eval (eq v_8445 (expression.bv_nat 64 0));
      v_8447 <- eval (mux v_8446 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8448 <- eval (extract v_8434 64 65);
      v_8449 <- eval (eq v_8448 (expression.bv_nat 1 1));
      v_8450 <- eval (extract v_8434 63 64);
      v_8451 <- eval (eq v_8450 (expression.bv_nat 1 1));
      v_8452 <- eval (eq v_8449 v_8451);
      v_8453 <- eval (notBool_ v_8452);
      v_8454 <- eval (extract v_8434 62 63);
      v_8455 <- eval (eq v_8454 (expression.bv_nat 1 1));
      v_8456 <- eval (eq v_8453 v_8455);
      v_8457 <- eval (notBool_ v_8456);
      v_8458 <- eval (extract v_8434 61 62);
      v_8459 <- eval (eq v_8458 (expression.bv_nat 1 1));
      v_8460 <- eval (eq v_8457 v_8459);
      v_8461 <- eval (notBool_ v_8460);
      v_8462 <- eval (eq v_8443 (expression.bv_nat 1 1));
      v_8463 <- eval (eq v_8461 v_8462);
      v_8464 <- eval (notBool_ v_8463);
      v_8465 <- eval (extract v_8434 59 60);
      v_8466 <- eval (eq v_8465 (expression.bv_nat 1 1));
      v_8467 <- eval (eq v_8464 v_8466);
      v_8468 <- eval (notBool_ v_8467);
      v_8469 <- eval (extract v_8434 58 59);
      v_8470 <- eval (eq v_8469 (expression.bv_nat 1 1));
      v_8471 <- eval (eq v_8468 v_8470);
      v_8472 <- eval (notBool_ v_8471);
      v_8473 <- eval (extract v_8434 57 58);
      v_8474 <- eval (eq v_8473 (expression.bv_nat 1 1));
      v_8475 <- eval (eq v_8472 v_8474);
      v_8476 <- eval (notBool_ v_8475);
      v_8477 <- eval (notBool_ v_8476);
      v_8478 <- eval (mux v_8477 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8479 <- eval (extract v_8425 0 1);
      v_8480 <- eval (bitwidthMInt v_8479);
      v_8481 <- eval (mi v_8480 -1);
      v_8482 <- eval (bv_xor v_8479 v_8481);
      v_8483 <- eval (eq v_8482 (expression.bv_nat 1 1));
      v_8484 <- eval (extract v_8432 0 1);
      v_8485 <- eval (eq v_8484 (expression.bv_nat 1 1));
      v_8486 <- eval (eq v_8483 v_8485);
      v_8487 <- eval (eq v_8439 (expression.bv_nat 1 1));
      v_8488 <- eval (eq v_8483 v_8487);
      v_8489 <- eval (notBool_ v_8488);
      v_8490 <- eval (bit_and v_8486 v_8489);
      v_8491 <- eval (mux v_8490 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2976) v_8445;
      setRegister of v_8491;
      setRegister pf v_8478;
      setRegister zf v_8447;
      setRegister af v_8444;
      setRegister sf v_8439;
      setRegister cf v_8438;
      pure ()
    pat_end;
    pattern fun (v_2988 : imm int) rax => do
      v_8533 <- getRegister cf;
      v_8534 <- eval (eq v_8533 (expression.bv_nat 1 1));
      v_8535 <- eval (handleImmediateWithSignExtend v_2988 32 32);
      v_8536 <- eval (svalueMInt v_8535);
      v_8537 <- eval (mi 64 v_8536);
      v_8538 <- eval (bitwidthMInt v_8537);
      v_8539 <- eval (mi v_8538 -1);
      v_8540 <- eval (bv_xor v_8537 v_8539);
      v_8541 <- eval (concat (expression.bv_nat 1 0) v_8540);
      v_8542 <- eval (add v_8541 (expression.bv_nat 65 1));
      v_8543 <- eval (mux v_8534 v_8541 v_8542);
      v_8544 <- getRegister rax;
      v_8545 <- eval (concat (expression.bv_nat 1 0) v_8544);
      v_8546 <- eval (add v_8543 v_8545);
      v_8547 <- eval (extract v_8546 0 1);
      v_8548 <- eval (eq v_8547 (expression.bv_nat 1 1));
      v_8549 <- eval (notBool_ v_8548);
      v_8550 <- eval (mux v_8549 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8551 <- eval (extract v_8546 1 2);
      v_8552 <- eval (extract v_8535 27 28);
      v_8553 <- eval (extract v_8544 59 60);
      v_8554 <- eval (bv_xor v_8552 v_8553);
      v_8555 <- eval (extract v_8546 60 61);
      v_8556 <- eval (bv_xor v_8554 v_8555);
      v_8557 <- eval (extract v_8546 1 65);
      v_8558 <- eval (eq v_8557 (expression.bv_nat 64 0));
      v_8559 <- eval (mux v_8558 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8560 <- eval (extract v_8546 64 65);
      v_8561 <- eval (eq v_8560 (expression.bv_nat 1 1));
      v_8562 <- eval (extract v_8546 63 64);
      v_8563 <- eval (eq v_8562 (expression.bv_nat 1 1));
      v_8564 <- eval (eq v_8561 v_8563);
      v_8565 <- eval (notBool_ v_8564);
      v_8566 <- eval (extract v_8546 62 63);
      v_8567 <- eval (eq v_8566 (expression.bv_nat 1 1));
      v_8568 <- eval (eq v_8565 v_8567);
      v_8569 <- eval (notBool_ v_8568);
      v_8570 <- eval (extract v_8546 61 62);
      v_8571 <- eval (eq v_8570 (expression.bv_nat 1 1));
      v_8572 <- eval (eq v_8569 v_8571);
      v_8573 <- eval (notBool_ v_8572);
      v_8574 <- eval (eq v_8555 (expression.bv_nat 1 1));
      v_8575 <- eval (eq v_8573 v_8574);
      v_8576 <- eval (notBool_ v_8575);
      v_8577 <- eval (extract v_8546 59 60);
      v_8578 <- eval (eq v_8577 (expression.bv_nat 1 1));
      v_8579 <- eval (eq v_8576 v_8578);
      v_8580 <- eval (notBool_ v_8579);
      v_8581 <- eval (extract v_8546 58 59);
      v_8582 <- eval (eq v_8581 (expression.bv_nat 1 1));
      v_8583 <- eval (eq v_8580 v_8582);
      v_8584 <- eval (notBool_ v_8583);
      v_8585 <- eval (extract v_8546 57 58);
      v_8586 <- eval (eq v_8585 (expression.bv_nat 1 1));
      v_8587 <- eval (eq v_8584 v_8586);
      v_8588 <- eval (notBool_ v_8587);
      v_8589 <- eval (notBool_ v_8588);
      v_8590 <- eval (mux v_8589 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8591 <- eval (extract v_8537 0 1);
      v_8592 <- eval (bitwidthMInt v_8591);
      v_8593 <- eval (mi v_8592 -1);
      v_8594 <- eval (bv_xor v_8591 v_8593);
      v_8595 <- eval (eq v_8594 (expression.bv_nat 1 1));
      v_8596 <- eval (extract v_8544 0 1);
      v_8597 <- eval (eq v_8596 (expression.bv_nat 1 1));
      v_8598 <- eval (eq v_8595 v_8597);
      v_8599 <- eval (eq v_8551 (expression.bv_nat 1 1));
      v_8600 <- eval (eq v_8595 v_8599);
      v_8601 <- eval (notBool_ v_8600);
      v_8602 <- eval (bit_and v_8598 v_8601);
      v_8603 <- eval (mux v_8602 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister rax v_8557;
      setRegister of v_8603;
      setRegister pf v_8590;
      setRegister zf v_8559;
      setRegister af v_8556;
      setRegister sf v_8551;
      setRegister cf v_8550;
      pure ()
    pat_end;
    pattern fun (v_2967 : Mem) (v_2968 : reg (bv 64)) => do
      v_14782 <- getRegister cf;
      v_14783 <- eval (eq v_14782 (expression.bv_nat 1 1));
      v_14784 <- evaluateAddress v_2967;
      v_14785 <- load v_14784 8;
      v_14786 <- eval (bitwidthMInt v_14785);
      v_14787 <- eval (mi v_14786 -1);
      v_14788 <- eval (bv_xor v_14785 v_14787);
      v_14789 <- eval (concat (expression.bv_nat 1 0) v_14788);
      v_14790 <- eval (add v_14789 (expression.bv_nat 65 1));
      v_14791 <- eval (mux v_14783 v_14789 v_14790);
      v_14792 <- getRegister v_2968;
      v_14793 <- eval (concat (expression.bv_nat 1 0) v_14792);
      v_14794 <- eval (add v_14791 v_14793);
      v_14795 <- eval (extract v_14794 0 1);
      v_14796 <- eval (eq v_14795 (expression.bv_nat 1 1));
      v_14797 <- eval (notBool_ v_14796);
      v_14798 <- eval (mux v_14797 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14799 <- eval (extract v_14794 1 2);
      v_14800 <- eval (extract v_14785 59 60);
      v_14801 <- eval (extract v_14792 59 60);
      v_14802 <- eval (bv_xor v_14800 v_14801);
      v_14803 <- eval (extract v_14794 60 61);
      v_14804 <- eval (bv_xor v_14802 v_14803);
      v_14805 <- eval (extract v_14794 1 65);
      v_14806 <- eval (eq v_14805 (expression.bv_nat 64 0));
      v_14807 <- eval (mux v_14806 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14808 <- eval (extract v_14794 64 65);
      v_14809 <- eval (eq v_14808 (expression.bv_nat 1 1));
      v_14810 <- eval (extract v_14794 63 64);
      v_14811 <- eval (eq v_14810 (expression.bv_nat 1 1));
      v_14812 <- eval (eq v_14809 v_14811);
      v_14813 <- eval (notBool_ v_14812);
      v_14814 <- eval (extract v_14794 62 63);
      v_14815 <- eval (eq v_14814 (expression.bv_nat 1 1));
      v_14816 <- eval (eq v_14813 v_14815);
      v_14817 <- eval (notBool_ v_14816);
      v_14818 <- eval (extract v_14794 61 62);
      v_14819 <- eval (eq v_14818 (expression.bv_nat 1 1));
      v_14820 <- eval (eq v_14817 v_14819);
      v_14821 <- eval (notBool_ v_14820);
      v_14822 <- eval (eq v_14803 (expression.bv_nat 1 1));
      v_14823 <- eval (eq v_14821 v_14822);
      v_14824 <- eval (notBool_ v_14823);
      v_14825 <- eval (extract v_14794 59 60);
      v_14826 <- eval (eq v_14825 (expression.bv_nat 1 1));
      v_14827 <- eval (eq v_14824 v_14826);
      v_14828 <- eval (notBool_ v_14827);
      v_14829 <- eval (extract v_14794 58 59);
      v_14830 <- eval (eq v_14829 (expression.bv_nat 1 1));
      v_14831 <- eval (eq v_14828 v_14830);
      v_14832 <- eval (notBool_ v_14831);
      v_14833 <- eval (extract v_14794 57 58);
      v_14834 <- eval (eq v_14833 (expression.bv_nat 1 1));
      v_14835 <- eval (eq v_14832 v_14834);
      v_14836 <- eval (notBool_ v_14835);
      v_14837 <- eval (notBool_ v_14836);
      v_14838 <- eval (mux v_14837 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14839 <- eval (extract v_14785 0 1);
      v_14840 <- eval (bitwidthMInt v_14839);
      v_14841 <- eval (mi v_14840 -1);
      v_14842 <- eval (bv_xor v_14839 v_14841);
      v_14843 <- eval (eq v_14842 (expression.bv_nat 1 1));
      v_14844 <- eval (extract v_14792 0 1);
      v_14845 <- eval (eq v_14844 (expression.bv_nat 1 1));
      v_14846 <- eval (eq v_14843 v_14845);
      v_14847 <- eval (eq v_14799 (expression.bv_nat 1 1));
      v_14848 <- eval (eq v_14843 v_14847);
      v_14849 <- eval (notBool_ v_14848);
      v_14850 <- eval (bit_and v_14846 v_14849);
      v_14851 <- eval (mux v_14850 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2968) v_14805;
      setRegister of v_14851;
      setRegister pf v_14838;
      setRegister zf v_14807;
      setRegister af v_14804;
      setRegister sf v_14799;
      setRegister cf v_14798;
      pure ()
    pat_end;
    pattern fun (v_2931 : imm int) (v_2928 : Mem) => do
      v_19500 <- evaluateAddress v_2928;
      v_19501 <- getRegister cf;
      v_19502 <- eval (eq v_19501 (expression.bv_nat 1 1));
      v_19503 <- eval (handleImmediateWithSignExtend v_2931 32 32);
      v_19504 <- eval (svalueMInt v_19503);
      v_19505 <- eval (mi 64 v_19504);
      v_19506 <- eval (bitwidthMInt v_19505);
      v_19507 <- eval (mi v_19506 -1);
      v_19508 <- eval (bv_xor v_19505 v_19507);
      v_19509 <- eval (concat (expression.bv_nat 1 0) v_19508);
      v_19510 <- eval (add v_19509 (expression.bv_nat 65 1));
      v_19511 <- eval (mux v_19502 v_19509 v_19510);
      v_19512 <- load v_19500 8;
      v_19513 <- eval (concat (expression.bv_nat 1 0) v_19512);
      v_19514 <- eval (add v_19511 v_19513);
      v_19515 <- eval (extract v_19514 1 65);
      store v_19500 v_19515 8;
      v_19517 <- eval (extract v_19514 0 1);
      v_19518 <- eval (eq v_19517 (expression.bv_nat 1 1));
      v_19519 <- eval (notBool_ v_19518);
      v_19520 <- eval (mux v_19519 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19521 <- eval (extract v_19514 1 2);
      v_19522 <- eval (eq v_19515 (expression.bv_nat 64 0));
      v_19523 <- eval (mux v_19522 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19524 <- eval (extract v_19503 27 28);
      v_19525 <- eval (extract v_19512 59 60);
      v_19526 <- eval (bv_xor v_19524 v_19525);
      v_19527 <- eval (extract v_19514 60 61);
      v_19528 <- eval (bv_xor v_19526 v_19527);
      v_19529 <- eval (extract v_19514 64 65);
      v_19530 <- eval (eq v_19529 (expression.bv_nat 1 1));
      v_19531 <- eval (extract v_19514 63 64);
      v_19532 <- eval (eq v_19531 (expression.bv_nat 1 1));
      v_19533 <- eval (eq v_19530 v_19532);
      v_19534 <- eval (notBool_ v_19533);
      v_19535 <- eval (extract v_19514 62 63);
      v_19536 <- eval (eq v_19535 (expression.bv_nat 1 1));
      v_19537 <- eval (eq v_19534 v_19536);
      v_19538 <- eval (notBool_ v_19537);
      v_19539 <- eval (extract v_19514 61 62);
      v_19540 <- eval (eq v_19539 (expression.bv_nat 1 1));
      v_19541 <- eval (eq v_19538 v_19540);
      v_19542 <- eval (notBool_ v_19541);
      v_19543 <- eval (eq v_19527 (expression.bv_nat 1 1));
      v_19544 <- eval (eq v_19542 v_19543);
      v_19545 <- eval (notBool_ v_19544);
      v_19546 <- eval (extract v_19514 59 60);
      v_19547 <- eval (eq v_19546 (expression.bv_nat 1 1));
      v_19548 <- eval (eq v_19545 v_19547);
      v_19549 <- eval (notBool_ v_19548);
      v_19550 <- eval (extract v_19514 58 59);
      v_19551 <- eval (eq v_19550 (expression.bv_nat 1 1));
      v_19552 <- eval (eq v_19549 v_19551);
      v_19553 <- eval (notBool_ v_19552);
      v_19554 <- eval (extract v_19514 57 58);
      v_19555 <- eval (eq v_19554 (expression.bv_nat 1 1));
      v_19556 <- eval (eq v_19553 v_19555);
      v_19557 <- eval (notBool_ v_19556);
      v_19558 <- eval (notBool_ v_19557);
      v_19559 <- eval (mux v_19558 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19560 <- eval (extract v_19505 0 1);
      v_19561 <- eval (bitwidthMInt v_19560);
      v_19562 <- eval (mi v_19561 -1);
      v_19563 <- eval (bv_xor v_19560 v_19562);
      v_19564 <- eval (eq v_19563 (expression.bv_nat 1 1));
      v_19565 <- eval (extract v_19512 0 1);
      v_19566 <- eval (eq v_19565 (expression.bv_nat 1 1));
      v_19567 <- eval (eq v_19564 v_19566);
      v_19568 <- eval (eq v_19521 (expression.bv_nat 1 1));
      v_19569 <- eval (eq v_19564 v_19568);
      v_19570 <- eval (notBool_ v_19569);
      v_19571 <- eval (bit_and v_19567 v_19570);
      v_19572 <- eval (mux v_19571 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19572;
      setRegister pf v_19559;
      setRegister af v_19528;
      setRegister zf v_19523;
      setRegister sf v_19521;
      setRegister cf v_19520;
      pure ()
    pat_end;
    pattern fun (v_2945 : reg (bv 64)) (v_2944 : Mem) => do
      v_19604 <- evaluateAddress v_2944;
      v_19605 <- getRegister cf;
      v_19606 <- eval (eq v_19605 (expression.bv_nat 1 1));
      v_19607 <- getRegister v_2945;
      v_19608 <- eval (bitwidthMInt v_19607);
      v_19609 <- eval (mi v_19608 -1);
      v_19610 <- eval (bv_xor v_19607 v_19609);
      v_19611 <- eval (concat (expression.bv_nat 1 0) v_19610);
      v_19612 <- eval (add v_19611 (expression.bv_nat 65 1));
      v_19613 <- eval (mux v_19606 v_19611 v_19612);
      v_19614 <- load v_19604 8;
      v_19615 <- eval (concat (expression.bv_nat 1 0) v_19614);
      v_19616 <- eval (add v_19613 v_19615);
      v_19617 <- eval (extract v_19616 1 65);
      store v_19604 v_19617 8;
      v_19619 <- eval (extract v_19616 0 1);
      v_19620 <- eval (eq v_19619 (expression.bv_nat 1 1));
      v_19621 <- eval (notBool_ v_19620);
      v_19622 <- eval (mux v_19621 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19623 <- eval (extract v_19616 1 2);
      v_19624 <- eval (eq v_19617 (expression.bv_nat 64 0));
      v_19625 <- eval (mux v_19624 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19626 <- eval (extract v_19607 59 60);
      v_19627 <- eval (extract v_19614 59 60);
      v_19628 <- eval (bv_xor v_19626 v_19627);
      v_19629 <- eval (extract v_19616 60 61);
      v_19630 <- eval (bv_xor v_19628 v_19629);
      v_19631 <- eval (extract v_19616 64 65);
      v_19632 <- eval (eq v_19631 (expression.bv_nat 1 1));
      v_19633 <- eval (extract v_19616 63 64);
      v_19634 <- eval (eq v_19633 (expression.bv_nat 1 1));
      v_19635 <- eval (eq v_19632 v_19634);
      v_19636 <- eval (notBool_ v_19635);
      v_19637 <- eval (extract v_19616 62 63);
      v_19638 <- eval (eq v_19637 (expression.bv_nat 1 1));
      v_19639 <- eval (eq v_19636 v_19638);
      v_19640 <- eval (notBool_ v_19639);
      v_19641 <- eval (extract v_19616 61 62);
      v_19642 <- eval (eq v_19641 (expression.bv_nat 1 1));
      v_19643 <- eval (eq v_19640 v_19642);
      v_19644 <- eval (notBool_ v_19643);
      v_19645 <- eval (eq v_19629 (expression.bv_nat 1 1));
      v_19646 <- eval (eq v_19644 v_19645);
      v_19647 <- eval (notBool_ v_19646);
      v_19648 <- eval (extract v_19616 59 60);
      v_19649 <- eval (eq v_19648 (expression.bv_nat 1 1));
      v_19650 <- eval (eq v_19647 v_19649);
      v_19651 <- eval (notBool_ v_19650);
      v_19652 <- eval (extract v_19616 58 59);
      v_19653 <- eval (eq v_19652 (expression.bv_nat 1 1));
      v_19654 <- eval (eq v_19651 v_19653);
      v_19655 <- eval (notBool_ v_19654);
      v_19656 <- eval (extract v_19616 57 58);
      v_19657 <- eval (eq v_19656 (expression.bv_nat 1 1));
      v_19658 <- eval (eq v_19655 v_19657);
      v_19659 <- eval (notBool_ v_19658);
      v_19660 <- eval (notBool_ v_19659);
      v_19661 <- eval (mux v_19660 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19662 <- eval (extract v_19607 0 1);
      v_19663 <- eval (bitwidthMInt v_19662);
      v_19664 <- eval (mi v_19663 -1);
      v_19665 <- eval (bv_xor v_19662 v_19664);
      v_19666 <- eval (eq v_19665 (expression.bv_nat 1 1));
      v_19667 <- eval (extract v_19614 0 1);
      v_19668 <- eval (eq v_19667 (expression.bv_nat 1 1));
      v_19669 <- eval (eq v_19666 v_19668);
      v_19670 <- eval (eq v_19623 (expression.bv_nat 1 1));
      v_19671 <- eval (eq v_19666 v_19670);
      v_19672 <- eval (notBool_ v_19671);
      v_19673 <- eval (bit_and v_19669 v_19672);
      v_19674 <- eval (mux v_19673 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19674;
      setRegister pf v_19661;
      setRegister af v_19630;
      setRegister zf v_19625;
      setRegister sf v_19623;
      setRegister cf v_19622;
      pure ()
    pat_end
def sbbw1 : instruction :=
  definst "sbbw" $ do
    pattern fun (v_3000 : imm int) ax => do
      v_8665 <- getRegister cf;
      v_8666 <- eval (eq v_8665 (expression.bv_nat 1 1));
      v_8667 <- eval (handleImmediateWithSignExtend v_3000 16 16);
      v_8668 <- eval (bitwidthMInt v_8667);
      v_8669 <- eval (mi v_8668 -1);
      v_8670 <- eval (bv_xor v_8667 v_8669);
      v_8671 <- eval (concat (expression.bv_nat 1 0) v_8670);
      v_8672 <- eval (add v_8671 (expression.bv_nat 17 1));
      v_8673 <- eval (mux v_8666 v_8671 v_8672);
      v_8674 <- getRegister rax;
      v_8675 <- eval (extract v_8674 48 64);
      v_8676 <- eval (concat (expression.bv_nat 1 0) v_8675);
      v_8677 <- eval (add v_8673 v_8676);
      v_8678 <- eval (extract v_8677 0 1);
      v_8679 <- eval (eq v_8678 (expression.bv_nat 1 1));
      v_8680 <- eval (notBool_ v_8679);
      v_8681 <- eval (mux v_8680 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8682 <- eval (extract v_8677 1 2);
      v_8683 <- eval (extract v_8667 11 12);
      v_8684 <- eval (extract v_8674 59 60);
      v_8685 <- eval (bv_xor v_8683 v_8684);
      v_8686 <- eval (extract v_8677 12 13);
      v_8687 <- eval (bv_xor v_8685 v_8686);
      v_8688 <- eval (extract v_8677 1 17);
      v_8689 <- eval (eq v_8688 (expression.bv_nat 16 0));
      v_8690 <- eval (mux v_8689 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8691 <- eval (extract v_8677 16 17);
      v_8692 <- eval (eq v_8691 (expression.bv_nat 1 1));
      v_8693 <- eval (extract v_8677 15 16);
      v_8694 <- eval (eq v_8693 (expression.bv_nat 1 1));
      v_8695 <- eval (eq v_8692 v_8694);
      v_8696 <- eval (notBool_ v_8695);
      v_8697 <- eval (extract v_8677 14 15);
      v_8698 <- eval (eq v_8697 (expression.bv_nat 1 1));
      v_8699 <- eval (eq v_8696 v_8698);
      v_8700 <- eval (notBool_ v_8699);
      v_8701 <- eval (extract v_8677 13 14);
      v_8702 <- eval (eq v_8701 (expression.bv_nat 1 1));
      v_8703 <- eval (eq v_8700 v_8702);
      v_8704 <- eval (notBool_ v_8703);
      v_8705 <- eval (eq v_8686 (expression.bv_nat 1 1));
      v_8706 <- eval (eq v_8704 v_8705);
      v_8707 <- eval (notBool_ v_8706);
      v_8708 <- eval (extract v_8677 11 12);
      v_8709 <- eval (eq v_8708 (expression.bv_nat 1 1));
      v_8710 <- eval (eq v_8707 v_8709);
      v_8711 <- eval (notBool_ v_8710);
      v_8712 <- eval (extract v_8677 10 11);
      v_8713 <- eval (eq v_8712 (expression.bv_nat 1 1));
      v_8714 <- eval (eq v_8711 v_8713);
      v_8715 <- eval (notBool_ v_8714);
      v_8716 <- eval (extract v_8677 9 10);
      v_8717 <- eval (eq v_8716 (expression.bv_nat 1 1));
      v_8718 <- eval (eq v_8715 v_8717);
      v_8719 <- eval (notBool_ v_8718);
      v_8720 <- eval (notBool_ v_8719);
      v_8721 <- eval (mux v_8720 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8722 <- eval (extract v_8667 0 1);
      v_8723 <- eval (bitwidthMInt v_8722);
      v_8724 <- eval (mi v_8723 -1);
      v_8725 <- eval (bv_xor v_8722 v_8724);
      v_8726 <- eval (eq v_8725 (expression.bv_nat 1 1));
      v_8727 <- eval (extract v_8674 48 49);
      v_8728 <- eval (eq v_8727 (expression.bv_nat 1 1));
      v_8729 <- eval (eq v_8726 v_8728);
      v_8730 <- eval (eq v_8682 (expression.bv_nat 1 1));
      v_8731 <- eval (eq v_8726 v_8730);
      v_8732 <- eval (notBool_ v_8731);
      v_8733 <- eval (bit_and v_8729 v_8732);
      v_8734 <- eval (mux v_8733 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8735 <- eval (extract v_8674 0 48);
      v_8736 <- eval (concat v_8735 v_8688);
      setRegister rax v_8736;
      setRegister of v_8734;
      setRegister pf v_8721;
      setRegister zf v_8690;
      setRegister af v_8687;
      setRegister sf v_8682;
      setRegister cf v_8681;
      pure ()
    pat_end;
    pattern fun (v_3035 : imm int) (v_3034 : reg (bv 16)) => do
      v_8823 <- getRegister cf;
      v_8824 <- eval (eq v_8823 (expression.bv_nat 1 1));
      v_8825 <- eval (handleImmediateWithSignExtend v_3035 16 16);
      v_8826 <- eval (bitwidthMInt v_8825);
      v_8827 <- eval (mi v_8826 -1);
      v_8828 <- eval (bv_xor v_8825 v_8827);
      v_8829 <- eval (concat (expression.bv_nat 1 0) v_8828);
      v_8830 <- eval (add v_8829 (expression.bv_nat 17 1));
      v_8831 <- eval (mux v_8824 v_8829 v_8830);
      v_8832 <- getRegister v_3034;
      v_8833 <- eval (concat (expression.bv_nat 1 0) v_8832);
      v_8834 <- eval (add v_8831 v_8833);
      v_8835 <- eval (extract v_8834 0 1);
      v_8836 <- eval (eq v_8835 (expression.bv_nat 1 1));
      v_8837 <- eval (notBool_ v_8836);
      v_8838 <- eval (mux v_8837 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8839 <- eval (extract v_8834 1 2);
      v_8840 <- eval (extract v_8825 11 12);
      v_8841 <- eval (extract v_8832 11 12);
      v_8842 <- eval (bv_xor v_8840 v_8841);
      v_8843 <- eval (extract v_8834 12 13);
      v_8844 <- eval (bv_xor v_8842 v_8843);
      v_8845 <- eval (extract v_8834 1 17);
      v_8846 <- eval (eq v_8845 (expression.bv_nat 16 0));
      v_8847 <- eval (mux v_8846 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8848 <- eval (extract v_8834 16 17);
      v_8849 <- eval (eq v_8848 (expression.bv_nat 1 1));
      v_8850 <- eval (extract v_8834 15 16);
      v_8851 <- eval (eq v_8850 (expression.bv_nat 1 1));
      v_8852 <- eval (eq v_8849 v_8851);
      v_8853 <- eval (notBool_ v_8852);
      v_8854 <- eval (extract v_8834 14 15);
      v_8855 <- eval (eq v_8854 (expression.bv_nat 1 1));
      v_8856 <- eval (eq v_8853 v_8855);
      v_8857 <- eval (notBool_ v_8856);
      v_8858 <- eval (extract v_8834 13 14);
      v_8859 <- eval (eq v_8858 (expression.bv_nat 1 1));
      v_8860 <- eval (eq v_8857 v_8859);
      v_8861 <- eval (notBool_ v_8860);
      v_8862 <- eval (eq v_8843 (expression.bv_nat 1 1));
      v_8863 <- eval (eq v_8861 v_8862);
      v_8864 <- eval (notBool_ v_8863);
      v_8865 <- eval (extract v_8834 11 12);
      v_8866 <- eval (eq v_8865 (expression.bv_nat 1 1));
      v_8867 <- eval (eq v_8864 v_8866);
      v_8868 <- eval (notBool_ v_8867);
      v_8869 <- eval (extract v_8834 10 11);
      v_8870 <- eval (eq v_8869 (expression.bv_nat 1 1));
      v_8871 <- eval (eq v_8868 v_8870);
      v_8872 <- eval (notBool_ v_8871);
      v_8873 <- eval (extract v_8834 9 10);
      v_8874 <- eval (eq v_8873 (expression.bv_nat 1 1));
      v_8875 <- eval (eq v_8872 v_8874);
      v_8876 <- eval (notBool_ v_8875);
      v_8877 <- eval (notBool_ v_8876);
      v_8878 <- eval (mux v_8877 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8879 <- eval (extract v_8825 0 1);
      v_8880 <- eval (bitwidthMInt v_8879);
      v_8881 <- eval (mi v_8880 -1);
      v_8882 <- eval (bv_xor v_8879 v_8881);
      v_8883 <- eval (eq v_8882 (expression.bv_nat 1 1));
      v_8884 <- eval (extract v_8832 0 1);
      v_8885 <- eval (eq v_8884 (expression.bv_nat 1 1));
      v_8886 <- eval (eq v_8883 v_8885);
      v_8887 <- eval (eq v_8839 (expression.bv_nat 1 1));
      v_8888 <- eval (eq v_8883 v_8887);
      v_8889 <- eval (notBool_ v_8888);
      v_8890 <- eval (bit_and v_8886 v_8889);
      v_8891 <- eval (mux v_8890 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3034) v_8845;
      setRegister of v_8891;
      setRegister pf v_8878;
      setRegister zf v_8847;
      setRegister af v_8844;
      setRegister sf v_8839;
      setRegister cf v_8838;
      pure ()
    pat_end;
    pattern fun (v_3063 : reg (bv 16)) (v_3064 : reg (bv 16)) => do
      v_9000 <- getRegister cf;
      v_9001 <- eval (eq v_9000 (expression.bv_nat 1 1));
      v_9002 <- getRegister v_3063;
      v_9003 <- eval (bitwidthMInt v_9002);
      v_9004 <- eval (mi v_9003 -1);
      v_9005 <- eval (bv_xor v_9002 v_9004);
      v_9006 <- eval (concat (expression.bv_nat 1 0) v_9005);
      v_9007 <- eval (add v_9006 (expression.bv_nat 17 1));
      v_9008 <- eval (mux v_9001 v_9006 v_9007);
      v_9009 <- getRegister v_3064;
      v_9010 <- eval (concat (expression.bv_nat 1 0) v_9009);
      v_9011 <- eval (add v_9008 v_9010);
      v_9012 <- eval (extract v_9011 0 1);
      v_9013 <- eval (eq v_9012 (expression.bv_nat 1 1));
      v_9014 <- eval (notBool_ v_9013);
      v_9015 <- eval (mux v_9014 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9016 <- eval (extract v_9011 1 2);
      v_9017 <- eval (extract v_9002 11 12);
      v_9018 <- eval (extract v_9009 11 12);
      v_9019 <- eval (bv_xor v_9017 v_9018);
      v_9020 <- eval (extract v_9011 12 13);
      v_9021 <- eval (bv_xor v_9019 v_9020);
      v_9022 <- eval (extract v_9011 1 17);
      v_9023 <- eval (eq v_9022 (expression.bv_nat 16 0));
      v_9024 <- eval (mux v_9023 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9025 <- eval (extract v_9011 16 17);
      v_9026 <- eval (eq v_9025 (expression.bv_nat 1 1));
      v_9027 <- eval (extract v_9011 15 16);
      v_9028 <- eval (eq v_9027 (expression.bv_nat 1 1));
      v_9029 <- eval (eq v_9026 v_9028);
      v_9030 <- eval (notBool_ v_9029);
      v_9031 <- eval (extract v_9011 14 15);
      v_9032 <- eval (eq v_9031 (expression.bv_nat 1 1));
      v_9033 <- eval (eq v_9030 v_9032);
      v_9034 <- eval (notBool_ v_9033);
      v_9035 <- eval (extract v_9011 13 14);
      v_9036 <- eval (eq v_9035 (expression.bv_nat 1 1));
      v_9037 <- eval (eq v_9034 v_9036);
      v_9038 <- eval (notBool_ v_9037);
      v_9039 <- eval (eq v_9020 (expression.bv_nat 1 1));
      v_9040 <- eval (eq v_9038 v_9039);
      v_9041 <- eval (notBool_ v_9040);
      v_9042 <- eval (extract v_9011 11 12);
      v_9043 <- eval (eq v_9042 (expression.bv_nat 1 1));
      v_9044 <- eval (eq v_9041 v_9043);
      v_9045 <- eval (notBool_ v_9044);
      v_9046 <- eval (extract v_9011 10 11);
      v_9047 <- eval (eq v_9046 (expression.bv_nat 1 1));
      v_9048 <- eval (eq v_9045 v_9047);
      v_9049 <- eval (notBool_ v_9048);
      v_9050 <- eval (extract v_9011 9 10);
      v_9051 <- eval (eq v_9050 (expression.bv_nat 1 1));
      v_9052 <- eval (eq v_9049 v_9051);
      v_9053 <- eval (notBool_ v_9052);
      v_9054 <- eval (notBool_ v_9053);
      v_9055 <- eval (mux v_9054 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9056 <- eval (extract v_9002 0 1);
      v_9057 <- eval (bitwidthMInt v_9056);
      v_9058 <- eval (mi v_9057 -1);
      v_9059 <- eval (bv_xor v_9056 v_9058);
      v_9060 <- eval (eq v_9059 (expression.bv_nat 1 1));
      v_9061 <- eval (extract v_9009 0 1);
      v_9062 <- eval (eq v_9061 (expression.bv_nat 1 1));
      v_9063 <- eval (eq v_9060 v_9062);
      v_9064 <- eval (eq v_9016 (expression.bv_nat 1 1));
      v_9065 <- eval (eq v_9060 v_9064);
      v_9066 <- eval (notBool_ v_9065);
      v_9067 <- eval (bit_and v_9063 v_9066);
      v_9068 <- eval (mux v_9067 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3064) v_9022;
      setRegister of v_9068;
      setRegister pf v_9055;
      setRegister zf v_9024;
      setRegister af v_9021;
      setRegister sf v_9016;
      setRegister cf v_9015;
      pure ()
    pat_end;
    pattern fun (v_3049 : Mem) (v_3052 : reg (bv 16)) => do
      v_14879 <- getRegister cf;
      v_14880 <- eval (eq v_14879 (expression.bv_nat 1 1));
      v_14881 <- evaluateAddress v_3049;
      v_14882 <- load v_14881 2;
      v_14883 <- eval (bitwidthMInt v_14882);
      v_14884 <- eval (mi v_14883 -1);
      v_14885 <- eval (bv_xor v_14882 v_14884);
      v_14886 <- eval (concat (expression.bv_nat 1 0) v_14885);
      v_14887 <- eval (add v_14886 (expression.bv_nat 17 1));
      v_14888 <- eval (mux v_14880 v_14886 v_14887);
      v_14889 <- getRegister v_3052;
      v_14890 <- eval (concat (expression.bv_nat 1 0) v_14889);
      v_14891 <- eval (add v_14888 v_14890);
      v_14892 <- eval (extract v_14891 0 1);
      v_14893 <- eval (eq v_14892 (expression.bv_nat 1 1));
      v_14894 <- eval (notBool_ v_14893);
      v_14895 <- eval (mux v_14894 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14896 <- eval (extract v_14891 1 2);
      v_14897 <- eval (extract v_14882 11 12);
      v_14898 <- eval (extract v_14889 11 12);
      v_14899 <- eval (bv_xor v_14897 v_14898);
      v_14900 <- eval (extract v_14891 12 13);
      v_14901 <- eval (bv_xor v_14899 v_14900);
      v_14902 <- eval (extract v_14891 1 17);
      v_14903 <- eval (eq v_14902 (expression.bv_nat 16 0));
      v_14904 <- eval (mux v_14903 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14905 <- eval (extract v_14891 16 17);
      v_14906 <- eval (eq v_14905 (expression.bv_nat 1 1));
      v_14907 <- eval (extract v_14891 15 16);
      v_14908 <- eval (eq v_14907 (expression.bv_nat 1 1));
      v_14909 <- eval (eq v_14906 v_14908);
      v_14910 <- eval (notBool_ v_14909);
      v_14911 <- eval (extract v_14891 14 15);
      v_14912 <- eval (eq v_14911 (expression.bv_nat 1 1));
      v_14913 <- eval (eq v_14910 v_14912);
      v_14914 <- eval (notBool_ v_14913);
      v_14915 <- eval (extract v_14891 13 14);
      v_14916 <- eval (eq v_14915 (expression.bv_nat 1 1));
      v_14917 <- eval (eq v_14914 v_14916);
      v_14918 <- eval (notBool_ v_14917);
      v_14919 <- eval (eq v_14900 (expression.bv_nat 1 1));
      v_14920 <- eval (eq v_14918 v_14919);
      v_14921 <- eval (notBool_ v_14920);
      v_14922 <- eval (extract v_14891 11 12);
      v_14923 <- eval (eq v_14922 (expression.bv_nat 1 1));
      v_14924 <- eval (eq v_14921 v_14923);
      v_14925 <- eval (notBool_ v_14924);
      v_14926 <- eval (extract v_14891 10 11);
      v_14927 <- eval (eq v_14926 (expression.bv_nat 1 1));
      v_14928 <- eval (eq v_14925 v_14927);
      v_14929 <- eval (notBool_ v_14928);
      v_14930 <- eval (extract v_14891 9 10);
      v_14931 <- eval (eq v_14930 (expression.bv_nat 1 1));
      v_14932 <- eval (eq v_14929 v_14931);
      v_14933 <- eval (notBool_ v_14932);
      v_14934 <- eval (notBool_ v_14933);
      v_14935 <- eval (mux v_14934 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14936 <- eval (extract v_14882 0 1);
      v_14937 <- eval (bitwidthMInt v_14936);
      v_14938 <- eval (mi v_14937 -1);
      v_14939 <- eval (bv_xor v_14936 v_14938);
      v_14940 <- eval (eq v_14939 (expression.bv_nat 1 1));
      v_14941 <- eval (extract v_14889 0 1);
      v_14942 <- eval (eq v_14941 (expression.bv_nat 1 1));
      v_14943 <- eval (eq v_14940 v_14942);
      v_14944 <- eval (eq v_14896 (expression.bv_nat 1 1));
      v_14945 <- eval (eq v_14940 v_14944);
      v_14946 <- eval (notBool_ v_14945);
      v_14947 <- eval (bit_and v_14943 v_14946);
      v_14948 <- eval (mux v_14947 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3052) v_14902;
      setRegister of v_14948;
      setRegister pf v_14935;
      setRegister zf v_14904;
      setRegister af v_14901;
      setRegister sf v_14896;
      setRegister cf v_14895;
      pure ()
    pat_end;
    pattern fun (v_3009 : imm int) (v_3006 : Mem) => do
      v_19834 <- evaluateAddress v_3006;
      v_19835 <- getRegister cf;
      v_19836 <- eval (eq v_19835 (expression.bv_nat 1 1));
      v_19837 <- eval (handleImmediateWithSignExtend v_3009 16 16);
      v_19838 <- eval (bitwidthMInt v_19837);
      v_19839 <- eval (mi v_19838 -1);
      v_19840 <- eval (bv_xor v_19837 v_19839);
      v_19841 <- eval (concat (expression.bv_nat 1 0) v_19840);
      v_19842 <- eval (add v_19841 (expression.bv_nat 17 1));
      v_19843 <- eval (mux v_19836 v_19841 v_19842);
      v_19844 <- load v_19834 2;
      v_19845 <- eval (concat (expression.bv_nat 1 0) v_19844);
      v_19846 <- eval (add v_19843 v_19845);
      v_19847 <- eval (extract v_19846 1 17);
      store v_19834 v_19847 2;
      v_19849 <- eval (extract v_19846 0 1);
      v_19850 <- eval (eq v_19849 (expression.bv_nat 1 1));
      v_19851 <- eval (notBool_ v_19850);
      v_19852 <- eval (mux v_19851 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19853 <- eval (extract v_19846 1 2);
      v_19854 <- eval (eq v_19847 (expression.bv_nat 16 0));
      v_19855 <- eval (mux v_19854 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19856 <- eval (extract v_19837 11 12);
      v_19857 <- eval (extract v_19844 11 12);
      v_19858 <- eval (bv_xor v_19856 v_19857);
      v_19859 <- eval (extract v_19846 12 13);
      v_19860 <- eval (bv_xor v_19858 v_19859);
      v_19861 <- eval (extract v_19846 16 17);
      v_19862 <- eval (eq v_19861 (expression.bv_nat 1 1));
      v_19863 <- eval (extract v_19846 15 16);
      v_19864 <- eval (eq v_19863 (expression.bv_nat 1 1));
      v_19865 <- eval (eq v_19862 v_19864);
      v_19866 <- eval (notBool_ v_19865);
      v_19867 <- eval (extract v_19846 14 15);
      v_19868 <- eval (eq v_19867 (expression.bv_nat 1 1));
      v_19869 <- eval (eq v_19866 v_19868);
      v_19870 <- eval (notBool_ v_19869);
      v_19871 <- eval (extract v_19846 13 14);
      v_19872 <- eval (eq v_19871 (expression.bv_nat 1 1));
      v_19873 <- eval (eq v_19870 v_19872);
      v_19874 <- eval (notBool_ v_19873);
      v_19875 <- eval (eq v_19859 (expression.bv_nat 1 1));
      v_19876 <- eval (eq v_19874 v_19875);
      v_19877 <- eval (notBool_ v_19876);
      v_19878 <- eval (extract v_19846 11 12);
      v_19879 <- eval (eq v_19878 (expression.bv_nat 1 1));
      v_19880 <- eval (eq v_19877 v_19879);
      v_19881 <- eval (notBool_ v_19880);
      v_19882 <- eval (extract v_19846 10 11);
      v_19883 <- eval (eq v_19882 (expression.bv_nat 1 1));
      v_19884 <- eval (eq v_19881 v_19883);
      v_19885 <- eval (notBool_ v_19884);
      v_19886 <- eval (extract v_19846 9 10);
      v_19887 <- eval (eq v_19886 (expression.bv_nat 1 1));
      v_19888 <- eval (eq v_19885 v_19887);
      v_19889 <- eval (notBool_ v_19888);
      v_19890 <- eval (notBool_ v_19889);
      v_19891 <- eval (mux v_19890 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_19892 <- eval (extract v_19837 0 1);
      v_19893 <- eval (bitwidthMInt v_19892);
      v_19894 <- eval (mi v_19893 -1);
      v_19895 <- eval (bv_xor v_19892 v_19894);
      v_19896 <- eval (eq v_19895 (expression.bv_nat 1 1));
      v_19897 <- eval (extract v_19844 0 1);
      v_19898 <- eval (eq v_19897 (expression.bv_nat 1 1));
      v_19899 <- eval (eq v_19896 v_19898);
      v_19900 <- eval (eq v_19853 (expression.bv_nat 1 1));
      v_19901 <- eval (eq v_19896 v_19900);
      v_19902 <- eval (notBool_ v_19901);
      v_19903 <- eval (bit_and v_19899 v_19902);
      v_19904 <- eval (mux v_19903 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_19904;
      setRegister pf v_19891;
      setRegister af v_19860;
      setRegister zf v_19855;
      setRegister sf v_19853;
      setRegister cf v_19852;
      pure ()
    pat_end;
    pattern fun (v_3024 : reg (bv 16)) (v_3021 : Mem) => do
      v_20025 <- evaluateAddress v_3021;
      v_20026 <- getRegister cf;
      v_20027 <- eval (eq v_20026 (expression.bv_nat 1 1));
      v_20028 <- getRegister v_3024;
      v_20029 <- eval (bitwidthMInt v_20028);
      v_20030 <- eval (mi v_20029 -1);
      v_20031 <- eval (bv_xor v_20028 v_20030);
      v_20032 <- eval (concat (expression.bv_nat 1 0) v_20031);
      v_20033 <- eval (add v_20032 (expression.bv_nat 17 1));
      v_20034 <- eval (mux v_20027 v_20032 v_20033);
      v_20035 <- load v_20025 2;
      v_20036 <- eval (concat (expression.bv_nat 1 0) v_20035);
      v_20037 <- eval (add v_20034 v_20036);
      v_20038 <- eval (extract v_20037 1 17);
      store v_20025 v_20038 2;
      v_20040 <- eval (extract v_20037 0 1);
      v_20041 <- eval (eq v_20040 (expression.bv_nat 1 1));
      v_20042 <- eval (notBool_ v_20041);
      v_20043 <- eval (mux v_20042 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20044 <- eval (extract v_20037 1 2);
      v_20045 <- eval (eq v_20038 (expression.bv_nat 16 0));
      v_20046 <- eval (mux v_20045 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20047 <- eval (extract v_20028 11 12);
      v_20048 <- eval (extract v_20035 11 12);
      v_20049 <- eval (bv_xor v_20047 v_20048);
      v_20050 <- eval (extract v_20037 12 13);
      v_20051 <- eval (bv_xor v_20049 v_20050);
      v_20052 <- eval (extract v_20037 16 17);
      v_20053 <- eval (eq v_20052 (expression.bv_nat 1 1));
      v_20054 <- eval (extract v_20037 15 16);
      v_20055 <- eval (eq v_20054 (expression.bv_nat 1 1));
      v_20056 <- eval (eq v_20053 v_20055);
      v_20057 <- eval (notBool_ v_20056);
      v_20058 <- eval (extract v_20037 14 15);
      v_20059 <- eval (eq v_20058 (expression.bv_nat 1 1));
      v_20060 <- eval (eq v_20057 v_20059);
      v_20061 <- eval (notBool_ v_20060);
      v_20062 <- eval (extract v_20037 13 14);
      v_20063 <- eval (eq v_20062 (expression.bv_nat 1 1));
      v_20064 <- eval (eq v_20061 v_20063);
      v_20065 <- eval (notBool_ v_20064);
      v_20066 <- eval (eq v_20050 (expression.bv_nat 1 1));
      v_20067 <- eval (eq v_20065 v_20066);
      v_20068 <- eval (notBool_ v_20067);
      v_20069 <- eval (extract v_20037 11 12);
      v_20070 <- eval (eq v_20069 (expression.bv_nat 1 1));
      v_20071 <- eval (eq v_20068 v_20070);
      v_20072 <- eval (notBool_ v_20071);
      v_20073 <- eval (extract v_20037 10 11);
      v_20074 <- eval (eq v_20073 (expression.bv_nat 1 1));
      v_20075 <- eval (eq v_20072 v_20074);
      v_20076 <- eval (notBool_ v_20075);
      v_20077 <- eval (extract v_20037 9 10);
      v_20078 <- eval (eq v_20077 (expression.bv_nat 1 1));
      v_20079 <- eval (eq v_20076 v_20078);
      v_20080 <- eval (notBool_ v_20079);
      v_20081 <- eval (notBool_ v_20080);
      v_20082 <- eval (mux v_20081 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_20083 <- eval (extract v_20028 0 1);
      v_20084 <- eval (bitwidthMInt v_20083);
      v_20085 <- eval (mi v_20084 -1);
      v_20086 <- eval (bv_xor v_20083 v_20085);
      v_20087 <- eval (eq v_20086 (expression.bv_nat 1 1));
      v_20088 <- eval (extract v_20035 0 1);
      v_20089 <- eval (eq v_20088 (expression.bv_nat 1 1));
      v_20090 <- eval (eq v_20087 v_20089);
      v_20091 <- eval (eq v_20044 (expression.bv_nat 1 1));
      v_20092 <- eval (eq v_20087 v_20091);
      v_20093 <- eval (notBool_ v_20092);
      v_20094 <- eval (bit_and v_20090 v_20093);
      v_20095 <- eval (mux v_20094 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_20095;
      setRegister pf v_20082;
      setRegister af v_20051;
      setRegister zf v_20046;
      setRegister sf v_20044;
      setRegister cf v_20043;
      pure ()
    pat_end
