#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fddcce30d00 .scope module, "sodor" "sodor" 2 1;
 .timescale 0 0;
L_0x10cb90008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fddcce56e10_0 .net/2u *"_s0", 31 0, L_0x10cb90008;  1 drivers
v0x7fddcce56ec0_0 .net "alufun", 2 0, v0x7fddcce52d60_0;  1 drivers
v0x7fddcce56fa0_0 .var "clock", 0 0;
v0x7fddcce57070_0 .net "decoded", 255 0, v0x7fddcce541d0_0;  1 drivers
o0x10cb5e3c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fddcce57100_0 .net "mem_rww", 0 0, o0x10cb5e3c8;  0 drivers
o0x10cb5e3f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fddcce571d0_0 .net "mem_val", 0 0, o0x10cb5e3f8;  0 drivers
v0x7fddcce57260_0 .net "memout", 31 0, L_0x7fddcce58260;  1 drivers
v0x7fddcce572f0_0 .net "op1sel", 0 0, v0x7fddcce52df0_0;  1 drivers
v0x7fddcce573a0_0 .net "op2sel", 1 0, v0x7fddcce52e80_0;  1 drivers
L_0x10cb90128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fddcce574b0_0 .net "pc_sel", 0 0, L_0x10cb90128;  1 drivers
v0x7fddcce57560_0 .net "progcount", 31 0, v0x7fddcce55950_0;  1 drivers
v0x7fddcce57670_0 .net "regres", 31 0, v0x7fddcce55370_0;  1 drivers
v0x7fddcce57700_0 .net "res", 31 0, v0x7fddcce305d0_0;  1 drivers
o0x10cb5e4b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fddcce57790_0 .net "rf_wen", 0 0, o0x10cb5e4b8;  0 drivers
v0x7fddcce57820_0 .net "rs1", 4 0, L_0x7fddcce58710;  1 drivers
v0x7fddcce578f0_0 .net "rs2", 4 0, L_0x7fddcce58b00;  1 drivers
v0x7fddcce57980_0 .net "type", 31 0, v0x7fddcce55420_0;  1 drivers
v0x7fddcce57b50_0 .net "wb_sel", 1 0, v0x7fddcce537e0_0;  1 drivers
v0x7fddcce57be0_0 .net "word", 31 0, v0x7fddcce527a0_0;  1 drivers
L_0x7fddcce57ca0 .arith/sum 32, v0x7fddcce55950_0, L_0x10cb90008;
S_0x7fddcce43030 .scope module, "add" "add4" 2 25, 3 1 0, S_0x7fddcce30d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "cur"
    .port_info 1 /OUTPUT 32 "counted"
v0x7fddcce305d0_0 .var "counted", 31 0;
v0x7fddcce52200_0 .net "cur", 31 0, v0x7fddcce55950_0;  alias, 1 drivers
E_0x7fddcce2fd70 .event edge, v0x7fddcce52200_0;
S_0x7fddcce522c0 .scope module, "alu_test" "alu" 2 29, 4 1 0, S_0x7fddcce30d00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "alufun"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /INPUT 2 "op2sel"
    .port_info 3 /INPUT 5 "rs1"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "result"
v0x7fddcce52570_0 .net "alufun", 2 0, v0x7fddcce52d60_0;  alias, 1 drivers
v0x7fddcce52630_0 .net "inst", 31 0, L_0x7fddcce58260;  alias, 1 drivers
v0x7fddcce526e0_0 .net "op2sel", 1 0, v0x7fddcce52e80_0;  alias, 1 drivers
v0x7fddcce527a0_0 .var "result", 31 0;
v0x7fddcce52850_0 .net "rs1", 4 0, L_0x7fddcce58710;  alias, 1 drivers
v0x7fddcce52940_0 .net "rs2", 31 0, v0x7fddcce55420_0;  alias, 1 drivers
E_0x7fddcce52530 .event edge, v0x7fddcce52630_0;
S_0x7fddcce52a80 .scope module, "control_test" "control" 2 28, 5 1 0, S_0x7fddcce30d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /OUTPUT 3 "Alufun"
    .port_info 2 /OUTPUT 2 "Op2Sel"
    .port_info 3 /OUTPUT 1 "Op1Sel"
    .port_info 4 /OUTPUT 1 "pc_sel"
    .port_info 5 /OUTPUT 2 "wb_sel"
    .port_info 6 /OUTPUT 1 "rf_wen"
    .port_info 7 /OUTPUT 1 "mem_rw"
    .port_info 8 /OUTPUT 1 "mem_val"
v0x7fddcce52d60_0 .var "Alufun", 2 0;
v0x7fddcce52df0_0 .var "Op1Sel", 0 0;
v0x7fddcce52e80_0 .var "Op2Sel", 1 0;
v0x7fddcce52f50_0 .var "func3", 2 0;
v0x7fddcce52ff0_0 .var "func7", 6 0;
v0x7fddcce530e0_0 .var "imm12", 11 0;
v0x7fddcce53190_0 .net "inst", 31 0, L_0x7fddcce58260;  alias, 1 drivers
v0x7fddcce53230_0 .net "mem_rw", 0 0, o0x10cb5e3c8;  alias, 0 drivers
v0x7fddcce532c0_0 .net "mem_val", 0 0, o0x10cb5e3f8;  alias, 0 drivers
v0x7fddcce533e0_0 .var "offset", 19 0;
v0x7fddcce53490_0 .var "opcode", 6 0;
v0x7fddcce53540_0 .net "pc_sel", 0 0, L_0x10cb90128;  alias, 1 drivers
v0x7fddcce535e0_0 .net "rf_wen", 0 0, o0x10cb5e4b8;  alias, 0 drivers
v0x7fddcce53680_0 .var "rs1", 4 0;
v0x7fddcce53730_0 .var "rs2", 4 0;
v0x7fddcce537e0_0 .var "wb_sel", 1 0;
S_0x7fddcce53970 .scope module, "decoder_test" "decoder" 2 27, 6 1 0, S_0x7fddcce30d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /OUTPUT 256 "str"
v0x7fddcce53ad0_0 .var "func3", 2 0;
v0x7fddcce53b90_0 .var "func7", 6 0;
v0x7fddcce53c40_0 .var "imm12", 11 0;
v0x7fddcce53d00_0 .net "inst", 31 0, L_0x7fddcce58260;  alias, 1 drivers
v0x7fddcce53de0_0 .var "offset", 18 0;
v0x7fddcce53eb0_0 .var "opcode", 6 0;
v0x7fddcce53f60_0 .var "rd", 4 0;
v0x7fddcce54010_0 .var "rs1", 4 0;
v0x7fddcce540c0_0 .var "rs2", 4 0;
v0x7fddcce541d0_0 .var "str", 255 0;
S_0x7fddcce542b0 .scope module, "mem_test" "memory" 2 26, 7 9 0, S_0x7fddcce30d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
L_0x7fddcce58260 .functor BUFZ 32, L_0x7fddcce57da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fddcce54490_0 .net *"_s0", 31 0, L_0x7fddcce57da0;  1 drivers
L_0x10cb900e0 .functor BUFT 1, C4<000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fddcce54550_0 .net/2u *"_s10", 32 0, L_0x10cb900e0;  1 drivers
v0x7fddcce545f0_0 .net *"_s12", 32 0, L_0x7fddcce58100;  1 drivers
v0x7fddcce546a0_0 .net *"_s2", 32 0, L_0x7fddcce57e40;  1 drivers
L_0x10cb90050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fddcce54750_0 .net *"_s5", 0 0, L_0x10cb90050;  1 drivers
L_0x10cb90098 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fddcce54840_0 .net/2u *"_s6", 32 0, L_0x10cb90098;  1 drivers
v0x7fddcce548f0_0 .net *"_s8", 32 0, L_0x7fddcce57fa0;  1 drivers
v0x7fddcce549a0_0 .net "in", 31 0, v0x7fddcce55950_0;  alias, 1 drivers
v0x7fddcce54a40 .array "mem", 0 255, 31 0;
v0x7fddcce54b50_0 .net "out", 31 0, L_0x7fddcce58260;  alias, 1 drivers
L_0x7fddcce57da0 .array/port v0x7fddcce54a40, L_0x7fddcce58100;
L_0x7fddcce57e40 .concat [ 32 1 0 0], v0x7fddcce55950_0, L_0x10cb90050;
L_0x7fddcce57fa0 .arith/sub 33, L_0x7fddcce57e40, L_0x10cb90098;
L_0x7fddcce58100 .arith/div 33, L_0x7fddcce57fa0, L_0x10cb900e0;
S_0x7fddcce54c20 .scope module, "mux4_test" "mux4" 2 23, 8 1 0, S_0x7fddcce30d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /INPUT 2 "Op2Sel"
    .port_info 3 /INPUT 2 "wb_sel"
    .port_info 4 /INPUT 32 "pc2"
    .port_info 5 /INPUT 32 "alures"
    .port_info 6 /INPUT 32 "memres"
    .port_info 7 /OUTPUT 32 "type"
    .port_info 8 /OUTPUT 32 "result"
v0x7fddcce54f00_0 .net "Op2Sel", 1 0, v0x7fddcce52e80_0;  alias, 1 drivers
v0x7fddcce54fd0_0 .net "alures", 31 0, v0x7fddcce527a0_0;  alias, 1 drivers
v0x7fddcce55060_0 .net "inst", 31 0, L_0x7fddcce58260;  alias, 1 drivers
v0x7fddcce55170_0 .net "memres", 31 0, L_0x7fddcce58260;  alias, 1 drivers
v0x7fddcce55200_0 .net "pc", 31 0, v0x7fddcce55950_0;  alias, 1 drivers
v0x7fddcce552e0_0 .net "pc2", 31 0, L_0x7fddcce57ca0;  1 drivers
v0x7fddcce55370_0 .var "result", 31 0;
v0x7fddcce55420_0 .var "type", 31 0;
v0x7fddcce554c0_0 .net "wb_sel", 1 0, v0x7fddcce537e0_0;  alias, 1 drivers
S_0x7fddcce55680 .scope module, "p_test" "pc" 2 24, 9 1 0, S_0x7fddcce30d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /OUTPUT 32 "counter"
v0x7fddcce558a0_0 .net "clock", 0 0, v0x7fddcce56fa0_0;  1 drivers
v0x7fddcce55950_0 .var "counter", 31 0;
v0x7fddcce559f0_0 .net "in", 31 0, v0x7fddcce305d0_0;  alias, 1 drivers
E_0x7fddcce55850 .event posedge, v0x7fddcce558a0_0;
S_0x7fddcce55b00 .scope module, "reg_test" "regfile" 2 30, 10 1 0, S_0x7fddcce30d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /INPUT 32 "word"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
v0x7fddcce56130_0 .net *"_s12", 31 0, L_0x7fddcce58820;  1 drivers
v0x7fddcce561c0_0 .net *"_s15", 4 0, L_0x7fddcce588c0;  1 drivers
v0x7fddcce56270_0 .net *"_s16", 6 0, L_0x7fddcce589a0;  1 drivers
L_0x10cb901b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddcce56330_0 .net *"_s19", 1 0, L_0x10cb901b8;  1 drivers
v0x7fddcce563e0_0 .net *"_s2", 31 0, L_0x7fddcce58470;  1 drivers
v0x7fddcce564d0_0 .net *"_s5", 4 0, L_0x7fddcce58510;  1 drivers
v0x7fddcce56580_0 .net *"_s6", 6 0, L_0x7fddcce585b0;  1 drivers
L_0x10cb90170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddcce56630_0 .net *"_s9", 1 0, L_0x10cb90170;  1 drivers
v0x7fddcce566e0_0 .net "clock", 0 0, v0x7fddcce56fa0_0;  alias, 1 drivers
v0x7fddcce567f0 .array "gpr", 0 31, 31 0;
v0x7fddcce56880_0 .var/i "i", 31 0;
v0x7fddcce56910_0 .net "inst", 31 0, L_0x7fddcce58260;  alias, 1 drivers
v0x7fddcce569a0_0 .var/i "j", 31 0;
v0x7fddcce56a40_0 .net "rd", 4 0, L_0x7fddcce583d0;  1 drivers
v0x7fddcce56af0_0 .net "rs1", 4 0, L_0x7fddcce58710;  alias, 1 drivers
v0x7fddcce56bb0_0 .net "rs2", 4 0, L_0x7fddcce58b00;  alias, 1 drivers
v0x7fddcce56c50_0 .net "word", 31 0, v0x7fddcce55370_0;  alias, 1 drivers
E_0x7fddcce55d60 .event negedge, v0x7fddcce558a0_0;
L_0x7fddcce583d0 .part L_0x7fddcce58260, 7, 5;
L_0x7fddcce58470 .array/port v0x7fddcce567f0, L_0x7fddcce585b0;
L_0x7fddcce58510 .part L_0x7fddcce58260, 15, 5;
L_0x7fddcce585b0 .concat [ 5 2 0 0], L_0x7fddcce58510, L_0x10cb90170;
L_0x7fddcce58710 .part L_0x7fddcce58470, 0, 5;
L_0x7fddcce58820 .array/port v0x7fddcce567f0, L_0x7fddcce589a0;
L_0x7fddcce588c0 .part L_0x7fddcce58260, 20, 5;
L_0x7fddcce589a0 .concat [ 5 2 0 0], L_0x7fddcce588c0, L_0x10cb901b8;
L_0x7fddcce58b00 .part L_0x7fddcce58820, 0, 5;
S_0x7fddcce55db0 .scope task, "initzero" "initzero" 10 50, 10 50 0, S_0x7fddcce55b00;
 .timescale 0 0;
TD_sodor.reg_test.initzero ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fddcce56880_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fddcce56880_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fddcce56880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fddcce567f0, 0, 4;
    %load/vec4 v0x7fddcce56880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fddcce56880_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fddcce55f70 .scope task, "regprint" "regprint" 10 38, 10 38 0, S_0x7fddcce55b00;
 .timescale 0 0;
TD_sodor.reg_test.regprint ;
    %delay 5, 0;
    %vpi_call 10 41 "$display", $time, ": WRITE %h to REG x%d", v0x7fddcce56c50_0, v0x7fddcce56a40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fddcce569a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fddcce569a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_call 10 44 "$display", $time, ": x%d: 0x%h", v0x7fddcce569a0_0, &A<v0x7fddcce567f0, v0x7fddcce569a0_0 > {0 0 0};
    %load/vec4 v0x7fddcce569a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fddcce569a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x7fddcce54c20;
T_2 ;
    %wait E_0x7fddcce52530;
    %load/vec4 v0x7fddcce54f00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fddcce55060_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v0x7fddcce55420_0, 0;
T_2.0 ;
    %load/vec4 v0x7fddcce54f00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fddcce55060_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %assign/vec4 v0x7fddcce55420_0, 0;
T_2.2 ;
    %load/vec4 v0x7fddcce554c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fddcce54fd0_0;
    %assign/vec4 v0x7fddcce55370_0, 0;
    %vpi_call 8 14 "$display", v0x7fddcce55370_0 {0 0 0};
T_2.4 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fddcce55680;
T_3 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x7fddcce55950_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fddcce55680;
T_4 ;
    %wait E_0x7fddcce55850;
    %load/vec4 v0x7fddcce559f0_0;
    %store/vec4 v0x7fddcce55950_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fddcce43030;
T_5 ;
    %wait E_0x7fddcce2fd70;
    %load/vec4 v0x7fddcce52200_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fddcce305d0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fddcce542b0;
T_6 ;
    %vpi_call 7 18 "$readmemh", "mem2.in", v0x7fddcce54a40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fddcce53970;
T_7 ;
    %wait E_0x7fddcce52530;
    %load/vec4 v0x7fddcce53d00_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7fddcce53eb0_0, 0, 7;
    %load/vec4 v0x7fddcce53d00_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7fddcce53f60_0, 0, 5;
    %load/vec4 v0x7fddcce53d00_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7fddcce54010_0, 0, 5;
    %load/vec4 v0x7fddcce53d00_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7fddcce540c0_0, 0, 5;
    %load/vec4 v0x7fddcce53d00_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7fddcce53ad0_0, 0, 3;
    %load/vec4 v0x7fddcce53d00_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x7fddcce53b90_0, 0, 7;
    %load/vec4 v0x7fddcce53d00_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fddcce53c40_0, 0, 12;
    %load/vec4 v0x7fddcce53d00_0;
    %parti/s 20, 12, 5;
    %pad/u 19;
    %store/vec4 v0x7fddcce53de0_0, 0, 19;
    %load/vec4 v0x7fddcce53eb0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x7fddcce53ad0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x7fddcce54010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.11, 4;
    %vpi_call 6 29 "$sformat", v0x7fddcce541d0_0, "add   x%1d   zero   zero", v0x7fddcce53f60_0 {0 0 0};
    %jmp T_7.12;
T_7.11 ;
    %vpi_call 6 33 "$sformat", v0x7fddcce541d0_0, "add   x%1d   x%1d   x%1d", v0x7fddcce53f60_0, v0x7fddcce54010_0, v0x7fddcce540c0_0 {0 0 0};
T_7.12 ;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x7fddcce53ad0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.13, 4;
    %vpi_call 6 38 "$sformat", v0x7fddcce541d0_0, "sll   x%d   x%d   %d", v0x7fddcce53f60_0, v0x7fddcce54010_0, v0x7fddcce540c0_0 {0 0 0};
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x7fddcce53ad0_0;
    %pad/u 7;
    %cmpi/e 6, 0, 7;
    %jmp/0xz  T_7.15, 4;
    %vpi_call 6 42 "$sformat", v0x7fddcce541d0_0, "or   x%d   x%d   x%d", v0x7fddcce53f60_0, v0x7fddcce54010_0, v0x7fddcce540c0_0 {0 0 0};
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x7fddcce53ad0_0;
    %pad/u 9;
    %cmpi/e 200, 0, 9;
    %jmp/0xz  T_7.17, 4;
    %vpi_call 6 46 "$sformat", v0x7fddcce541d0_0, "sub   x%d   x%d   x%d", v0x7fddcce53f60_0, v0x7fddcce54010_0, v0x7fddcce540c0_0 {0 0 0};
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x7fddcce53ad0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_7.19, 4;
    %vpi_call 6 50 "$sformat", v0x7fddcce541d0_0, "xor   x%d   x%d   x%d", v0x7fddcce53f60_0, v0x7fddcce54010_0, v0x7fddcce540c0_0 {0 0 0};
T_7.19 ;
T_7.18 ;
T_7.16 ;
T_7.14 ;
T_7.10 ;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x7fddcce540c0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %vpi_call 6 55 "$sformat", v0x7fddcce541d0_0, "li   x%d   %d", v0x7fddcce53f60_0, v0x7fddcce53c40_0 {0 0 0};
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x7fddcce53ad0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.23, 4;
    %vpi_call 6 59 "$sformat", v0x7fddcce541d0_0, "andi   x%d   x%d   x%d", v0x7fddcce53f60_0, v0x7fddcce54010_0, v0x7fddcce53c40_0 {0 0 0};
    %jmp T_7.24;
T_7.23 ;
    %vpi_call 6 63 "$sformat", v0x7fddcce541d0_0, "addi   x%d   x%d    %d", v0x7fddcce53f60_0, v0x7fddcce54010_0, v0x7fddcce53c40_0 {0 0 0};
T_7.24 ;
T_7.22 ;
    %jmp T_7.8;
T_7.2 ;
    %vpi_call 6 67 "$sformat", v0x7fddcce541d0_0, "lui   x%d   %d", v0x7fddcce53f60_0, v0x7fddcce53de0_0 {0 0 0};
    %jmp T_7.8;
T_7.3 ;
    %vpi_call 6 69 "$sformat", v0x7fddcce541d0_0, "ecall" {0 0 0};
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x7fddcce53ad0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.25, 4;
    %vpi_call 6 73 "$sformat", v0x7fddcce541d0_0, "beq   x%d   x%d   %d", v0x7fddcce54010_0, v0x7fddcce540c0_0, v0x7fddcce53de0_0 {0 0 0};
    %jmp T_7.26;
T_7.25 ;
    %vpi_call 6 77 "$sformat", v0x7fddcce541d0_0, "bne   x%d   x%d   %d", v0x7fddcce54010_0, v0x7fddcce540c0_0, v0x7fddcce53de0_0 {0 0 0};
T_7.26 ;
    %jmp T_7.8;
T_7.5 ;
    %vpi_call 6 80 "$sformat", v0x7fddcce541d0_0, "jal   x%d   %d", v0x7fddcce54010_0, v0x7fddcce53c40_0 {0 0 0};
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x7fddcce53ad0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.27, 4;
    %vpi_call 6 83 "$sformat", v0x7fddcce541d0_0, "lw   x%d   %d(x%d)", v0x7fddcce53f60_0, v0x7fddcce53de0_0, v0x7fddcce54010_0 {0 0 0};
T_7.27 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x7fddcce53ad0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.29, 4;
    %vpi_call 6 87 "$sformat", v0x7fddcce541d0_0, "sw   x%d   %d(x%d)", v0x7fddcce540c0_0, v0x7fddcce53de0_0, v0x7fddcce54010_0 {0 0 0};
T_7.29 ;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fddcce52a80;
T_8 ;
    %wait E_0x7fddcce52530;
    %load/vec4 v0x7fddcce53190_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7fddcce53490_0, 0, 7;
    %load/vec4 v0x7fddcce53190_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7fddcce53680_0, 0, 5;
    %load/vec4 v0x7fddcce53190_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7fddcce53730_0, 0, 5;
    %load/vec4 v0x7fddcce53190_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7fddcce52f50_0, 0, 3;
    %load/vec4 v0x7fddcce53190_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x7fddcce52ff0_0, 0, 7;
    %load/vec4 v0x7fddcce53190_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fddcce530e0_0, 0, 12;
    %load/vec4 v0x7fddcce53190_0;
    %parti/s 20, 12, 5;
    %store/vec4 v0x7fddcce533e0_0, 0, 20;
    %load/vec4 v0x7fddcce53490_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x7fddcce52f50_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.5, 4;
    %load/vec4 v0x7fddcce52f50_0;
    %store/vec4 v0x7fddcce52d60_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fddcce52e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce52df0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce537e0_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x7fddcce52f50_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.7, 4;
    %load/vec4 v0x7fddcce52f50_0;
    %store/vec4 v0x7fddcce52d60_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fddcce52e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce52df0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce537e0_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x7fddcce52f50_0;
    %pad/u 7;
    %cmpi/e 6, 0, 7;
    %jmp/0xz  T_8.9, 4;
    %load/vec4 v0x7fddcce52f50_0;
    %store/vec4 v0x7fddcce52d60_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fddcce52e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce52df0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce537e0_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x7fddcce52f50_0;
    %pad/u 9;
    %cmpi/e 200, 0, 9;
    %jmp/0xz  T_8.11, 4;
    %load/vec4 v0x7fddcce52f50_0;
    %store/vec4 v0x7fddcce52d60_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fddcce52e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce52df0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce537e0_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x7fddcce52f50_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_8.13, 4;
    %load/vec4 v0x7fddcce52f50_0;
    %store/vec4 v0x7fddcce52d60_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fddcce52e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce52df0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce537e0_0, 0, 2;
T_8.13 ;
T_8.12 ;
T_8.10 ;
T_8.8 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x7fddcce53730_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fddcce52e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce52df0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce537e0_0, 0, 2;
    %load/vec4 v0x7fddcce53490_0;
    %pad/u 3;
    %store/vec4 v0x7fddcce52d60_0, 0, 3;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0x7fddcce52f50_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.17, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fddcce52e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce52df0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce537e0_0, 0, 2;
    %load/vec4 v0x7fddcce52f50_0;
    %store/vec4 v0x7fddcce52d60_0, 0, 3;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fddcce52e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce52df0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce537e0_0, 0, 2;
    %load/vec4 v0x7fddcce52f50_0;
    %store/vec4 v0x7fddcce52d60_0, 0, 3;
T_8.18 ;
T_8.16 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x7fddcce52f50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.19, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce52e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce52df0_0, 0, 1;
    %load/vec4 v0x7fddcce52f50_0;
    %store/vec4 v0x7fddcce52d60_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce537e0_0, 0, 2;
T_8.19 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x7fddcce52f50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.21, 4;
    %load/vec4 v0x7fddcce52f50_0;
    %store/vec4 v0x7fddcce52d60_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fddcce52e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce52df0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddcce537e0_0, 0, 2;
T_8.21 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fddcce522c0;
T_9 ;
    %wait E_0x7fddcce52530;
    %load/vec4 v0x7fddcce526e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7fddcce52570_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7fddcce52850_0;
    %pad/u 32;
    %load/vec4 v0x7fddcce52940_0;
    %add;
    %assign/vec4 v0x7fddcce527a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fddcce52940_0;
    %assign/vec4 v0x7fddcce527a0_0, 0;
T_9.3 ;
T_9.0 ;
    %load/vec4 v0x7fddcce526e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7fddcce52570_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7fddcce52850_0;
    %pad/u 32;
    %load/vec4 v0x7fddcce52940_0;
    %add;
    %assign/vec4 v0x7fddcce527a0_0, 0;
T_9.6 ;
    %load/vec4 v0x7fddcce52570_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7fddcce52850_0;
    %pad/u 32;
    %ix/getv 4, v0x7fddcce52940_0;
    %shiftl 4;
    %assign/vec4 v0x7fddcce527a0_0, 0;
T_9.8 ;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fddcce55b00;
T_10 ;
    %fork TD_sodor.reg_test.initzero, S_0x7fddcce55db0;
    %join;
    %end;
    .thread T_10;
    .scope S_0x7fddcce55b00;
T_11 ;
    %wait E_0x7fddcce55d60;
    %load/vec4 v0x7fddcce56c50_0;
    %load/vec4 v0x7fddcce56a40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fddcce567f0, 0, 4;
    %fork TD_sodor.reg_test.regprint, S_0x7fddcce55f70;
    %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fddcce30d00;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddcce56fa0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7fddcce30d00;
T_13 ;
    %vpi_call 2 41 "$display", $time, ": Reading program mem.in" {0 0 0};
    %vpi_call 2 42 "$display", $time, ": boot." {0 0 0};
    %vpi_call 2 43 "$display", $time, ": PC = 0x%h, IR = 0xxxxxxxxx", v0x7fddcce57560_0 {0 0 0};
    %vpi_call 2 44 "$monitor", $time, ": PC = 0x%h, IR = 0x%h, %s", v0x7fddcce57560_0, v0x7fddcce57260_0, v0x7fddcce57070_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x7fddcce56fa0_0;
    %inv;
    %store/vec4 v0x7fddcce56fa0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fddcce56fa0_0;
    %inv;
    %store/vec4 v0x7fddcce56fa0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fddcce56fa0_0;
    %inv;
    %store/vec4 v0x7fddcce56fa0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fddcce56fa0_0;
    %inv;
    %store/vec4 v0x7fddcce56fa0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fddcce56fa0_0;
    %inv;
    %store/vec4 v0x7fddcce56fa0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fddcce56fa0_0;
    %inv;
    %store/vec4 v0x7fddcce56fa0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fddcce56fa0_0;
    %inv;
    %store/vec4 v0x7fddcce56fa0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fddcce56fa0_0;
    %inv;
    %store/vec4 v0x7fddcce56fa0_0, 0, 1;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "sodor.v";
    "add4.v";
    "alu.v";
    "control.v";
    "decoder.v";
    "mem.v";
    "mux4.v";
    "pc.v";
    "regfile.v";
