#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jan  2 15:52:12 2024
# Process ID: 3816
# Current directory: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/bd_5d6e_bsip_0_synth_1
# Command line: vivado -log bd_5d6e_bsip_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_5d6e_bsip_0.tcl
# Log file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/bd_5d6e_bsip_0_synth_1/bd_5d6e_bsip_0.vds
# Journal file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/bd_5d6e_bsip_0_synth_1/vivado.jou
# Running On: LAPTOP-PAWEL, OS: Linux, CPU Frequency: 3193.908 MHz, CPU Physical cores: 16, Host memory: 8015 MB
#-----------------------------------------------------------
source bd_5d6e_bsip_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2266.492 ; gain = 66.953 ; free physical = 153 ; free virtual = 17753
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/LED_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/DPUCZDX8G_v3_3_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2806.133 ; gain = 539.641 ; free physical = 136 ; free virtual = 15721
Command: synth_design -top bd_5d6e_bsip_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3991
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2816.043 ; gain = 0.000 ; free physical = 1031 ; free virtual = 17016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_5d6e_bsip_0' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/synth/bd_5d6e_bsip_0.vhd:79]
	Parameter C_EN_MUX bound to: 0 - type: integer 
	Parameter C_EN_MUX_EXT_BS bound to: 0 - type: integer 
	Parameter C_USE_SOFTBSCAN bound to: 1 - type: integer 
	Parameter C_DEVICE_FAMILY bound to: 0 - type: integer 
	Parameter C_IR_WIDTH bound to: 0 - type: integer 
	Parameter C_CHIP_ID bound to: 0 - type: integer 
	Parameter C_IR_ID_INSTR bound to: 0 - type: integer 
	Parameter C_IR_USER1_INSTR bound to: 0 - type: integer 
	Parameter C_USER_SCAN_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'bsip_v1_1_0_bsip' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ipshared/275b/hdl/bsip_v1_1_rfs.vhd:571' bound to instance 'U0' of component 'bsip_v1_1_0_bsip' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/synth/bd_5d6e_bsip_0.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'bd_5d6e_bsip_0' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/synth/bd_5d6e_bsip_0.vhd:79]
WARNING: [Synth 8-7129] Port prim_tdo in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_drck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_reset in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_sel in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_capture in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_shift in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_runtest in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tdi in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tms in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_update in module bsip_v1_1_0_bsip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2816.043 ; gain = 0.000 ; free physical = 940 ; free virtual = 16953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2816.043 ; gain = 0.000 ; free physical = 925 ; free virtual = 16939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2816.043 ; gain = 0.000 ; free physical = 925 ; free virtual = 16939
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.043 ; gain = 0.000 ; free physical = 893 ; free virtual = 16908
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/bd_5d6e_bsip_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/bd_5d6e_bsip_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/bd_5d6e_bsip_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/bd_5d6e_bsip_0_synth_1/dont_touch.xdc]
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_5d6e_bsip_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_5d6e_bsip_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.070 ; gain = 0.000 ; free physical = 533 ; free virtual = 16561
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2880.070 ; gain = 0.000 ; free physical = 505 ; free virtual = 16533
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1291 ; free virtual = 16895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1293 ; free virtual = 16896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/bd_5d6e_bsip_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1286 ; free virtual = 16890
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'bsip_v1_1_0_jtag_tapctl'
INFO: [Synth 8-6159] Found Keep on FSM register 'current_state_reg' in module 'bsip_v1_1_0_jtag_tapctl', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  tlr_st |                             1111 |                             1111
                  rti_st |                             1100 |                             1100
                seldr_st |                             0111 |                             0111
                selir_st |                             0100 |                             0100
                capir_st |                             1110 |                             1110
                 shir_st |                             1010 |                             1010
                ex1ir_st |                             1001 |                             1001
                  pir_st |                             1011 |                             1011
                ex2ir_st |                             1000 |                             1000
                  uir_st |                             1101 |                             1101
                capdr_st |                             0110 |                             0110
                 shdr_st |                             0010 |                             0010
                ex1dr_st |                             0001 |                             0001
                  pdr_st |                             0011 |                             0011
                ex2dr_st |                             0000 |                             0000
                  udr_st |                             0101 |                             0101
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1260 ; free virtual = 16866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 23    
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port prim_tdo in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_drck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_reset in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_sel in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_capture in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_shift in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_runtest in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tdi in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tms in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_update in module bsip_v1_1_0_bsip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1232 ; free virtual = 16843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1131 ; free virtual = 16750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1129 ; free virtual = 16748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1119 ; free virtual = 16738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1076 ; free virtual = 16695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1076 ; free virtual = 16695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1075 ; free virtual = 16695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1075 ; free virtual = 16695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1074 ; free virtual = 16694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1074 ; free virtual = 16693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     7|
|4     |LUT4 |    11|
|5     |LUT5 |     4|
|6     |LUT6 |     3|
|7     |FDCE |     5|
|8     |FDPE |     2|
|9     |FDRE |    43|
|10    |FDSE |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1073 ; free virtual = 16693
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 2880.070 ; gain = 0.000 ; free physical = 1114 ; free virtual = 16734
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 2880.070 ; gain = 64.027 ; free physical = 1111 ; free virtual = 16732
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.070 ; gain = 0.000 ; free physical = 1203 ; free virtual = 16828
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.070 ; gain = 0.000 ; free physical = 1122 ; free virtual = 16747
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 47ddc8d9
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 2880.070 ; gain = 64.031 ; free physical = 1322 ; free virtual = 16947
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/bd_5d6e_bsip_0_synth_1/bd_5d6e_bsip_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_5d6e_bsip_0, cache-ID = 64e2aa4138220154
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/bd_5d6e_bsip_0_synth_1/bd_5d6e_bsip_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:05 . Memory (MB): peak = 2928.094 ; gain = 0.000 ; free physical = 1118 ; free virtual = 16746
INFO: [runtcl-4] Executing : report_utilization -file bd_5d6e_bsip_0_utilization_synth.rpt -pb bd_5d6e_bsip_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 15:55:21 2024...
