module muxA(
    input [31:0] A,
    input [31:0] B,
    input [31:0] C,
    input [1:0] sel,
    output reg [31:0] out
);

    always @*
        case(sel)
            2'b00: out = A;
            2'b01: out = B;
            2'b10: out = C;
            default: out = 32'b0; // Manejo de caso no definido
        endcase

endmodule
