****************************************
Report : qor
Design : top
Version: U-2022.12-SP6
Date   : Thu Jun  5 15:16:14 2025
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              3.49
Critical Path Slack:               4.94
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.51
Critical Path Slack:               8.19
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     64
Critical Path Length:              7.70
Critical Path Slack:               1.91
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              3
Hierarchical Port Count:            647
Leaf Cell Count:                   1165
Buf/Inv Cell Count:                  31
Buf Cell Count:                       0
Inv Cell Count:                      31
Combinational Cell Count:           870
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              295
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       290
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             2748.40
Noncombinational Area:          3407.60
Buf/Inv Area:                     37.20
Total Buffer Area:                 0.00
Total Inverter Area:              37.20
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   11836.33
Net YLength:                   13498.12
----------------------------------------
Cell Area (netlist):                           6156.00
Cell Area (netlist and physical only):         6156.00
Net Length:                    25334.45


Design Rules
----------------------------------------
Total Number of Nets:              1233
Nets with Violations:                 7
Max Trans Violations:                 7
Max Cap Violations:                   6
----------------------------------------

1
