{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493132411297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493132411320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 10:00:11 2017 " "Processing started: Tue Apr 25 10:00:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493132411320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132411320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132411320 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493132413566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n follower.v(6) " "Verilog HDL Declaration information at follower.v(6): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "follower.v" "" { Text "I:/ece551/exercise_12/follower.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493132462033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "follower.v 1 1 " "Found 1 design units, including 1 entities, in source file follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 Follower " "Found entity 1: Follower" {  } { { "follower.v" "" { Text "I:/ece551/exercise_12/follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462043 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cmd_cntrl.sv " "Can't analyze file -- file cmd_cntrl.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493132462063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_core " "Found entity 1: dig_core" {  } { { "dig_core.sv" "" { Text "I:/ece551/exercise_12/dig_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcv.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rcv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rcv " "Found entity 1: uart_rcv" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise_12/UART_rcv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462083 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SPI_mstr16.sv " "Can't analyze file -- file SPI_mstr16.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493132462103 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pwm8.sv " "Can't analyze file -- file pwm8.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493132462133 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pwm.sv " "Can't analyze file -- file pwm.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493132462163 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "motor_cntrl.sv " "Can't analyze file -- file motor_cntrl.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493132462183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "motion_cntrl.sv(158) " "Verilog HDL information at motion_cntrl.sv(158): always construct contains both blocking and non-blocking assignments" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1493132462203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2D_res a2d_res motion_cntrl.sv(5) " "Verilog HDL Declaration information at motion_cntrl.sv(5): object \"A2D_res\" differs only in case from object \"a2d_res\" in the same scope" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493132462203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PI_CALC PI_calc motion_cntrl.sv(30) " "Verilog HDL Declaration information at motion_cntrl.sv(30): object \"PI_CALC\" differs only in case from object \"PI_calc\" in the same scope" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493132462203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motion_cntrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file motion_cntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motion_cntrl " "Found entity 1: motion_cntrl" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcode.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcode " "Found entity 1: barcode" {  } { { "barcode.sv" "" { Text "I:/ece551/exercise_12/barcode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "I:/ece551/exercise_12/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "I:/ece551/exercise_12/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go follower.v(55) " "Verilog HDL Implicit Net warning at follower.v(55): created implicit net for \"go\"" {  } { { "follower.v" "" { Text "I:/ece551/exercise_12/follower.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Follower " "Elaborating entity \"Follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493132462373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_core dig_core:iCORE " "Elaborating entity \"dig_core\" for hierarchy \"dig_core:iCORE\"" {  } { { "follower.v" "iCORE" { Text "I:/ece551/exercise_12/follower.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_cntrl.v 1 1 " "Using design file cmd_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_cntrl " "Found entity 1: cmd_cntrl" {  } { { "cmd_cntrl.v" "" { Text "I:/ece551/exercise_12/cmd_cntrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493132462443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en cmd_cntrl.v(86) " "Verilog HDL Implicit Net warning at cmd_cntrl.v(86): created implicit net for \"en\"" {  } { { "cmd_cntrl.v" "" { Text "I:/ece551/exercise_12/cmd_cntrl.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_cntrl dig_core:iCORE\|cmd_cntrl:iCMD " "Elaborating entity \"cmd_cntrl\" for hierarchy \"dig_core:iCORE\|cmd_cntrl:iCMD\"" {  } { { "dig_core.sv" "iCMD" { Text "I:/ece551/exercise_12/dig_core.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462443 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.v 1 1 " "Using design file pwm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "I:/ece551/exercise_12/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462493 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493132462493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm dig_core:iCORE\|cmd_cntrl:iCMD\|pwm:PWM " "Elaborating entity \"pwm\" for hierarchy \"dig_core:iCORE\|cmd_cntrl:iCMD\|pwm:PWM\"" {  } { { "cmd_cntrl.v" "PWM" { Text "I:/ece551/exercise_12/cmd_cntrl.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pwm.v(26) " "Verilog HDL assignment warning at pwm.v(26): truncated value with size 32 to match size of target (10)" {  } { { "pwm.v" "" { Text "I:/ece551/exercise_12/pwm.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493132462503 "|Follower|dig_core:iCORE|cmd_cntrl:iCMD|pwm:PWM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion_cntrl dig_core:iCORE\|motion_cntrl:iMTN " "Elaborating entity \"motion_cntrl\" for hierarchy \"dig_core:iCORE\|motion_cntrl:iMTN\"" {  } { { "dig_core.sv" "iMTN" { Text "I:/ece551/exercise_12/dig_core.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462503 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clr_Accum motion_cntrl.sv(38) " "Verilog HDL warning at motion_cntrl.sv(38): object clr_Accum used but never assigned" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 motion_cntrl.sv(95) " "Verilog HDL assignment warning at motion_cntrl.sv(95): truncated value with size 16 to match size of target (12)" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 motion_cntrl.sv(113) " "Verilog HDL assignment warning at motion_cntrl.sv(113): truncated value with size 16 to match size of target (12)" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 motion_cntrl.sv(131) " "Verilog HDL assignment warning at motion_cntrl.sv(131): truncated value with size 16 to match size of target (12)" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 motion_cntrl.sv(142) " "Verilog HDL assignment warning at motion_cntrl.sv(142): truncated value with size 16 to match size of target (12)" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 motion_cntrl.sv(153) " "Verilog HDL assignment warning at motion_cntrl.sv(153): truncated value with size 16 to match size of target (12)" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "motion_cntrl.sv(161) " "Verilog HDL Case Statement warning at motion_cntrl.sv(161): incomplete case statement has no default case item" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 161 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "motion_cntrl.sv(355) " "Verilog HDL Case Statement warning at motion_cntrl.sv(355): incomplete case statement has no default case item" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 355 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "motion_cntrl.sv(367) " "Verilog HDL Case Statement warning at motion_cntrl.sv(367): incomplete case statement has no default case item" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 367 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "motion_cntrl.sv(385) " "Verilog HDL Case Statement warning at motion_cntrl.sv(385): incomplete case statement has no default case item" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 385 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "motion_cntrl.sv(404) " "Verilog HDL Case Statement warning at motion_cntrl.sv(404): incomplete case statement has no default case item" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 404 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "motion_cntrl.sv(419) " "Verilog HDL Case Statement warning at motion_cntrl.sv(419): incomplete case statement has no default case item" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 419 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "motion_cntrl.sv(436) " "Verilog HDL Case Statement warning at motion_cntrl.sv(436): incomplete case statement has no default case item" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 436 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 motion_cntrl.sv(496) " "Verilog HDL assignment warning at motion_cntrl.sv(496): truncated value with size 9 to match size of target (8)" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clr_Accum 0 motion_cntrl.sv(38) " "Net \"clr_Accum\" at motion_cntrl.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "motion_cntrl.sv" "" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dig_core:iCORE\|motion_cntrl:iMTN\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"dig_core:iCORE\|motion_cntrl:iMTN\|alu:ALU\"" {  } { { "motion_cntrl.sv" "ALU" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462523 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm8.v 1 1 " "Using design file pwm8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm8 " "Found entity 1: pwm8" {  } { { "pwm8.v" "" { Text "I:/ece551/exercise_12/pwm8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462583 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493132462583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm8 dig_core:iCORE\|motion_cntrl:iMTN\|pwm8:PWM " "Elaborating entity \"pwm8\" for hierarchy \"dig_core:iCORE\|motion_cntrl:iMTN\|pwm8:PWM\"" {  } { { "motion_cntrl.sv" "PWM" { Text "I:/ece551/exercise_12/motion_cntrl.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm8.v(26) " "Verilog HDL assignment warning at pwm8.v(26): truncated value with size 32 to match size of target (8)" {  } { { "pwm8.v" "" { Text "I:/ece551/exercise_12/pwm8.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493132462593 "|Follower|dig_core:iCORE|motion_cntrl:iMTN|pwm8:PWM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rcv uart_rcv:iCMD " "Elaborating entity \"uart_rcv\" for hierarchy \"uart_rcv:iCMD\"" {  } { { "follower.v" "iCMD" { Text "I:/ece551/exercise_12/follower.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462593 ""}
{ "Warning" "WSGN_SEARCH_FILE" "motor_cntrl.v 1 1 " "Using design file motor_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motor_cntrl " "Found entity 1: motor_cntrl" {  } { { "motor_cntrl.v" "" { Text "I:/ece551/exercise_12/motor_cntrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493132462673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_cntrl motor_cntrl:iMTR " "Elaborating entity \"motor_cntrl\" for hierarchy \"motor_cntrl:iMTR\"" {  } { { "follower.v" "iMTR" { Text "I:/ece551/exercise_12/follower.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcode barcode:iBC " "Elaborating entity \"barcode\" for hierarchy \"barcode:iBC\"" {  } { { "follower.v" "iBC" { Text "I:/ece551/exercise_12/follower.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 barcode.sv(59) " "Verilog HDL assignment warning at barcode.sv(59): truncated value with size 32 to match size of target (23)" {  } { { "barcode.sv" "" { Text "I:/ece551/exercise_12/barcode.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493132462813 "|Follower|barcode:iBC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 22 barcode.sv(97) " "Verilog HDL assignment warning at barcode.sv(97): truncated value with size 23 to match size of target (22)" {  } { { "barcode.sv" "" { Text "I:/ece551/exercise_12/barcode.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493132462813 "|Follower|barcode:iBC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf A2D_intf:iA2D " "Elaborating entity \"A2D_intf\" for hierarchy \"A2D_intf:iA2D\"" {  } { { "follower.v" "iA2D" { Text "I:/ece551/exercise_12/follower.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_mstr.sv 1 1 " "Using design file spi_mstr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493132462893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493132462893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr A2D_intf:iA2D\|SPI_mstr:iSPI " "Elaborating entity \"SPI_mstr\" for hierarchy \"A2D_intf:iA2D\|SPI_mstr:iSPI\"" {  } { { "A2D_intf.sv" "iSPI" { Text "I:/ece551/exercise_12/A2D_intf.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "spi_mstr.sv(84) " "Verilog HDL Conditional Statement error at spi_mstr.sv(84): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 84 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_reg spi_mstr.sv(83) " "Verilog HDL Always Construct warning at spi_mstr.sv(83): inferring latch(es) for variable \"shift_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[0\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[0\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[1\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[1\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[2\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[2\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[3\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[3\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[4\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[4\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[5\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[5\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[6\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[6\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[7\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[7\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[8\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[8\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[9\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[9\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[10\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[10\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[11\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[11\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[12\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[12\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[13\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[13\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[14\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[14\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[15\] spi_mstr.sv(83) " "Inferred latch for \"shift_reg\[15\]\" at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[15\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[15\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "spi_mstr.sv(83) " "Constant driver at spi_mstr.sv(83)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 83 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[14\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[14\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[13\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[13\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[12\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[12\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[11\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[11\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[10\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[10\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[9\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[9\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[8\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[8\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[7\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[7\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[6\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[6\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[5\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[5\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[4\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[4\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[3\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[3\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[2\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[2\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[1\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[1\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift_reg\[0\] spi_mstr.sv(27) " "Can't resolve multiple constant drivers for net \"shift_reg\[0\]\" at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "index_cntr\[4\] spi_mstr.sv(76) " "Can't resolve multiple constant drivers for net \"index_cntr\[4\]\" at spi_mstr.sv(76)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 76 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "spi_mstr.sv(27) " "Constant driver at spi_mstr.sv(27)" {  } { { "spi_mstr.sv" "" { Text "I:/ece551/exercise_12/spi_mstr.sv" 27 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "A2D_intf:iA2D\|SPI_mstr:iSPI " "Can't elaborate user hierarchy \"A2D_intf:iA2D\|SPI_mstr:iSPI\"" {  } { { "A2D_intf.sv" "iSPI" { Text "I:/ece551/exercise_12/A2D_intf.sv" 23 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493132462903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/exercise_12/Follower.map.smsg " "Generated suppressed messages file I:/ece551/exercise_12/Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132463033 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493132463293 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 25 10:01:03 2017 " "Processing ended: Tue Apr 25 10:01:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493132463293 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493132463293 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493132463293 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493132463293 ""}
