<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>
defines: 
time_elapsed: 0.496s
ram usage: 37852 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp2enorg8t/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:28</a>: No timescale set for &#34;ctu_clsp_synch_dldg&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:28</a>: Compile module &#34;work@ctu_clsp_synch_dldg&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:30</a>: Implicit port type (wire) for &#34;start_clk_dg&#34;,
there are 10 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:28</a>: Top level module &#34;work@ctu_clsp_synch_dldg&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dffrl_async_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_dldg::dff_ns&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 12.

[NTE:EL0511] Nb leaf instances: 11.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 11.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 14
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp2enorg8t/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ctu_clsp_synch_dldg
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp2enorg8t/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp2enorg8t/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ctu_clsp_synch_dldg)
 |vpiName:work@ctu_clsp_synch_dldg
 |uhdmallPackages:
 \_package: builtin, parent:work@ctu_clsp_synch_dldg
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@ctu_clsp_synch_dldg, file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28, parent:work@ctu_clsp_synch_dldg
   |vpiDefName:work@ctu_clsp_synch_dldg
   |vpiFullName:work@ctu_clsp_synch_dldg
   |vpiPort:
   \_port: (start_clk_dg), line:30
     |vpiName:start_clk_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_dg), line:30
         |vpiName:start_clk_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.start_clk_dg
   |vpiPort:
   \_port: (ctu_ddr0_dram_cken_dg), line:30
     |vpiName:ctu_ddr0_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dram_cken_dg), line:30
         |vpiName:ctu_ddr0_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr0_dram_cken_dg
   |vpiPort:
   \_port: (ctu_ddr1_dram_cken_dg), line:30
     |vpiName:ctu_ddr1_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dram_cken_dg), line:30
         |vpiName:ctu_ddr1_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr1_dram_cken_dg
   |vpiPort:
   \_port: (ctu_ddr2_dram_cken_dg), line:31
     |vpiName:ctu_ddr2_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dram_cken_dg), line:31
         |vpiName:ctu_ddr2_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr2_dram_cken_dg
   |vpiPort:
   \_port: (ctu_ddr3_dram_cken_dg), line:31
     |vpiName:ctu_ddr3_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dram_cken_dg), line:31
         |vpiName:ctu_ddr3_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr3_dram_cken_dg
   |vpiPort:
   \_port: (ctu_dram02_dram_cken_dg), line:32
     |vpiName:ctu_dram02_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_dram_cken_dg), line:32
         |vpiName:ctu_dram02_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_dram02_dram_cken_dg
   |vpiPort:
   \_port: (ctu_dram13_dram_cken_dg), line:32
     |vpiName:ctu_dram13_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_dram_cken_dg), line:32
         |vpiName:ctu_dram13_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_dram13_dram_cken_dg
   |vpiPort:
   \_port: (a_grst_dg), line:32
     |vpiName:a_grst_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a_grst_dg), line:32
         |vpiName:a_grst_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.a_grst_dg
   |vpiPort:
   \_port: (a_dbginit_dg), line:33
     |vpiName:a_dbginit_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a_dbginit_dg), line:33
         |vpiName:a_dbginit_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.a_dbginit_dg
   |vpiPort:
   \_port: (de_grst_dsync_edge_dg), line:33
     |vpiName:de_grst_dsync_edge_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (de_grst_dsync_edge_dg), line:33
         |vpiName:de_grst_dsync_edge_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.de_grst_dsync_edge_dg
   |vpiPort:
   \_port: (de_dbginit_dsync_edge_dg), line:33
     |vpiName:de_dbginit_dsync_edge_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (de_dbginit_dsync_edge_dg), line:33
         |vpiName:de_dbginit_dsync_edge_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.de_dbginit_dsync_edge_dg
   |vpiPort:
   \_port: (io_pwron_rst_l), line:35
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:35
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_synch_dldg.io_pwron_rst_l
   |vpiPort:
   \_port: (cmp_gclk), line:35
     |vpiName:cmp_gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_gclk), line:35
         |vpiName:cmp_gclk
         |vpiFullName:work@ctu_clsp_synch_dldg.cmp_gclk
   |vpiPort:
   \_port: (ctu_ddr0_dram_cken_dl), line:35
     |vpiName:ctu_ddr0_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dram_cken_dl), line:35
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr0_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr1_dram_cken_dl), line:36
     |vpiName:ctu_ddr1_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dram_cken_dl), line:36
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr1_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr2_dram_cken_dl), line:36
     |vpiName:ctu_ddr2_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dram_cken_dl), line:36
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr2_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr3_dram_cken_dl), line:36
     |vpiName:ctu_ddr3_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dram_cken_dl), line:36
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr3_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dram02_dram_cken_dl), line:37
     |vpiName:ctu_dram02_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_dram_cken_dl), line:37
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_dram02_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dram13_dram_cken_dl), line:37
     |vpiName:ctu_dram13_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_dram_cken_dl), line:37
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_dram13_dram_cken_dl
   |vpiPort:
   \_port: (start_clk_dl), line:37
     |vpiName:start_clk_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_dl), line:37
         |vpiName:start_clk_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.start_clk_dl
   |vpiPort:
   \_port: (a_grst_dl), line:38
     |vpiName:a_grst_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a_grst_dl), line:38
         |vpiName:a_grst_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.a_grst_dl
   |vpiPort:
   \_port: (a_dbginit_dl), line:38
     |vpiName:a_dbginit_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a_dbginit_dl), line:38
         |vpiName:a_dbginit_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.a_dbginit_dl
   |vpiPort:
   \_port: (de_grst_dsync_edge_dl), line:38
     |vpiName:de_grst_dsync_edge_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (de_grst_dsync_edge_dl), line:38
         |vpiName:de_grst_dsync_edge_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.de_grst_dsync_edge_dl
   |vpiPort:
   \_port: (de_dbginit_dsync_edge_dl), line:39
     |vpiName:de_dbginit_dsync_edge_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (de_dbginit_dsync_edge_dl), line:39
         |vpiName:de_dbginit_dsync_edge_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.de_dbginit_dsync_edge_dl
   |vpiNet:
   \_logic_net: (start_clk_dg), line:30
   |vpiNet:
   \_logic_net: (ctu_ddr0_dram_cken_dg), line:30
   |vpiNet:
   \_logic_net: (ctu_ddr1_dram_cken_dg), line:30
   |vpiNet:
   \_logic_net: (ctu_ddr2_dram_cken_dg), line:31
   |vpiNet:
   \_logic_net: (ctu_ddr3_dram_cken_dg), line:31
   |vpiNet:
   \_logic_net: (ctu_dram02_dram_cken_dg), line:32
   |vpiNet:
   \_logic_net: (ctu_dram13_dram_cken_dg), line:32
   |vpiNet:
   \_logic_net: (a_grst_dg), line:32
   |vpiNet:
   \_logic_net: (a_dbginit_dg), line:33
   |vpiNet:
   \_logic_net: (de_grst_dsync_edge_dg), line:33
   |vpiNet:
   \_logic_net: (de_dbginit_dsync_edge_dg), line:33
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:35
   |vpiNet:
   \_logic_net: (cmp_gclk), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr0_dram_cken_dl), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr1_dram_cken_dl), line:36
   |vpiNet:
   \_logic_net: (ctu_ddr2_dram_cken_dl), line:36
   |vpiNet:
   \_logic_net: (ctu_ddr3_dram_cken_dl), line:36
   |vpiNet:
   \_logic_net: (ctu_dram02_dram_cken_dl), line:37
   |vpiNet:
   \_logic_net: (ctu_dram13_dram_cken_dl), line:37
   |vpiNet:
   \_logic_net: (start_clk_dl), line:37
   |vpiNet:
   \_logic_net: (a_grst_dl), line:38
   |vpiNet:
   \_logic_net: (a_dbginit_dl), line:38
   |vpiNet:
   \_logic_net: (de_grst_dsync_edge_dl), line:38
   |vpiNet:
   \_logic_net: (de_dbginit_dsync_edge_dl), line:39
 |uhdmtopModules:
 \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiDefName:work@ctu_clsp_synch_dldg
   |vpiName:work@ctu_clsp_synch_dldg
   |vpiPort:
   \_port: (start_clk_dg), line:30, parent:work@ctu_clsp_synch_dldg
     |vpiName:start_clk_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_dg), line:30, parent:work@ctu_clsp_synch_dldg
         |vpiName:start_clk_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.start_clk_dg
   |vpiPort:
   \_port: (ctu_ddr0_dram_cken_dg), line:30, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_ddr0_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dram_cken_dg), line:30, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_ddr0_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr0_dram_cken_dg
   |vpiPort:
   \_port: (ctu_ddr1_dram_cken_dg), line:30, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_ddr1_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dram_cken_dg), line:30, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_ddr1_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr1_dram_cken_dg
   |vpiPort:
   \_port: (ctu_ddr2_dram_cken_dg), line:31, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_ddr2_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dram_cken_dg), line:31, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_ddr2_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr2_dram_cken_dg
   |vpiPort:
   \_port: (ctu_ddr3_dram_cken_dg), line:31, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_ddr3_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dram_cken_dg), line:31, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_ddr3_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr3_dram_cken_dg
   |vpiPort:
   \_port: (ctu_dram02_dram_cken_dg), line:32, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_dram02_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_dram_cken_dg), line:32, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_dram02_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_dram02_dram_cken_dg
   |vpiPort:
   \_port: (ctu_dram13_dram_cken_dg), line:32, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_dram13_dram_cken_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_dram_cken_dg), line:32, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_dram13_dram_cken_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_dram13_dram_cken_dg
   |vpiPort:
   \_port: (a_grst_dg), line:32, parent:work@ctu_clsp_synch_dldg
     |vpiName:a_grst_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a_grst_dg), line:32, parent:work@ctu_clsp_synch_dldg
         |vpiName:a_grst_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.a_grst_dg
   |vpiPort:
   \_port: (a_dbginit_dg), line:33, parent:work@ctu_clsp_synch_dldg
     |vpiName:a_dbginit_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a_dbginit_dg), line:33, parent:work@ctu_clsp_synch_dldg
         |vpiName:a_dbginit_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.a_dbginit_dg
   |vpiPort:
   \_port: (de_grst_dsync_edge_dg), line:33, parent:work@ctu_clsp_synch_dldg
     |vpiName:de_grst_dsync_edge_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (de_grst_dsync_edge_dg), line:33, parent:work@ctu_clsp_synch_dldg
         |vpiName:de_grst_dsync_edge_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.de_grst_dsync_edge_dg
   |vpiPort:
   \_port: (de_dbginit_dsync_edge_dg), line:33, parent:work@ctu_clsp_synch_dldg
     |vpiName:de_dbginit_dsync_edge_dg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (de_dbginit_dsync_edge_dg), line:33, parent:work@ctu_clsp_synch_dldg
         |vpiName:de_dbginit_dsync_edge_dg
         |vpiFullName:work@ctu_clsp_synch_dldg.de_dbginit_dsync_edge_dg
   |vpiPort:
   \_port: (io_pwron_rst_l), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:35, parent:work@ctu_clsp_synch_dldg
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_synch_dldg.io_pwron_rst_l
   |vpiPort:
   \_port: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiName:cmp_gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
         |vpiName:cmp_gclk
         |vpiFullName:work@ctu_clsp_synch_dldg.cmp_gclk
   |vpiPort:
   \_port: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_ddr0_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr0_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr1_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_ddr1_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr1_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr2_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_ddr2_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr2_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr3_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_ddr3_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_ddr3_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dram02_dram_cken_dl), line:37, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_dram02_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_dram_cken_dl), line:37, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_dram02_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dram13_dram_cken_dl), line:37, parent:work@ctu_clsp_synch_dldg
     |vpiName:ctu_dram13_dram_cken_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_dram_cken_dl), line:37, parent:work@ctu_clsp_synch_dldg
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.ctu_dram13_dram_cken_dl
   |vpiPort:
   \_port: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_dldg
     |vpiName:start_clk_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_dldg
         |vpiName:start_clk_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.start_clk_dl
   |vpiPort:
   \_port: (a_grst_dl), line:38, parent:work@ctu_clsp_synch_dldg
     |vpiName:a_grst_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a_grst_dl), line:38, parent:work@ctu_clsp_synch_dldg
         |vpiName:a_grst_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.a_grst_dl
   |vpiPort:
   \_port: (a_dbginit_dl), line:38, parent:work@ctu_clsp_synch_dldg
     |vpiName:a_dbginit_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a_dbginit_dl), line:38, parent:work@ctu_clsp_synch_dldg
         |vpiName:a_dbginit_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.a_dbginit_dl
   |vpiPort:
   \_port: (de_grst_dsync_edge_dl), line:38, parent:work@ctu_clsp_synch_dldg
     |vpiName:de_grst_dsync_edge_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (de_grst_dsync_edge_dl), line:38, parent:work@ctu_clsp_synch_dldg
         |vpiName:de_grst_dsync_edge_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.de_grst_dsync_edge_dl
   |vpiPort:
   \_port: (de_dbginit_dsync_edge_dl), line:39, parent:work@ctu_clsp_synch_dldg
     |vpiName:de_dbginit_dsync_edge_dl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (de_dbginit_dsync_edge_dl), line:39, parent:work@ctu_clsp_synch_dldg
         |vpiName:de_dbginit_dsync_edge_dl
         |vpiFullName:work@ctu_clsp_synch_dldg.de_dbginit_dsync_edge_dl
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dffrl_async_ns (u_start_clk_dg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:77, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dffrl_async_ns
     |vpiName:u_start_clk_dg
     |vpiFullName:work@ctu_clsp_synch_dldg.u_start_clk_dg
     |vpiPort:
     \_port: (din), parent:u_start_clk_dg
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (start_clk_dl), line:78
         |vpiName:start_clk_dl
         |vpiActual:
         \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_start_clk_dg
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:79
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (rst_l), parent:u_start_clk_dg
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:80
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_start_clk_dg
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (start_clk_dg), line:81
         |vpiName:start_clk_dg
         |vpiActual:
         \_logic_net: (start_clk_dg), line:30, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dff_ns (u_ctu_ddr0_dram_cken_dg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:83, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dff_ns
     |vpiName:u_ctu_ddr0_dram_cken_dg
     |vpiFullName:work@ctu_clsp_synch_dldg.u_ctu_ddr0_dram_cken_dg
     |vpiPort:
     \_port: (din), parent:u_ctu_ddr0_dram_cken_dg
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dram_cken_dl), line:84
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_ctu_ddr0_dram_cken_dg
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:85
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_ctu_ddr0_dram_cken_dg
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dram_cken_dg), line:86
         |vpiName:ctu_ddr0_dram_cken_dg
         |vpiActual:
         \_logic_net: (ctu_ddr0_dram_cken_dg), line:30, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dff_ns (u_ctu_ddr1_dram_cken_dg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:87, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dff_ns
     |vpiName:u_ctu_ddr1_dram_cken_dg
     |vpiFullName:work@ctu_clsp_synch_dldg.u_ctu_ddr1_dram_cken_dg
     |vpiPort:
     \_port: (din), parent:u_ctu_ddr1_dram_cken_dg
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dram_cken_dl), line:88
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr1_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_ctu_ddr1_dram_cken_dg
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:89
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_ctu_ddr1_dram_cken_dg
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dram_cken_dg), line:90
         |vpiName:ctu_ddr1_dram_cken_dg
         |vpiActual:
         \_logic_net: (ctu_ddr1_dram_cken_dg), line:30, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dff_ns (u_ctu_ddr2_dram_cken_dg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:91, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dff_ns
     |vpiName:u_ctu_ddr2_dram_cken_dg
     |vpiFullName:work@ctu_clsp_synch_dldg.u_ctu_ddr2_dram_cken_dg
     |vpiPort:
     \_port: (din), parent:u_ctu_ddr2_dram_cken_dg
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dram_cken_dl), line:92
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr2_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_ctu_ddr2_dram_cken_dg
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:93
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_ctu_ddr2_dram_cken_dg
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dram_cken_dg), line:94
         |vpiName:ctu_ddr2_dram_cken_dg
         |vpiActual:
         \_logic_net: (ctu_ddr2_dram_cken_dg), line:31, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dff_ns (u_ctu_ddr3_dram_cken_dg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:96, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dff_ns
     |vpiName:u_ctu_ddr3_dram_cken_dg
     |vpiFullName:work@ctu_clsp_synch_dldg.u_ctu_ddr3_dram_cken_dg
     |vpiPort:
     \_port: (din), parent:u_ctu_ddr3_dram_cken_dg
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dram_cken_dl), line:97
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr3_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_ctu_ddr3_dram_cken_dg
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:98
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_ctu_ddr3_dram_cken_dg
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dram_cken_dg), line:99
         |vpiName:ctu_ddr3_dram_cken_dg
         |vpiActual:
         \_logic_net: (ctu_ddr3_dram_cken_dg), line:31, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dff_ns (u_ctu_dram02_dram_cken_dg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:101, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dff_ns
     |vpiName:u_ctu_dram02_dram_cken_dg
     |vpiFullName:work@ctu_clsp_synch_dldg.u_ctu_dram02_dram_cken_dg
     |vpiPort:
     \_port: (din), parent:u_ctu_dram02_dram_cken_dg
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_dram02_dram_cken_dl), line:102
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_dram02_dram_cken_dl), line:37, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_ctu_dram02_dram_cken_dg
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:103
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_ctu_dram02_dram_cken_dg
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_dram02_dram_cken_dg), line:104
         |vpiName:ctu_dram02_dram_cken_dg
         |vpiActual:
         \_logic_net: (ctu_dram02_dram_cken_dg), line:32, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dff_ns (u_ctu_dram13_dram_cken_dg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:106, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dff_ns
     |vpiName:u_ctu_dram13_dram_cken_dg
     |vpiFullName:work@ctu_clsp_synch_dldg.u_ctu_dram13_dram_cken_dg
     |vpiPort:
     \_port: (din), parent:u_ctu_dram13_dram_cken_dg
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_dram13_dram_cken_dl), line:107
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_dram13_dram_cken_dl), line:37, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_ctu_dram13_dram_cken_dg
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:108
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_ctu_dram13_dram_cken_dg
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_dram13_dram_cken_dg), line:109
         |vpiName:ctu_dram13_dram_cken_dg
         |vpiActual:
         \_logic_net: (ctu_dram13_dram_cken_dg), line:32, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dff_ns (u_a_grst_dg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:111, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dff_ns
     |vpiName:u_a_grst_dg
     |vpiFullName:work@ctu_clsp_synch_dldg.u_a_grst_dg
     |vpiPort:
     \_port: (din), parent:u_a_grst_dg
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (a_grst_dl), line:112
         |vpiName:a_grst_dl
         |vpiActual:
         \_logic_net: (a_grst_dl), line:38, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_a_grst_dg
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:113
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_a_grst_dg
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (a_grst_dg), line:114
         |vpiName:a_grst_dg
         |vpiActual:
         \_logic_net: (a_grst_dg), line:32, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dff_ns (u_a_dbginit_dl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:116, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dff_ns
     |vpiName:u_a_dbginit_dl
     |vpiFullName:work@ctu_clsp_synch_dldg.u_a_dbginit_dl
     |vpiPort:
     \_port: (din), parent:u_a_dbginit_dl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (a_dbginit_dl), line:117
         |vpiName:a_dbginit_dl
         |vpiActual:
         \_logic_net: (a_dbginit_dl), line:38, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_a_dbginit_dl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:118
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_a_dbginit_dl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (a_dbginit_dg), line:119
         |vpiName:a_dbginit_dg
         |vpiActual:
         \_logic_net: (a_dbginit_dg), line:33, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dff_ns (u_de_grst_dsync_edge_dl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:121, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dff_ns
     |vpiName:u_de_grst_dsync_edge_dl
     |vpiFullName:work@ctu_clsp_synch_dldg.u_de_grst_dsync_edge_dl
     |vpiPort:
     \_port: (din), parent:u_de_grst_dsync_edge_dl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (de_grst_dsync_edge_dl), line:122
         |vpiName:de_grst_dsync_edge_dl
         |vpiActual:
         \_logic_net: (de_grst_dsync_edge_dl), line:38, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_de_grst_dsync_edge_dl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:123
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_de_grst_dsync_edge_dl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (de_grst_dsync_edge_dg), line:124
         |vpiName:de_grst_dsync_edge_dg
         |vpiActual:
         \_logic_net: (de_grst_dsync_edge_dg), line:33, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_dldg::dff_ns (u_de_dbginit_dsync_edge_dl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:126, parent:work@ctu_clsp_synch_dldg
     |vpiDefName:work@ctu_clsp_synch_dldg::dff_ns
     |vpiName:u_de_dbginit_dsync_edge_dl
     |vpiFullName:work@ctu_clsp_synch_dldg.u_de_dbginit_dsync_edge_dl
     |vpiPort:
     \_port: (din), parent:u_de_dbginit_dsync_edge_dl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (de_dbginit_dsync_edge_dl), line:127
         |vpiName:de_dbginit_dsync_edge_dl
         |vpiActual:
         \_logic_net: (de_dbginit_dsync_edge_dl), line:39, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (clk), parent:u_de_dbginit_dsync_edge_dl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk), line:128
         |vpiName:cmp_gclk
         |vpiActual:
         \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
     |vpiPort:
     \_port: (q), parent:u_de_dbginit_dsync_edge_dl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (de_dbginit_dsync_edge_dg), line:129
         |vpiName:de_dbginit_dsync_edge_dg
         |vpiActual:
         \_logic_net: (de_dbginit_dsync_edge_dg), line:33, parent:work@ctu_clsp_synch_dldg
     |vpiInstance:
     \_module: work@ctu_clsp_synch_dldg (work@ctu_clsp_synch_dldg), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>, line:28
   |vpiNet:
   \_logic_net: (start_clk_dg), line:30, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_ddr0_dram_cken_dg), line:30, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_ddr1_dram_cken_dg), line:30, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_ddr2_dram_cken_dg), line:31, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_ddr3_dram_cken_dg), line:31, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_dram02_dram_cken_dg), line:32, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_dram13_dram_cken_dg), line:32, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (a_grst_dg), line:32, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (a_dbginit_dg), line:33, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (de_grst_dsync_edge_dg), line:33, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (de_dbginit_dsync_edge_dg), line:33, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:35, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (cmp_gclk), line:35, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_ddr1_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_ddr2_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_ddr3_dram_cken_dl), line:36, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_dram02_dram_cken_dl), line:37, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (ctu_dram13_dram_cken_dl), line:37, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (a_grst_dl), line:38, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (a_dbginit_dl), line:38, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (de_grst_dsync_edge_dl), line:38, parent:work@ctu_clsp_synch_dldg
   |vpiNet:
   \_logic_net: (de_dbginit_dsync_edge_dl), line:39, parent:work@ctu_clsp_synch_dldg
Object: \work_ctu_clsp_synch_dldg of type 3000
Object: \work_ctu_clsp_synch_dldg of type 32
Object: \start_clk_dg of type 44
Object: \ctu_ddr0_dram_cken_dg of type 44
Object: \ctu_ddr1_dram_cken_dg of type 44
Object: \ctu_ddr2_dram_cken_dg of type 44
Object: \ctu_ddr3_dram_cken_dg of type 44
Object: \ctu_dram02_dram_cken_dg of type 44
Object: \ctu_dram13_dram_cken_dg of type 44
Object: \a_grst_dg of type 44
Object: \a_dbginit_dg of type 44
Object: \de_grst_dsync_edge_dg of type 44
Object: \de_dbginit_dsync_edge_dg of type 44
Object: \io_pwron_rst_l of type 44
Object: \cmp_gclk of type 44
Object: \ctu_ddr0_dram_cken_dl of type 44
Object: \ctu_ddr1_dram_cken_dl of type 44
Object: \ctu_ddr2_dram_cken_dl of type 44
Object: \ctu_ddr3_dram_cken_dl of type 44
Object: \ctu_dram02_dram_cken_dl of type 44
Object: \ctu_dram13_dram_cken_dl of type 44
Object: \start_clk_dl of type 44
Object: \a_grst_dl of type 44
Object: \a_dbginit_dl of type 44
Object: \de_grst_dsync_edge_dl of type 44
Object: \de_dbginit_dsync_edge_dl of type 44
Object: \u_start_clk_dg of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \rst_l of type 44
Object: \q of type 44
Object: \u_ctu_ddr0_dram_cken_dg of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \q of type 44
Object: \u_ctu_ddr1_dram_cken_dg of type 32
Object: \u_ctu_ddr2_dram_cken_dg of type 32
Object: \u_ctu_ddr3_dram_cken_dg of type 32
Object: \u_ctu_dram02_dram_cken_dg of type 32
Object: \u_ctu_dram13_dram_cken_dg of type 32
Object: \u_a_grst_dg of type 32
Object: \u_a_dbginit_dl of type 32
Object: \u_de_grst_dsync_edge_dl of type 32
Object: \u_de_dbginit_dsync_edge_dl of type 32
Object: \start_clk_dg of type 36
Object: \ctu_ddr0_dram_cken_dg of type 36
Object: \ctu_ddr1_dram_cken_dg of type 36
Object: \ctu_ddr2_dram_cken_dg of type 36
Object: \ctu_ddr3_dram_cken_dg of type 36
Object: \ctu_dram02_dram_cken_dg of type 36
Object: \ctu_dram13_dram_cken_dg of type 36
Object: \a_grst_dg of type 36
Object: \a_dbginit_dg of type 36
Object: \de_grst_dsync_edge_dg of type 36
Object: \de_dbginit_dsync_edge_dg of type 36
Object: \io_pwron_rst_l of type 36
Object: \cmp_gclk of type 36
Object: \ctu_ddr0_dram_cken_dl of type 36
Object: \ctu_ddr1_dram_cken_dl of type 36
Object: \ctu_ddr2_dram_cken_dl of type 36
Object: \ctu_ddr3_dram_cken_dl of type 36
Object: \ctu_dram02_dram_cken_dl of type 36
Object: \ctu_dram13_dram_cken_dl of type 36
Object: \start_clk_dl of type 36
Object: \a_grst_dl of type 36
Object: \a_dbginit_dl of type 36
Object: \de_grst_dsync_edge_dl of type 36
Object: \de_dbginit_dsync_edge_dl of type 36
Object: \work_ctu_clsp_synch_dldg of type 32
Object: \start_clk_dg of type 36
Object: \ctu_ddr0_dram_cken_dg of type 36
Object: \ctu_ddr1_dram_cken_dg of type 36
Object: \ctu_ddr2_dram_cken_dg of type 36
Object: \ctu_ddr3_dram_cken_dg of type 36
Object: \ctu_dram02_dram_cken_dg of type 36
Object: \ctu_dram13_dram_cken_dg of type 36
Object: \a_grst_dg of type 36
Object: \a_dbginit_dg of type 36
Object: \de_grst_dsync_edge_dg of type 36
Object: \de_dbginit_dsync_edge_dg of type 36
Object: \io_pwron_rst_l of type 36
Object: \cmp_gclk of type 36
Object: \ctu_ddr0_dram_cken_dl of type 36
Object: \ctu_ddr1_dram_cken_dl of type 36
Object: \ctu_ddr2_dram_cken_dl of type 36
Object: \ctu_ddr3_dram_cken_dl of type 36
Object: \ctu_dram02_dram_cken_dl of type 36
Object: \ctu_dram13_dram_cken_dl of type 36
Object: \start_clk_dl of type 36
Object: \a_grst_dl of type 36
Object: \a_dbginit_dl of type 36
Object: \de_grst_dsync_edge_dl of type 36
Object: \de_dbginit_dsync_edge_dl of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ctu_clsp_synch_dldg&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x271ca80] str=&#39;\work_ctu_clsp_synch_dldg&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:30</a>.0-30.0&gt; [0x271cd30] str=&#39;\start_clk_dg&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:30</a>.0-30.0&gt; [0x271d140] str=&#39;\ctu_ddr0_dram_cken_dg&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:30</a>.0-30.0&gt; [0x271d320] str=&#39;\ctu_ddr1_dram_cken_dg&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:31</a>.0-31.0&gt; [0x271d4e0] str=&#39;\ctu_ddr2_dram_cken_dg&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:31</a>.0-31.0&gt; [0x271d680] str=&#39;\ctu_ddr3_dram_cken_dg&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:32</a>.0-32.0&gt; [0x271d840] str=&#39;\ctu_dram02_dram_cken_dg&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:32</a>.0-32.0&gt; [0x271da00] str=&#39;\ctu_dram13_dram_cken_dg&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:32</a>.0-32.0&gt; [0x271dbc0] str=&#39;\a_grst_dg&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:33</a>.0-33.0&gt; [0x271dd80] str=&#39;\a_dbginit_dg&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:33</a>.0-33.0&gt; [0x271dfd0] str=&#39;\de_grst_dsync_edge_dg&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:33</a>.0-33.0&gt; [0x271e190] str=&#39;\de_dbginit_dsync_edge_dg&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:35</a>.0-35.0&gt; [0x271e350] str=&#39;\io_pwron_rst_l&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:35</a>.0-35.0&gt; [0x271e510] str=&#39;\cmp_gclk&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:35</a>.0-35.0&gt; [0x271e6d0] str=&#39;\ctu_ddr0_dram_cken_dl&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:36</a>.0-36.0&gt; [0x271e890] str=&#39;\ctu_ddr1_dram_cken_dl&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:36</a>.0-36.0&gt; [0x271ea50] str=&#39;\ctu_ddr2_dram_cken_dl&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:36</a>.0-36.0&gt; [0x271ec10] str=&#39;\ctu_ddr3_dram_cken_dl&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:37</a>.0-37.0&gt; [0x271eee0] str=&#39;\ctu_dram02_dram_cken_dl&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:37</a>.0-37.0&gt; [0x271f0a0] str=&#39;\ctu_dram13_dram_cken_dl&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:37</a>.0-37.0&gt; [0x271f260] str=&#39;\start_clk_dl&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:38</a>.0-38.0&gt; [0x271f420] str=&#39;\a_grst_dl&#39; input port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:38</a>.0-38.0&gt; [0x271f5e0] str=&#39;\a_dbginit_dl&#39; input port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:38</a>.0-38.0&gt; [0x271f7a0] str=&#39;\de_grst_dsync_edge_dl&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:39</a>.0-39.0&gt; [0x271f960] str=&#39;\de_dbginit_dsync_edge_dl&#39; input port=24
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x271fb20] str=&#39;\u_start_clk_dg&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2720380] str=&#39;\work_ctu_clsp_synch_dldg::dffrl_async_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x27204a0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x27205c0] str=&#39;\start_clk_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720820] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720940] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720b40] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720c60] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720e80] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720fa0] str=&#39;\start_clk_dg&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x27211a0] str=&#39;\u_ctu_ddr0_dram_cken_dg&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2721820] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x2721940] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x2721a60] str=&#39;\ctu_ddr0_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x2721c80] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x2721da0] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x2721fa0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x27220c0] str=&#39;\ctu_ddr0_dram_cken_dg&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x27222c0] str=&#39;\u_ctu_ddr1_dram_cken_dg&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2722440] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x27225a0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x27226c0] str=&#39;\ctu_ddr1_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x27228e0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x2722a00] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x2722c00] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x2722d20] str=&#39;\ctu_ddr1_dram_cken_dg&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2722f20] str=&#39;\u_ctu_ddr2_dram_cken_dg&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27230a0] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723200] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723320] str=&#39;\ctu_ddr2_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723540] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723660] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723860] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723980] str=&#39;\ctu_ddr2_dram_cken_dg&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x2723b80] str=&#39;\u_ctu_ddr3_dram_cken_dg&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2723d00] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x2723e60] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x2723f80] str=&#39;\ctu_ddr3_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x27241a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x27242c0] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x27244c0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x27245e0] str=&#39;\ctu_ddr3_dram_cken_dg&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x27247e0] str=&#39;\u_ctu_dram02_dram_cken_dg&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2730650] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730770] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730890] str=&#39;\ctu_dram02_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730ab0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730bd0] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730dd0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730ef0] str=&#39;\ctu_dram02_dram_cken_dg&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x27310f0] str=&#39;\u_ctu_dram13_dram_cken_dg&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2731270] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x27313d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x27314f0] str=&#39;\ctu_dram13_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x2731710] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x2731830] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x2731a30] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x2731b50] str=&#39;\ctu_dram13_dram_cken_dg&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2731d50] str=&#39;\u_a_grst_dg&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2731ed0] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2732030] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2732150] str=&#39;\a_grst_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2732370] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2732490] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2732690] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x27327b0] str=&#39;\a_grst_dg&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x27329b0] str=&#39;\u_a_dbginit_dl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2732b30] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x2732c90] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x2732db0] str=&#39;\a_dbginit_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x2732fd0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x27330f0] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x27332f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x2733410] str=&#39;\a_dbginit_dg&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2733820] str=&#39;\u_de_grst_dsync_edge_dl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2733940] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2733a60] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2733b80] str=&#39;\de_grst_dsync_edge_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2733d40] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2733e60] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2734060] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2734180] str=&#39;\de_grst_dsync_edge_dg&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734380] str=&#39;\u_de_dbginit_dsync_edge_dl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2734500] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734660] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734780] str=&#39;\de_dbginit_dsync_edge_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x27349a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734ac0] str=&#39;\cmp_gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734cc0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734de0] str=&#39;\de_dbginit_dsync_edge_dg&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x271ca80] str=&#39;\work_ctu_clsp_synch_dldg&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:30</a>.0-30.0&gt; [0x271cd30] str=&#39;\start_clk_dg&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:30</a>.0-30.0&gt; [0x271d140] str=&#39;\ctu_ddr0_dram_cken_dg&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:30</a>.0-30.0&gt; [0x271d320] str=&#39;\ctu_ddr1_dram_cken_dg&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:31</a>.0-31.0&gt; [0x271d4e0] str=&#39;\ctu_ddr2_dram_cken_dg&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:31</a>.0-31.0&gt; [0x271d680] str=&#39;\ctu_ddr3_dram_cken_dg&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:32</a>.0-32.0&gt; [0x271d840] str=&#39;\ctu_dram02_dram_cken_dg&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:32</a>.0-32.0&gt; [0x271da00] str=&#39;\ctu_dram13_dram_cken_dg&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:32</a>.0-32.0&gt; [0x271dbc0] str=&#39;\a_grst_dg&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:33</a>.0-33.0&gt; [0x271dd80] str=&#39;\a_dbginit_dg&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:33</a>.0-33.0&gt; [0x271dfd0] str=&#39;\de_grst_dsync_edge_dg&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:33</a>.0-33.0&gt; [0x271e190] str=&#39;\de_dbginit_dsync_edge_dg&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:35</a>.0-35.0&gt; [0x271e350] str=&#39;\io_pwron_rst_l&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:35</a>.0-35.0&gt; [0x271e510] str=&#39;\cmp_gclk&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:35</a>.0-35.0&gt; [0x271e6d0] str=&#39;\ctu_ddr0_dram_cken_dl&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:36</a>.0-36.0&gt; [0x271e890] str=&#39;\ctu_ddr1_dram_cken_dl&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:36</a>.0-36.0&gt; [0x271ea50] str=&#39;\ctu_ddr2_dram_cken_dl&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:36</a>.0-36.0&gt; [0x271ec10] str=&#39;\ctu_ddr3_dram_cken_dl&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:37</a>.0-37.0&gt; [0x271eee0] str=&#39;\ctu_dram02_dram_cken_dl&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:37</a>.0-37.0&gt; [0x271f0a0] str=&#39;\ctu_dram13_dram_cken_dl&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:37</a>.0-37.0&gt; [0x271f260] str=&#39;\start_clk_dl&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:38</a>.0-38.0&gt; [0x271f420] str=&#39;\a_grst_dl&#39; input basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:38</a>.0-38.0&gt; [0x271f5e0] str=&#39;\a_dbginit_dl&#39; input basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:38</a>.0-38.0&gt; [0x271f7a0] str=&#39;\de_grst_dsync_edge_dl&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:39</a>.0-39.0&gt; [0x271f960] str=&#39;\de_dbginit_dsync_edge_dl&#39; input basic_prep port=24 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x271fb20] str=&#39;\u_start_clk_dg&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2720380] str=&#39;\work_ctu_clsp_synch_dldg::dffrl_async_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x27204a0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x27205c0 -&gt; 0x271f260] str=&#39;\start_clk_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720820] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720940 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720b40] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720c60 -&gt; 0x271e350] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720e80] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-77" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:77</a>.0-77.0&gt; [0x2720fa0 -&gt; 0x271cd30] str=&#39;\start_clk_dg&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x27211a0] str=&#39;\u_ctu_ddr0_dram_cken_dg&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2721820] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x2721940] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x2721a60 -&gt; 0x271e6d0] str=&#39;\ctu_ddr0_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x2721c80] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x2721da0 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x2721fa0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:83</a>.0-83.0&gt; [0x27220c0 -&gt; 0x271d140] str=&#39;\ctu_ddr0_dram_cken_dg&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x27222c0] str=&#39;\u_ctu_ddr1_dram_cken_dg&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2722440] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x27225a0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x27226c0 -&gt; 0x271e890] str=&#39;\ctu_ddr1_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x27228e0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x2722a00 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x2722c00] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:87</a>.0-87.0&gt; [0x2722d20 -&gt; 0x271d320] str=&#39;\ctu_ddr1_dram_cken_dg&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2722f20] str=&#39;\u_ctu_ddr2_dram_cken_dg&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27230a0] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723200] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723320 -&gt; 0x271ea50] str=&#39;\ctu_ddr2_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723540] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723660 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723860] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:91</a>.0-91.0&gt; [0x2723980 -&gt; 0x271d4e0] str=&#39;\ctu_ddr2_dram_cken_dg&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x2723b80] str=&#39;\u_ctu_ddr3_dram_cken_dg&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2723d00] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x2723e60] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x2723f80 -&gt; 0x271ec10] str=&#39;\ctu_ddr3_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x27241a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x27242c0 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x27244c0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:96</a>.0-96.0&gt; [0x27245e0 -&gt; 0x271d680] str=&#39;\ctu_ddr3_dram_cken_dg&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x27247e0] str=&#39;\u_ctu_dram02_dram_cken_dg&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2730650] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730770] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730890 -&gt; 0x271eee0] str=&#39;\ctu_dram02_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730ab0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730bd0 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730dd0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:101</a>.0-101.0&gt; [0x2730ef0 -&gt; 0x271d840] str=&#39;\ctu_dram02_dram_cken_dg&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x27310f0] str=&#39;\u_ctu_dram13_dram_cken_dg&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2731270] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x27313d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x27314f0 -&gt; 0x271f0a0] str=&#39;\ctu_dram13_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x2731710] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x2731830 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x2731a30] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:106</a>.0-106.0&gt; [0x2731b50 -&gt; 0x271da00] str=&#39;\ctu_dram13_dram_cken_dg&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2731d50] str=&#39;\u_a_grst_dg&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2731ed0] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2732030] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2732150 -&gt; 0x271f420] str=&#39;\a_grst_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2732370] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2732490 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x2732690] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-111" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:111</a>.0-111.0&gt; [0x27327b0 -&gt; 0x271dbc0] str=&#39;\a_grst_dg&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x27329b0] str=&#39;\u_a_dbginit_dl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2732b30] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x2732c90] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x2732db0 -&gt; 0x271f5e0] str=&#39;\a_dbginit_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x2732fd0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x27330f0 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x27332f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:116</a>.0-116.0&gt; [0x2733410 -&gt; 0x271dd80] str=&#39;\a_dbginit_dg&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2733820] str=&#39;\u_de_grst_dsync_edge_dl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2733940] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2733a60] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2733b80 -&gt; 0x271f7a0] str=&#39;\de_grst_dsync_edge_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2733d40] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2733e60 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2734060] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:121</a>.0-121.0&gt; [0x2734180 -&gt; 0x271dfd0] str=&#39;\de_grst_dsync_edge_dg&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734380] str=&#39;\u_de_dbginit_dsync_edge_dl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2734500] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734660] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734780 -&gt; 0x271f960] str=&#39;\de_dbginit_dsync_edge_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x27349a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734ac0 -&gt; 0x271e510] str=&#39;\cmp_gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734cc0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html#l-126" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v:126</a>.0-126.0&gt; [0x2734de0 -&gt; 0x271e190] str=&#39;\de_dbginit_dsync_edge_dg&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_dldg::dff_ns&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2721310] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2721430] str=&#39;\din&#39; port=29
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2721570] str=&#39;\clk&#39; port=30
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27216b0] str=&#39;\q&#39; port=31
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2721310] str=&#39;\work_ctu_clsp_synch_dldg::dff_ns&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2721430] str=&#39;\din&#39; basic_prep port=29 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2721570] str=&#39;\clk&#39; basic_prep port=30 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27216b0] str=&#39;\q&#39; basic_prep port=31 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_dldg::dffrl_async_ns&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x271fca0] str=&#39;\work_ctu_clsp_synch_dldg::dffrl_async_ns&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x271fde0] str=&#39;\din&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x271ff60] str=&#39;\clk&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27200a0] str=&#39;\rst_l&#39; port=27
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27201c0] str=&#39;\q&#39; port=28
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x271fca0] str=&#39;\work_ctu_clsp_synch_dldg::dffrl_async_ns&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x271fde0] str=&#39;\din&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x271ff60] str=&#39;\clk&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27200a0] str=&#39;\rst_l&#39; basic_prep port=27 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27201c0] str=&#39;\q&#39; basic_prep port=28 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_ctu_clsp_synch_dldg::dff_ns&#39; referenced in module `work_ctu_clsp_synch_dldg&#39; in cell `u_de_dbginit_dsync_edge_dl&#39; does not have a port named &#39;q&#39;.

</pre>
</body>