Random pieces of unfinished and probably(ill-designed) Verilog code.
