Loading plugins phase: Elapsed time ==> 1s.137ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\Nimbelink 4.0.cyprj -d CY8C5888LTI-LP097 -s C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.031ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.419ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Nimbelink 4.0.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\Nimbelink 4.0.cyprj -dcpsoc3 Nimbelink 4.0.v -verilog
======================================================================

======================================================================
Compiling:  Nimbelink 4.0.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\Nimbelink 4.0.cyprj -dcpsoc3 Nimbelink 4.0.v -verilog
======================================================================

======================================================================
Compiling:  Nimbelink 4.0.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\Nimbelink 4.0.cyprj -dcpsoc3 -verilog Nimbelink 4.0.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jul 26 14:26:44 2016


======================================================================
Compiling:  Nimbelink 4.0.v
Program  :   vpp
Options  :    -yv2 -q10 Nimbelink 4.0.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jul 26 14:26:44 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Nimbelink 4.0.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Nimbelink 4.0.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\Nimbelink 4.0.cyprj -dcpsoc3 -verilog Nimbelink 4.0.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jul 26 14:26:46 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\codegentemp\Nimbelink 4.0.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\codegentemp\Nimbelink 4.0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Nimbelink 4.0.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\Nimbelink 4.0.cyprj -dcpsoc3 -verilog Nimbelink 4.0.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jul 26 14:26:47 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\codegentemp\Nimbelink 4.0.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\codegentemp\Nimbelink 4.0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_NL:BUART:reset_sr\
	\UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_164
	\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_NL:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_NL:BUART:sRX:MODULE_5:lt\
	\UART_NL:BUART:sRX:MODULE_5:eq\
	\UART_NL:BUART:sRX:MODULE_5:gt\
	\UART_NL:BUART:sRX:MODULE_5:gte\
	\UART_NL:BUART:sRX:MODULE_5:lte\
	\I2C:udb_clk\
	Net_142
	\I2C:Net_973\
	Net_143
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_148
	\I2C:Net_975\
	Net_147
	Net_146
	\UART_DEBUG:BUART:HalfDuplexSend\
	\UART_DEBUG:BUART:FinalAddrMode_2\
	\UART_DEBUG:BUART:FinalAddrMode_1\
	\UART_DEBUG:BUART:FinalAddrMode_0\
	\UART_DEBUG:BUART:reset_sr\
	Net_157
	\UART_SRV:BUART:reset_sr\
	\UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_176
	\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_SRV:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_SRV:BUART:sRX:MODULE_10:lt\
	\UART_SRV:BUART:sRX:MODULE_10:eq\
	\UART_SRV:BUART:sRX:MODULE_10:gt\
	\UART_SRV:BUART:sRX:MODULE_10:gte\
	\UART_SRV:BUART:sRX:MODULE_10:lte\


Deleted 66 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Tx_2_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Tx_2_net_0
Aliasing \UART_NL:BUART:tx_hd_send_break\ to zero
Aliasing \UART_NL:BUART:HalfDuplexSend\ to zero
Aliasing \UART_NL:BUART:FinalParityType_1\ to zero
Aliasing \UART_NL:BUART:FinalParityType_0\ to zero
Aliasing \UART_NL:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_NL:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_NL:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_NL:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_NL:BUART:tx_status_6\ to zero
Aliasing \UART_NL:BUART:tx_status_5\ to zero
Aliasing \UART_NL:BUART:tx_status_4\ to zero
Aliasing \UART_NL:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_2_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Tx_2_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Tx_2_net_0
Aliasing \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_NL:BUART:rx_status_1\ to zero
Aliasing \UART_NL:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_NL:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_NL:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Tx_2_net_0
Aliasing \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Tx_2_net_0
Aliasing \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_2_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__Tx_2_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Tx_2_net_0
Aliasing tmpOE__ON_OFF_net_0 to tmpOE__Tx_2_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__Tx_2_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__Tx_2_net_0
Aliasing \I2C:Net_969\ to tmpOE__Tx_2_net_0
Aliasing \I2C:Net_968\ to tmpOE__Tx_2_net_0
Aliasing \UART_DEBUG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_DEBUG:BUART:FinalParityType_1\ to zero
Aliasing \UART_DEBUG:BUART:FinalParityType_0\ to zero
Aliasing \UART_DEBUG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_DEBUG:BUART:tx_status_6\ to zero
Aliasing \UART_DEBUG:BUART:tx_status_5\ to zero
Aliasing \UART_DEBUG:BUART:tx_status_4\ to zero
Aliasing \UART_SRV:BUART:tx_hd_send_break\ to zero
Aliasing \UART_SRV:BUART:HalfDuplexSend\ to zero
Aliasing \UART_SRV:BUART:FinalParityType_1\ to zero
Aliasing \UART_SRV:BUART:FinalParityType_0\ to zero
Aliasing \UART_SRV:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_SRV:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_SRV:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_SRV:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_SRV:BUART:tx_status_6\ to zero
Aliasing \UART_SRV:BUART:tx_status_5\ to zero
Aliasing \UART_SRV:BUART:tx_status_4\ to zero
Aliasing \UART_SRV:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_2_net_0
Aliasing \UART_SRV:BUART:sRX:s23Poll:MODIN6_1\ to \UART_SRV:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_SRV:BUART:sRX:s23Poll:MODIN6_0\ to \UART_SRV:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__Tx_2_net_0
Aliasing \UART_SRV:BUART:sRX:s23Poll:MODIN7_1\ to \UART_SRV:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_SRV:BUART:sRX:s23Poll:MODIN7_0\ to \UART_SRV:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__Tx_2_net_0
Aliasing \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_SRV:BUART:rx_status_1\ to zero
Aliasing \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__Tx_2_net_0
Aliasing \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__Tx_2_net_0
Aliasing \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_2_net_0
Aliasing tmpOE__Rx_2_net_0 to tmpOE__Tx_2_net_0
Aliasing tmpOE__Tx_3_net_0 to tmpOE__Tx_2_net_0
Aliasing \UART_NL:BUART:reset_reg\\D\ to zero
Aliasing \UART_NL:BUART:rx_break_status\\D\ to zero
Aliasing \UART_DEBUG:BUART:reset_reg\\D\ to zero
Aliasing \UART_SRV:BUART:reset_reg\\D\ to zero
Aliasing \UART_SRV:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire Net_79[1] = \UART_NL:BUART:rx_interrupt_out\[38]
Removing Lhs of wire one[9] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire tmpOE__Rx_1_net_0[12] = tmpOE__Tx_2_net_0[3]
Removing Rhs of wire Net_169[18] = \UART_NL:BUART:tx_interrupt_out\[37]
Removing Lhs of wire \UART_NL:Net_61\[22] = \UART_NL:Net_9\[20]
Removing Lhs of wire \UART_NL:BUART:tx_hd_send_break\[26] = zero[8]
Removing Lhs of wire \UART_NL:BUART:HalfDuplexSend\[27] = zero[8]
Removing Lhs of wire \UART_NL:BUART:FinalParityType_1\[28] = zero[8]
Removing Lhs of wire \UART_NL:BUART:FinalParityType_0\[29] = zero[8]
Removing Lhs of wire \UART_NL:BUART:FinalAddrMode_2\[30] = zero[8]
Removing Lhs of wire \UART_NL:BUART:FinalAddrMode_1\[31] = zero[8]
Removing Lhs of wire \UART_NL:BUART:FinalAddrMode_0\[32] = zero[8]
Removing Lhs of wire \UART_NL:BUART:tx_ctrl_mark\[33] = zero[8]
Removing Rhs of wire \UART_NL:BUART:tx_bitclk_enable_pre\[42] = \UART_NL:BUART:tx_bitclk_dp\[78]
Removing Lhs of wire \UART_NL:BUART:tx_counter_tc\[88] = \UART_NL:BUART:tx_counter_dp\[79]
Removing Lhs of wire \UART_NL:BUART:tx_status_6\[89] = zero[8]
Removing Lhs of wire \UART_NL:BUART:tx_status_5\[90] = zero[8]
Removing Lhs of wire \UART_NL:BUART:tx_status_4\[91] = zero[8]
Removing Lhs of wire \UART_NL:BUART:tx_status_1\[93] = \UART_NL:BUART:tx_fifo_empty\[56]
Removing Lhs of wire \UART_NL:BUART:tx_status_3\[95] = \UART_NL:BUART:tx_fifo_notfull\[55]
Removing Lhs of wire \UART_NL:BUART:rx_count7_bit8_wire\[155] = zero[8]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[162] = \UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[173]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[164] = \UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[174]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[165] = \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[190]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[166] = \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[204]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[167] = MODIN1_1[168]
Removing Rhs of wire MODIN1_1[168] = \UART_NL:BUART:pollcount_1\[161]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[169] = MODIN1_0[170]
Removing Rhs of wire MODIN1_0[170] = \UART_NL:BUART:pollcount_0\[163]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[176] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[177] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[178] = MODIN1_1[168]
Removing Lhs of wire MODIN2_1[179] = MODIN1_1[168]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[180] = MODIN1_0[170]
Removing Lhs of wire MODIN2_0[181] = MODIN1_0[170]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[182] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[183] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[184] = MODIN1_1[168]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[185] = MODIN1_0[170]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[186] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[187] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[192] = MODIN1_1[168]
Removing Lhs of wire MODIN3_1[193] = MODIN1_1[168]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[194] = MODIN1_0[170]
Removing Lhs of wire MODIN3_0[195] = MODIN1_0[170]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[196] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[197] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[198] = MODIN1_1[168]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[199] = MODIN1_0[170]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[200] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[201] = zero[8]
Removing Lhs of wire \UART_NL:BUART:rx_status_1\[208] = zero[8]
Removing Rhs of wire \UART_NL:BUART:rx_status_2\[209] = \UART_NL:BUART:rx_parity_error_status\[210]
Removing Rhs of wire \UART_NL:BUART:rx_status_3\[211] = \UART_NL:BUART:rx_stop_bit_error\[212]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[222] = \UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_0\[271]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[226] = \UART_NL:BUART:sRX:MODULE_5:g1:a0:xneq\[293]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newa_6\[227] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newa_5\[228] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newa_4\[229] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newa_3\[230] = MODIN4_6[231]
Removing Rhs of wire MODIN4_6[231] = \UART_NL:BUART:rx_count_6\[150]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newa_2\[232] = MODIN4_5[233]
Removing Rhs of wire MODIN4_5[233] = \UART_NL:BUART:rx_count_5\[151]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newa_1\[234] = MODIN4_4[235]
Removing Rhs of wire MODIN4_4[235] = \UART_NL:BUART:rx_count_4\[152]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newa_0\[236] = MODIN4_3[237]
Removing Rhs of wire MODIN4_3[237] = \UART_NL:BUART:rx_count_3\[153]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_6\[238] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_5\[239] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_4\[240] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_3\[241] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_2\[242] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_1\[243] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:newb_0\[244] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:dataa_6\[245] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:dataa_5\[246] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:dataa_4\[247] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:dataa_3\[248] = MODIN4_6[231]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:dataa_2\[249] = MODIN4_5[233]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:dataa_1\[250] = MODIN4_4[235]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:dataa_0\[251] = MODIN4_3[237]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:datab_6\[252] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:datab_5\[253] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:datab_4\[254] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:datab_3\[255] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:datab_2\[256] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:datab_1\[257] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_4:g2:a0:datab_0\[258] = zero[8]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_5:g1:a0:newa_0\[273] = \UART_NL:BUART:rx_postpoll\[109]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_5:g1:a0:newb_0\[274] = \UART_NL:BUART:rx_parity_bit\[225]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_5:g1:a0:dataa_0\[275] = \UART_NL:BUART:rx_postpoll\[109]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_5:g1:a0:datab_0\[276] = \UART_NL:BUART:rx_parity_bit\[225]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[277] = \UART_NL:BUART:rx_postpoll\[109]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[278] = \UART_NL:BUART:rx_parity_bit\[225]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[280] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[281] = \UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[279]
Removing Lhs of wire \UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[282] = \UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[279]
Removing Lhs of wire tmpOE__Pin_1_net_0[304] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire tmpOE__Tx_1_net_0[310] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire tmpOE__ON_OFF_net_0[318] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire tmpOE__SDA_1_net_0[324] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire tmpOE__SCL_1_net_0[330] = tmpOE__Tx_2_net_0[3]
Removing Rhs of wire \I2C:sda_x_wire\[335] = \I2C:Net_643_1\[336]
Removing Rhs of wire \I2C:Net_697\[338] = \I2C:Net_643_2\[344]
Removing Rhs of wire \I2C:Net_1109_0\[341] = \I2C:scl_yfb\[354]
Removing Rhs of wire \I2C:Net_1109_1\[342] = \I2C:sda_yfb\[355]
Removing Lhs of wire \I2C:scl_x_wire\[345] = \I2C:Net_643_0\[343]
Removing Lhs of wire \I2C:Net_969\[346] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \I2C:Net_968\[347] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[357] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[359] = tmpOE__Tx_2_net_0[3]
Removing Rhs of wire Net_156[366] = \UART_DEBUG:BUART:tx_interrupt_out\[384]
Removing Lhs of wire \UART_DEBUG:Net_61\[369] = \UART_DEBUG:Net_9\[368]
Removing Lhs of wire \UART_DEBUG:BUART:tx_hd_send_break\[373] = zero[8]
Removing Lhs of wire \UART_DEBUG:BUART:FinalParityType_1\[375] = zero[8]
Removing Lhs of wire \UART_DEBUG:BUART:FinalParityType_0\[376] = zero[8]
Removing Lhs of wire \UART_DEBUG:BUART:tx_ctrl_mark\[380] = zero[8]
Removing Rhs of wire \UART_DEBUG:BUART:tx_bitclk_enable_pre\[389] = \UART_DEBUG:BUART:tx_bitclk_dp\[425]
Removing Lhs of wire \UART_DEBUG:BUART:tx_counter_tc\[435] = \UART_DEBUG:BUART:tx_counter_dp\[426]
Removing Lhs of wire \UART_DEBUG:BUART:tx_status_6\[436] = zero[8]
Removing Lhs of wire \UART_DEBUG:BUART:tx_status_5\[437] = zero[8]
Removing Lhs of wire \UART_DEBUG:BUART:tx_status_4\[438] = zero[8]
Removing Lhs of wire \UART_DEBUG:BUART:tx_status_1\[440] = \UART_DEBUG:BUART:tx_fifo_empty\[403]
Removing Lhs of wire \UART_DEBUG:BUART:tx_status_3\[442] = \UART_DEBUG:BUART:tx_fifo_notfull\[402]
Removing Rhs of wire Net_181[450] = \UART_SRV:BUART:tx_interrupt_out\[471]
Removing Rhs of wire Net_182[454] = \UART_SRV:BUART:rx_interrupt_out\[472]
Removing Lhs of wire \UART_SRV:Net_61\[455] = \UART_SRV:Net_9\[452]
Removing Lhs of wire \UART_SRV:BUART:tx_hd_send_break\[459] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:HalfDuplexSend\[460] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:FinalParityType_1\[461] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:FinalParityType_0\[462] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:FinalAddrMode_2\[463] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:FinalAddrMode_1\[464] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:FinalAddrMode_0\[465] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:tx_ctrl_mark\[466] = zero[8]
Removing Rhs of wire \UART_SRV:BUART:tx_bitclk_enable_pre\[476] = \UART_SRV:BUART:tx_bitclk_dp\[512]
Removing Lhs of wire \UART_SRV:BUART:tx_counter_tc\[522] = \UART_SRV:BUART:tx_counter_dp\[513]
Removing Lhs of wire \UART_SRV:BUART:tx_status_6\[523] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:tx_status_5\[524] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:tx_status_4\[525] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:tx_status_1\[527] = \UART_SRV:BUART:tx_fifo_empty\[490]
Removing Lhs of wire \UART_SRV:BUART:tx_status_3\[529] = \UART_SRV:BUART:tx_fifo_notfull\[489]
Removing Lhs of wire \UART_SRV:BUART:rx_count7_bit8_wire\[589] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[597] = \UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[608]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[599] = \UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[609]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[600] = \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[625]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[601] = \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[639]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[602] = \UART_SRV:BUART:sRX:s23Poll:MODIN5_1\[603]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODIN5_1\[603] = \UART_SRV:BUART:pollcount_1\[595]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[604] = \UART_SRV:BUART:sRX:s23Poll:MODIN5_0\[605]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODIN5_0\[605] = \UART_SRV:BUART:pollcount_0\[598]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[611] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[612] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[613] = \UART_SRV:BUART:pollcount_1\[595]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODIN6_1\[614] = \UART_SRV:BUART:pollcount_1\[595]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[615] = \UART_SRV:BUART:pollcount_0\[598]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODIN6_0\[616] = \UART_SRV:BUART:pollcount_0\[598]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[617] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[618] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[619] = \UART_SRV:BUART:pollcount_1\[595]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[620] = \UART_SRV:BUART:pollcount_0\[598]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[621] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[622] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[627] = \UART_SRV:BUART:pollcount_1\[595]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODIN7_1\[628] = \UART_SRV:BUART:pollcount_1\[595]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[629] = \UART_SRV:BUART:pollcount_0\[598]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODIN7_0\[630] = \UART_SRV:BUART:pollcount_0\[598]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[631] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[632] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[633] = \UART_SRV:BUART:pollcount_1\[595]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[634] = \UART_SRV:BUART:pollcount_0\[598]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[635] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[636] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:rx_status_1\[643] = zero[8]
Removing Rhs of wire \UART_SRV:BUART:rx_status_2\[644] = \UART_SRV:BUART:rx_parity_error_status\[645]
Removing Rhs of wire \UART_SRV:BUART:rx_status_3\[646] = \UART_SRV:BUART:rx_stop_bit_error\[647]
Removing Lhs of wire \UART_SRV:BUART:sRX:cmp_vv_vv_MODGEN_9\[657] = \UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_0\[706]
Removing Lhs of wire \UART_SRV:BUART:sRX:cmp_vv_vv_MODGEN_10\[661] = \UART_SRV:BUART:sRX:MODULE_10:g1:a0:xneq\[728]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newa_6\[662] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newa_5\[663] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newa_4\[664] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newa_3\[665] = \UART_SRV:BUART:sRX:MODIN8_6\[666]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODIN8_6\[666] = \UART_SRV:BUART:rx_count_6\[584]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newa_2\[667] = \UART_SRV:BUART:sRX:MODIN8_5\[668]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODIN8_5\[668] = \UART_SRV:BUART:rx_count_5\[585]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newa_1\[669] = \UART_SRV:BUART:sRX:MODIN8_4\[670]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODIN8_4\[670] = \UART_SRV:BUART:rx_count_4\[586]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newa_0\[671] = \UART_SRV:BUART:sRX:MODIN8_3\[672]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODIN8_3\[672] = \UART_SRV:BUART:rx_count_3\[587]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_6\[673] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_5\[674] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_4\[675] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_3\[676] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_2\[677] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_1\[678] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:newb_0\[679] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:dataa_6\[680] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:dataa_5\[681] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:dataa_4\[682] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:dataa_3\[683] = \UART_SRV:BUART:rx_count_6\[584]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:dataa_2\[684] = \UART_SRV:BUART:rx_count_5\[585]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:dataa_1\[685] = \UART_SRV:BUART:rx_count_4\[586]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:dataa_0\[686] = \UART_SRV:BUART:rx_count_3\[587]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:datab_6\[687] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:datab_5\[688] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:datab_4\[689] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:datab_3\[690] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:datab_2\[691] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:datab_1\[692] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_9:g2:a0:datab_0\[693] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_10:g1:a0:newa_0\[708] = \UART_SRV:BUART:rx_postpoll\[543]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_10:g1:a0:newb_0\[709] = \UART_SRV:BUART:rx_parity_bit\[660]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_10:g1:a0:dataa_0\[710] = \UART_SRV:BUART:rx_postpoll\[543]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_10:g1:a0:datab_0\[711] = \UART_SRV:BUART:rx_parity_bit\[660]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[712] = \UART_SRV:BUART:rx_postpoll\[543]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[713] = \UART_SRV:BUART:rx_parity_bit\[660]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[715] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[716] = \UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[714]
Removing Lhs of wire \UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[717] = \UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[714]
Removing Lhs of wire tmpOE__Rx_2_net_0[739] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire tmpOE__Tx_3_net_0[744] = tmpOE__Tx_2_net_0[3]
Removing Lhs of wire \UART_NL:BUART:reset_reg\\D\[749] = zero[8]
Removing Lhs of wire \UART_NL:BUART:rx_bitclk\\D\[764] = \UART_NL:BUART:rx_bitclk_pre\[144]
Removing Lhs of wire \UART_NL:BUART:rx_parity_error_pre\\D\[773] = \UART_NL:BUART:rx_parity_error_pre\[220]
Removing Lhs of wire \UART_NL:BUART:rx_break_status\\D\[774] = zero[8]
Removing Lhs of wire \UART_DEBUG:BUART:reset_reg\\D\[778] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:reset_reg\\D\[788] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:rx_bitclk\\D\[803] = \UART_SRV:BUART:rx_bitclk_pre\[578]
Removing Lhs of wire \UART_SRV:BUART:rx_parity_error_pre\\D\[812] = \UART_SRV:BUART:rx_parity_error_pre\[655]
Removing Lhs of wire \UART_SRV:BUART:rx_break_status\\D\[813] = zero[8]

------------------------------------------------------
Aliased 0 equations, 230 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Tx_2_net_0' (cost = 0):
tmpOE__Tx_2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_NL:BUART:rx_addressmatch\' (cost = 0):
\UART_NL:BUART:rx_addressmatch\ <= (\UART_NL:BUART:rx_addressmatch2\
	OR \UART_NL:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_NL:BUART:rx_bitclk_pre\' (cost = 1):
\UART_NL:BUART:rx_bitclk_pre\ <= ((not \UART_NL:BUART:rx_count_2\ and not \UART_NL:BUART:rx_count_1\ and not \UART_NL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_NL:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_NL:BUART:rx_bitclk_pre16x\ <= ((not \UART_NL:BUART:rx_count_2\ and \UART_NL:BUART:rx_count_1\ and \UART_NL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_NL:BUART:rx_poll_bit1\' (cost = 1):
\UART_NL:BUART:rx_poll_bit1\ <= ((not \UART_NL:BUART:rx_count_2\ and not \UART_NL:BUART:rx_count_1\ and \UART_NL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_NL:BUART:rx_poll_bit2\' (cost = 1):
\UART_NL:BUART:rx_poll_bit2\ <= ((not \UART_NL:BUART:rx_count_2\ and not \UART_NL:BUART:rx_count_1\ and not \UART_NL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_NL:BUART:pollingrange\' (cost = 4):
\UART_NL:BUART:pollingrange\ <= ((not \UART_NL:BUART:rx_count_2\ and not \UART_NL:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_NL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_NL:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_SRV:BUART:rx_addressmatch\' (cost = 0):
\UART_SRV:BUART:rx_addressmatch\ <= (\UART_SRV:BUART:rx_addressmatch2\
	OR \UART_SRV:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_SRV:BUART:rx_bitclk_pre\' (cost = 1):
\UART_SRV:BUART:rx_bitclk_pre\ <= ((not \UART_SRV:BUART:rx_count_2\ and not \UART_SRV:BUART:rx_count_1\ and not \UART_SRV:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_SRV:BUART:rx_bitclk_pre16x\ <= ((not \UART_SRV:BUART:rx_count_2\ and \UART_SRV:BUART:rx_count_1\ and \UART_SRV:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:rx_poll_bit1\' (cost = 1):
\UART_SRV:BUART:rx_poll_bit1\ <= ((not \UART_SRV:BUART:rx_count_2\ and not \UART_SRV:BUART:rx_count_1\ and \UART_SRV:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:rx_poll_bit2\' (cost = 1):
\UART_SRV:BUART:rx_poll_bit2\ <= ((not \UART_SRV:BUART:rx_count_2\ and not \UART_SRV:BUART:rx_count_1\ and not \UART_SRV:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:pollingrange\' (cost = 4):
\UART_SRV:BUART:pollingrange\ <= ((not \UART_SRV:BUART:rx_count_2\ and not \UART_SRV:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_SRV:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_SRV:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_SRV:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_SRV:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_SRV:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_SRV:BUART:rx_count_6\ and not \UART_SRV:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_SRV:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_SRV:BUART:rx_count_6\ and not \UART_SRV:BUART:rx_count_4\)
	OR (not \UART_SRV:BUART:rx_count_6\ and not \UART_SRV:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_SRV:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_SRV:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_SRV:BUART:rx_count_6\ and not \UART_SRV:BUART:rx_count_4\)
	OR (not \UART_SRV:BUART:rx_count_6\ and not \UART_SRV:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_NL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_NL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_SRV:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_SRV:BUART:pollcount_1\ and not \UART_SRV:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_SRV:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_SRV:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_SRV:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_SRV:BUART:pollcount_0\ and \UART_SRV:BUART:pollcount_1\)
	OR (not \UART_SRV:BUART:pollcount_1\ and \UART_SRV:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_NL:BUART:rx_postpoll\' (cost = 72):
\UART_NL:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_168 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_168 and not MODIN1_1 and not \UART_NL:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_NL:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_NL:BUART:rx_parity_bit\)
	OR (Net_168 and MODIN1_0 and \UART_NL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_NL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_168 and not MODIN1_1 and not \UART_NL:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_NL:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_NL:BUART:rx_parity_bit\)
	OR (Net_168 and MODIN1_0 and \UART_NL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:rx_postpoll\' (cost = 72):
\UART_SRV:BUART:rx_postpoll\ <= (\UART_SRV:BUART:pollcount_1\
	OR (Net_180 and \UART_SRV:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_SRV:BUART:pollcount_1\ and not Net_180 and not \UART_SRV:BUART:rx_parity_bit\)
	OR (not \UART_SRV:BUART:pollcount_1\ and not \UART_SRV:BUART:pollcount_0\ and not \UART_SRV:BUART:rx_parity_bit\)
	OR (\UART_SRV:BUART:pollcount_1\ and \UART_SRV:BUART:rx_parity_bit\)
	OR (Net_180 and \UART_SRV:BUART:pollcount_0\ and \UART_SRV:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_SRV:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_SRV:BUART:pollcount_1\ and not Net_180 and not \UART_SRV:BUART:rx_parity_bit\)
	OR (not \UART_SRV:BUART:pollcount_1\ and not \UART_SRV:BUART:pollcount_0\ and not \UART_SRV:BUART:rx_parity_bit\)
	OR (\UART_SRV:BUART:pollcount_1\ and \UART_SRV:BUART:rx_parity_bit\)
	OR (Net_180 and \UART_SRV:BUART:pollcount_0\ and \UART_SRV:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 64 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_NL:BUART:rx_status_0\ to zero
Aliasing \UART_NL:BUART:rx_status_6\ to zero
Aliasing \UART_SRV:BUART:rx_status_0\ to zero
Aliasing \UART_SRV:BUART:rx_status_6\ to zero
Aliasing \UART_NL:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_NL:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_NL:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_SRV:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_SRV:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_SRV:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_NL:BUART:rx_bitclk_enable\[108] = \UART_NL:BUART:rx_bitclk\[156]
Removing Lhs of wire \UART_NL:BUART:rx_status_0\[206] = zero[8]
Removing Lhs of wire \UART_NL:BUART:rx_status_6\[215] = zero[8]
Removing Rhs of wire \UART_SRV:BUART:rx_bitclk_enable\[542] = \UART_SRV:BUART:rx_bitclk\[590]
Removing Lhs of wire \UART_SRV:BUART:rx_status_0\[641] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:rx_status_6\[650] = zero[8]
Removing Lhs of wire \UART_NL:BUART:tx_ctrl_mark_last\\D\[756] = \UART_NL:BUART:tx_ctrl_mark_last\[99]
Removing Lhs of wire \UART_NL:BUART:rx_markspace_status\\D\[768] = zero[8]
Removing Lhs of wire \UART_NL:BUART:rx_parity_error_status\\D\[769] = zero[8]
Removing Lhs of wire \UART_NL:BUART:rx_addr_match_status\\D\[771] = zero[8]
Removing Lhs of wire \UART_NL:BUART:rx_markspace_pre\\D\[772] = \UART_NL:BUART:rx_markspace_pre\[219]
Removing Lhs of wire \UART_NL:BUART:rx_parity_bit\\D\[777] = \UART_NL:BUART:rx_parity_bit\[225]
Removing Lhs of wire \UART_DEBUG:BUART:tx_ctrl_mark_last\\D\[785] = \UART_DEBUG:BUART:tx_ctrl_mark_last\[446]
Removing Lhs of wire \UART_SRV:BUART:tx_ctrl_mark_last\\D\[795] = \UART_SRV:BUART:tx_ctrl_mark_last\[533]
Removing Lhs of wire \UART_SRV:BUART:rx_markspace_status\\D\[807] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:rx_parity_error_status\\D\[808] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:rx_addr_match_status\\D\[810] = zero[8]
Removing Lhs of wire \UART_SRV:BUART:rx_markspace_pre\\D\[811] = \UART_SRV:BUART:rx_markspace_pre\[654]
Removing Lhs of wire \UART_SRV:BUART:rx_parity_bit\\D\[816] = \UART_SRV:BUART:rx_parity_bit\[660]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_NL:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_NL:BUART:rx_parity_bit\ and Net_168 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_NL:BUART:rx_parity_bit\)
	OR (not Net_168 and not MODIN1_1 and \UART_NL:BUART:rx_parity_bit\)
	OR (not \UART_NL:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_SRV:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_SRV:BUART:rx_parity_bit\ and Net_180 and \UART_SRV:BUART:pollcount_0\)
	OR (not \UART_SRV:BUART:pollcount_1\ and not \UART_SRV:BUART:pollcount_0\ and \UART_SRV:BUART:rx_parity_bit\)
	OR (not \UART_SRV:BUART:pollcount_1\ and not Net_180 and \UART_SRV:BUART:rx_parity_bit\)
	OR (not \UART_SRV:BUART:rx_parity_bit\ and \UART_SRV:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\Nimbelink 4.0.cyprj" -dcpsoc3 "Nimbelink 4.0.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.039ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Tuesday, 26 July 2016 14:26:49
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\edtriccorp\Documents\PSoC Creator\Avatar Comms\Nimbelink 4.0.cydsn\Nimbelink 4.0.cyprj -d CY8C5888LTI-LP097 Nimbelink 4.0.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.146ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_NL:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_NL:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_NL:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_NL:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_NL:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_DEBUG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_SRV:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_SRV:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SRV:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_SRV:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SRV:BUART:rx_break_status\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_NL_IntClock'. Fanout=1, Signal=\UART_NL:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART_SRV_IntClock'. Fanout=1, Signal=\UART_SRV:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_DEBUG_IntClock'. Fanout=1, Signal=\UART_DEBUG:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_NL:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_NL_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_NL_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_DEBUG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_DEBUG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_DEBUG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_SRV:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_SRV_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_SRV_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_SRV:BUART:rx_parity_bit\, Duplicate of \UART_SRV:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_SRV:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SRV:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_SRV:BUART:rx_address_detected\, Duplicate of \UART_SRV:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_SRV:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SRV:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_SRV:BUART:rx_parity_error_pre\, Duplicate of \UART_SRV:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_SRV:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SRV:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_SRV:BUART:rx_markspace_pre\, Duplicate of \UART_SRV:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_SRV:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SRV:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_SRV:BUART:rx_state_1\, Duplicate of \UART_SRV:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_SRV:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SRV:BUART:rx_state_1\ (fanout=8)

    Removing \UART_SRV:BUART:tx_parity_bit\, Duplicate of \UART_SRV:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_SRV:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SRV:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_SRV:BUART:tx_mark\, Duplicate of \UART_SRV:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_SRV:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SRV:BUART:tx_mark\ (fanout=0)

    Removing \UART_DEBUG:BUART:tx_parity_bit\, Duplicate of \UART_DEBUG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_DEBUG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_DEBUG:BUART:tx_mark\, Duplicate of \UART_DEBUG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_DEBUG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:tx_mark\ (fanout=0)

    Removing \UART_NL:BUART:rx_parity_bit\, Duplicate of \UART_NL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_NL:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_NL:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_NL:BUART:rx_address_detected\, Duplicate of \UART_NL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_NL:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_NL:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_NL:BUART:rx_parity_error_pre\, Duplicate of \UART_NL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_NL:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_NL:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_NL:BUART:rx_markspace_pre\, Duplicate of \UART_NL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_NL:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_NL:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_NL:BUART:rx_state_1\, Duplicate of \UART_NL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_NL:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_NL:BUART:rx_state_1\ (fanout=8)

    Removing \UART_NL:BUART:tx_parity_bit\, Duplicate of \UART_NL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_NL:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_NL:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_NL:BUART:tx_mark\, Duplicate of \UART_NL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_NL:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_NL:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            input => Net_163 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_168 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilitites: DIGITAL, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_150 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ON_OFF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ON_OFF(0)__PA ,
            pad => ON_OFF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_180 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_3(0)__PA ,
            input => Net_175 ,
            pad => Tx_3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_163, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_NL:BUART:txn\
        );
        Output = Net_163 (fanout=1)

    MacroCell: Name=\UART_NL:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\
            + !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_state_2\
        );
        Output = \UART_NL:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_NL:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              \UART_NL:BUART:tx_fifo_empty\ * \UART_NL:BUART:tx_state_2\
        );
        Output = \UART_NL:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_NL:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_NL:BUART:tx_fifo_notfull\
        );
        Output = \UART_NL:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_NL:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * !\UART_NL:BUART:rx_state_3\ * 
              !\UART_NL:BUART:rx_state_2\
        );
        Output = \UART_NL:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_NL:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_168 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_NL:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_NL:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_NL:BUART:rx_load_fifo\ * \UART_NL:BUART:rx_fifofull\
        );
        Output = \UART_NL:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_NL:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_NL:BUART:rx_fifonotempty\ * 
              \UART_NL:BUART:rx_state_stop1_reg\
        );
        Output = \UART_NL:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_150, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:txn\
        );
        Output = Net_150 (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\
            + !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\
        );
        Output = \UART_DEBUG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_fifo_empty\ * 
              \UART_DEBUG:BUART:tx_state_2\
        );
        Output = \UART_DEBUG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:tx_fifo_notfull\
        );
        Output = \UART_DEBUG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_175, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SRV:BUART:txn\
        );
        Output = Net_175 (fanout=1)

    MacroCell: Name=\UART_SRV:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\
            + !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_state_2\
        );
        Output = \UART_SRV:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_SRV:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              \UART_SRV:BUART:tx_fifo_empty\ * \UART_SRV:BUART:tx_state_2\
        );
        Output = \UART_SRV:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_SRV:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SRV:BUART:tx_fifo_notfull\
        );
        Output = \UART_SRV:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_SRV:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\
        );
        Output = \UART_SRV:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_SRV:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_SRV:BUART:pollcount_1\
            + Net_180 * \UART_SRV:BUART:pollcount_0\
        );
        Output = \UART_SRV:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_SRV:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SRV:BUART:rx_load_fifo\ * \UART_SRV:BUART:rx_fifofull\
        );
        Output = \UART_SRV:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_SRV:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SRV:BUART:rx_fifonotempty\ * 
              \UART_SRV:BUART:rx_state_stop1_reg\
        );
        Output = \UART_SRV:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_NL:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_NL:BUART:txn\ * \UART_NL:BUART:tx_state_1\ * 
              !\UART_NL:BUART:tx_bitclk\
            + \UART_NL:BUART:txn\ * \UART_NL:BUART:tx_state_2\
            + !\UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_shift_out\ * !\UART_NL:BUART:tx_state_2\
            + !\UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_state_2\ * !\UART_NL:BUART:tx_bitclk\
            + \UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_shift_out\ * !\UART_NL:BUART:tx_state_2\ * 
              !\UART_NL:BUART:tx_counter_dp\ * \UART_NL:BUART:tx_bitclk\
        );
        Output = \UART_NL:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_NL:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              \UART_NL:BUART:tx_state_2\
            + \UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_2\ * 
              \UART_NL:BUART:tx_counter_dp\ * \UART_NL:BUART:tx_bitclk\
            + \UART_NL:BUART:tx_state_0\ * !\UART_NL:BUART:tx_state_2\ * 
              \UART_NL:BUART:tx_bitclk\
        );
        Output = \UART_NL:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_NL:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              !\UART_NL:BUART:tx_fifo_empty\
            + !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_fifo_empty\ * !\UART_NL:BUART:tx_state_2\
            + \UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              \UART_NL:BUART:tx_fifo_empty\ * \UART_NL:BUART:tx_state_2\
            + \UART_NL:BUART:tx_state_0\ * !\UART_NL:BUART:tx_state_2\ * 
              \UART_NL:BUART:tx_bitclk\
        );
        Output = \UART_NL:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_NL:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              \UART_NL:BUART:tx_state_2\
            + \UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              \UART_NL:BUART:tx_state_2\
            + \UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_state_2\ * \UART_NL:BUART:tx_bitclk\
            + \UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_2\ * 
              \UART_NL:BUART:tx_counter_dp\ * \UART_NL:BUART:tx_bitclk\
        );
        Output = \UART_NL:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_NL:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_state_2\
            + !\UART_NL:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_NL:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_NL:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_NL:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_NL:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_168 * !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              !\UART_NL:BUART:rx_state_3\ * \UART_NL:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              !\UART_NL:BUART:rx_state_3\ * \UART_NL:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_NL:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_NL:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_NL:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_NL:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_3\ * \UART_NL:BUART:rx_state_2\
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_NL:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_NL:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_168 * !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * !\UART_NL:BUART:rx_state_3\ * 
              !\UART_NL:BUART:rx_state_2\ * \UART_NL:BUART:rx_last\
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_3\
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_2\
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_NL:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_NL:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_NL:BUART:rx_count_2\ * !\UART_NL:BUART:rx_count_1\ * 
              !\UART_NL:BUART:rx_count_0\
        );
        Output = \UART_NL:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_NL:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_state_3\ * 
              \UART_NL:BUART:rx_state_2\
        );
        Output = \UART_NL:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_168 * !\UART_NL:BUART:rx_count_2\ * 
              !\UART_NL:BUART:rx_count_1\ * MODIN1_1
            + Net_168 * !\UART_NL:BUART:rx_count_2\ * 
              !\UART_NL:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\UART_NL:BUART:rx_count_2\ * !\UART_NL:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_168 * !\UART_NL:BUART:rx_count_2\ * 
              !\UART_NL:BUART:rx_count_1\ * MODIN1_0
            + Net_168 * !\UART_NL:BUART:rx_count_2\ * 
              !\UART_NL:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_NL:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_168 * !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_3\ * \UART_NL:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_3\ * \UART_NL:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_NL:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_NL:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_168
        );
        Output = \UART_NL:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_DEBUG:BUART:txn\ * \UART_DEBUG:BUART:tx_state_1\ * 
              !\UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:txn\ * \UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_shift_out\ * 
              !\UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * !\UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_shift_out\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * 
              !\UART_DEBUG:BUART:tx_counter_dp\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_DEBUG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_counter_dp\ * \UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_0\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_DEBUG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_DEBUG:BUART:tx_fifo_empty\
            + !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_fifo_empty\ * 
              !\UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_fifo_empty\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_0\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_DEBUG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * \UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_counter_dp\ * \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_DEBUG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_DEBUG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_SRV:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_SRV:BUART:txn\ * \UART_SRV:BUART:tx_state_1\ * 
              !\UART_SRV:BUART:tx_bitclk\
            + \UART_SRV:BUART:txn\ * \UART_SRV:BUART:tx_state_2\
            + !\UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_shift_out\ * !\UART_SRV:BUART:tx_state_2\
            + !\UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_state_2\ * !\UART_SRV:BUART:tx_bitclk\
            + \UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_shift_out\ * !\UART_SRV:BUART:tx_state_2\ * 
              !\UART_SRV:BUART:tx_counter_dp\ * \UART_SRV:BUART:tx_bitclk\
        );
        Output = \UART_SRV:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_SRV:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              \UART_SRV:BUART:tx_state_2\
            + \UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_2\ * 
              \UART_SRV:BUART:tx_counter_dp\ * \UART_SRV:BUART:tx_bitclk\
            + \UART_SRV:BUART:tx_state_0\ * !\UART_SRV:BUART:tx_state_2\ * 
              \UART_SRV:BUART:tx_bitclk\
        );
        Output = \UART_SRV:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_SRV:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              !\UART_SRV:BUART:tx_fifo_empty\
            + !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_fifo_empty\ * !\UART_SRV:BUART:tx_state_2\
            + \UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              \UART_SRV:BUART:tx_fifo_empty\ * \UART_SRV:BUART:tx_state_2\
            + \UART_SRV:BUART:tx_state_0\ * !\UART_SRV:BUART:tx_state_2\ * 
              \UART_SRV:BUART:tx_bitclk\
        );
        Output = \UART_SRV:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_SRV:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              \UART_SRV:BUART:tx_state_2\
            + \UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              \UART_SRV:BUART:tx_state_2\
            + \UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_state_2\ * \UART_SRV:BUART:tx_bitclk\
            + \UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_2\ * 
              \UART_SRV:BUART:tx_counter_dp\ * \UART_SRV:BUART:tx_bitclk\
        );
        Output = \UART_SRV:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_SRV:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_state_2\
            + !\UART_SRV:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_SRV:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_SRV:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SRV:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_SRV:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * 
              !\UART_SRV:BUART:rx_state_3\ * \UART_SRV:BUART:rx_state_2\ * 
              !\UART_SRV:BUART:pollcount_1\ * !Net_180
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * 
              !\UART_SRV:BUART:rx_state_3\ * \UART_SRV:BUART:rx_state_2\ * 
              !\UART_SRV:BUART:pollcount_1\ * !\UART_SRV:BUART:pollcount_0\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_5\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_4\
        );
        Output = \UART_SRV:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_SRV:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_5\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_4\
        );
        Output = \UART_SRV:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_SRV:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_3\ * 
              \UART_SRV:BUART:rx_state_2\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_5\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_4\
        );
        Output = \UART_SRV:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_SRV:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_3\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_2\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !Net_180 * 
              \UART_SRV:BUART:rx_last\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_5\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_4\
        );
        Output = \UART_SRV:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_SRV:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              !\UART_SRV:BUART:rx_count_0\
        );
        Output = \UART_SRV:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_SRV:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * \UART_SRV:BUART:rx_state_3\ * 
              \UART_SRV:BUART:rx_state_2\
        );
        Output = \UART_SRV:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_SRV:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              !\UART_SRV:BUART:pollcount_1\ * Net_180 * 
              \UART_SRV:BUART:pollcount_0\
            + !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              \UART_SRV:BUART:pollcount_1\ * !Net_180
            + !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              \UART_SRV:BUART:pollcount_1\ * !\UART_SRV:BUART:pollcount_0\
        );
        Output = \UART_SRV:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_SRV:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              !Net_180 * \UART_SRV:BUART:pollcount_0\
            + !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              Net_180 * !\UART_SRV:BUART:pollcount_0\
        );
        Output = \UART_SRV:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_SRV:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_3\ * 
              \UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:pollcount_1\ * 
              !Net_180
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_3\ * 
              \UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:pollcount_1\ * 
              !\UART_SRV:BUART:pollcount_0\
        );
        Output = \UART_SRV:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_SRV:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_180
        );
        Output = \UART_SRV:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_NL:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_NL:Net_9\ ,
            cs_addr_2 => \UART_NL:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_NL:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_NL:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_NL:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_NL:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_NL:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_NL:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_NL:Net_9\ ,
            cs_addr_0 => \UART_NL:BUART:counter_load_not\ ,
            ce0_reg => \UART_NL:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_NL:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_NL:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_NL:Net_9\ ,
            cs_addr_2 => \UART_NL:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_NL:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_NL:BUART:rx_bitclk_enable\ ,
            route_si => \UART_NL:BUART:rx_postpoll\ ,
            f0_load => \UART_NL:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_NL:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_NL:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_DEBUG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_DEBUG:Net_9\ ,
            cs_addr_2 => \UART_DEBUG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_DEBUG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_DEBUG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_DEBUG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_DEBUG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_DEBUG:Net_9\ ,
            cs_addr_0 => \UART_DEBUG:BUART:counter_load_not\ ,
            ce0_reg => \UART_DEBUG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_DEBUG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SRV:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_SRV:Net_9\ ,
            cs_addr_2 => \UART_SRV:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_SRV:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_SRV:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_SRV:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_SRV:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_SRV:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SRV:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_SRV:Net_9\ ,
            cs_addr_0 => \UART_SRV:BUART:counter_load_not\ ,
            ce0_reg => \UART_SRV:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_SRV:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SRV:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_SRV:Net_9\ ,
            cs_addr_2 => \UART_SRV:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_SRV:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_SRV:BUART:rx_bitclk_enable\ ,
            route_si => \UART_SRV:BUART:rx_postpoll\ ,
            f0_load => \UART_SRV:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_SRV:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_SRV:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_NL:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_NL:Net_9\ ,
            status_3 => \UART_NL:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_NL:BUART:tx_status_2\ ,
            status_1 => \UART_NL:BUART:tx_fifo_empty\ ,
            status_0 => \UART_NL:BUART:tx_status_0\ ,
            interrupt => Net_169 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_NL:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_NL:Net_9\ ,
            status_5 => \UART_NL:BUART:rx_status_5\ ,
            status_4 => \UART_NL:BUART:rx_status_4\ ,
            status_3 => \UART_NL:BUART:rx_status_3\ ,
            interrupt => Net_79 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_DEBUG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_DEBUG:Net_9\ ,
            status_3 => \UART_DEBUG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_DEBUG:BUART:tx_status_2\ ,
            status_1 => \UART_DEBUG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_DEBUG:BUART:tx_status_0\ ,
            interrupt => Net_156 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_SRV:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_SRV:Net_9\ ,
            status_3 => \UART_SRV:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_SRV:BUART:tx_status_2\ ,
            status_1 => \UART_SRV:BUART:tx_fifo_empty\ ,
            status_0 => \UART_SRV:BUART:tx_status_0\ ,
            interrupt => Net_181 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_SRV:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_SRV:Net_9\ ,
            status_5 => \UART_SRV:BUART:rx_status_5\ ,
            status_4 => \UART_SRV:BUART:rx_status_4\ ,
            status_3 => \UART_SRV:BUART:rx_status_3\ ,
            interrupt => Net_182 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_NL:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_NL:Net_9\ ,
            load => \UART_NL:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_NL:BUART:rx_count_2\ ,
            count_1 => \UART_NL:BUART:rx_count_1\ ,
            count_0 => \UART_NL:BUART:rx_count_0\ ,
            tc => \UART_NL:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_SRV:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_SRV:Net_9\ ,
            load => \UART_SRV:BUART:rx_counter_load\ ,
            count_6 => \UART_SRV:BUART:rx_count_6\ ,
            count_5 => \UART_SRV:BUART:rx_count_5\ ,
            count_4 => \UART_SRV:BUART:rx_count_4\ ,
            count_3 => \UART_SRV:BUART:rx_count_3\ ,
            count_2 => \UART_SRV:BUART:rx_count_2\ ,
            count_1 => \UART_SRV:BUART:rx_count_1\ ,
            count_0 => \UART_SRV:BUART:rx_count_0\ ,
            tc => \UART_SRV:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =RX_ISR
        PORT MAP (
            interrupt => Net_79 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_NL:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_169 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_NL:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_79 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\UART_DEBUG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_156 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_SRV:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_181 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_SRV:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_182 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   57 :  135 :  192 : 29.69 %
  Unique P-terms              :  108 :  276 :  384 : 28.13 %
  Total P-terms               :  129 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.347ms
Tech mapping phase: Elapsed time ==> 0s.643ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : ON_OFF(0) (fixed)
[IOP=(12)][IoId=(5)] : Pin_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Pin_1_SIOREF_0 (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Rx_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Rx_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Tx_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Tx_3(0) (fixed)
Vref[7]@[FFB(Vref,7)] : vRef_1
Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : ON_OFF(0) (fixed)
[IOP=(12)][IoId=(5)] : Pin_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Pin_1_SIOREF_0 (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Rx_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Rx_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Tx_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Tx_3(0) (fixed)
Vref[7]@[FFB(Vref,7)] : vRef_1

Analog Placement phase: Elapsed time ==> 0s.222ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_126 {
    common_vref_vccd
    common_vref_vccd_x_sio_p12_45
    sio_p12_45
  }
}
Map of item to net {
  common_vref_vccd                                 -> Net_126
  common_vref_vccd_x_sio_p12_45                    -> Net_126
  sio_p12_45                                       -> Net_126
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.638ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.47
                   Pterms :            6.00
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.323ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.055ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 530, final cost is 530 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :      10.70 :       5.70
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_DEBUG:BUART:txn\ * \UART_DEBUG:BUART:tx_state_1\ * 
              !\UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:txn\ * \UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_shift_out\ * 
              !\UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * !\UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_shift_out\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * 
              !\UART_DEBUG:BUART:tx_counter_dp\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_150, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:txn\
        );
        Output = Net_150 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_SRV:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_180
        );
        Output = \UART_SRV:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_DEBUG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\
            + !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\
        );
        Output = \UART_DEBUG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SRV:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SRV:BUART:tx_fifo_notfull\
        );
        Output = \UART_SRV:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_DEBUG:Net_9\ ,
        cs_addr_0 => \UART_DEBUG:BUART:counter_load_not\ ,
        ce0_reg => \UART_DEBUG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_DEBUG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_SRV:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_SRV:Net_9\ ,
        status_3 => \UART_SRV:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_SRV:BUART:tx_status_2\ ,
        status_1 => \UART_SRV:BUART:tx_fifo_empty\ ,
        status_0 => \UART_SRV:BUART:tx_status_0\ ,
        interrupt => Net_181 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_fifo_empty\ * 
              \UART_DEBUG:BUART:tx_state_2\
        );
        Output = \UART_DEBUG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_DEBUG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_DEBUG:BUART:tx_fifo_empty\
            + !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_fifo_empty\ * 
              !\UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_fifo_empty\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_0\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_NL:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_NL:BUART:txn\ * \UART_NL:BUART:tx_state_1\ * 
              !\UART_NL:BUART:tx_bitclk\
            + \UART_NL:BUART:txn\ * \UART_NL:BUART:tx_state_2\
            + !\UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_shift_out\ * !\UART_NL:BUART:tx_state_2\
            + !\UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_state_2\ * !\UART_NL:BUART:tx_bitclk\
            + \UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_shift_out\ * !\UART_NL:BUART:tx_state_2\ * 
              !\UART_NL:BUART:tx_counter_dp\ * \UART_NL:BUART:tx_bitclk\
        );
        Output = \UART_NL:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_NL:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_state_2\
            + !\UART_NL:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_NL:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * \UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_counter_dp\ * \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_DEBUG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_counter_dp\ * \UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_0\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_163, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_NL:BUART:txn\
        );
        Output = Net_163 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_DEBUG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_DEBUG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:tx_fifo_notfull\
        );
        Output = \UART_DEBUG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_DEBUG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_DEBUG:Net_9\ ,
        cs_addr_2 => \UART_DEBUG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_DEBUG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_DEBUG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_DEBUG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_DEBUG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_DEBUG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_DEBUG:Net_9\ ,
        status_3 => \UART_DEBUG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_DEBUG:BUART:tx_status_2\ ,
        status_1 => \UART_DEBUG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_DEBUG:BUART:tx_status_0\ ,
        interrupt => Net_156 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_SRV:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              \UART_SRV:BUART:tx_state_2\
            + \UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              \UART_SRV:BUART:tx_state_2\
            + \UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_state_2\ * \UART_SRV:BUART:tx_bitclk\
            + \UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_2\ * 
              \UART_SRV:BUART:tx_counter_dp\ * \UART_SRV:BUART:tx_bitclk\
        );
        Output = \UART_SRV:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SRV:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              \UART_SRV:BUART:tx_state_2\
            + \UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_2\ * 
              \UART_SRV:BUART:tx_counter_dp\ * \UART_SRV:BUART:tx_bitclk\
            + \UART_SRV:BUART:tx_state_0\ * !\UART_SRV:BUART:tx_state_2\ * 
              \UART_SRV:BUART:tx_bitclk\
        );
        Output = \UART_SRV:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_SRV:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              !\UART_SRV:BUART:tx_fifo_empty\
            + !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_fifo_empty\ * !\UART_SRV:BUART:tx_state_2\
            + \UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              \UART_SRV:BUART:tx_fifo_empty\ * \UART_SRV:BUART:tx_state_2\
            + \UART_SRV:BUART:tx_state_0\ * !\UART_SRV:BUART:tx_state_2\ * 
              \UART_SRV:BUART:tx_bitclk\
        );
        Output = \UART_SRV:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SRV:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\ * 
              \UART_SRV:BUART:tx_fifo_empty\ * \UART_SRV:BUART:tx_state_2\
        );
        Output = \UART_SRV:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SRV:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_state_2\
            + !\UART_SRV:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_SRV:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_SRV:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_SRV:Net_9\ ,
        cs_addr_2 => \UART_SRV:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_SRV:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_SRV:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_SRV:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_SRV:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_SRV:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_NL:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_168 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_NL:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_NL:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_168
        );
        Output = \UART_NL:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_NL:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_NL:BUART:tx_fifo_notfull\
        );
        Output = \UART_NL:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_NL:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              \UART_NL:BUART:tx_fifo_empty\ * \UART_NL:BUART:tx_state_2\
        );
        Output = \UART_NL:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_NL:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\
            + !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_state_2\
        );
        Output = \UART_NL:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SRV:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              !\UART_SRV:BUART:rx_count_0\
        );
        Output = \UART_SRV:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_NL:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              !\UART_NL:BUART:tx_fifo_empty\
            + !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_fifo_empty\ * !\UART_NL:BUART:tx_state_2\
            + \UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              \UART_NL:BUART:tx_fifo_empty\ * \UART_NL:BUART:tx_state_2\
            + \UART_NL:BUART:tx_state_0\ * !\UART_NL:BUART:tx_state_2\ * 
              \UART_NL:BUART:tx_bitclk\
        );
        Output = \UART_NL:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_NL:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              \UART_NL:BUART:tx_state_2\
            + \UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              \UART_NL:BUART:tx_state_2\
            + \UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              !\UART_NL:BUART:tx_state_2\ * \UART_NL:BUART:tx_bitclk\
            + \UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_2\ * 
              \UART_NL:BUART:tx_counter_dp\ * \UART_NL:BUART:tx_bitclk\
        );
        Output = \UART_NL:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_NL:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_NL:BUART:tx_state_1\ * \UART_NL:BUART:tx_state_0\ * 
              \UART_NL:BUART:tx_bitclk_enable_pre\ * 
              \UART_NL:BUART:tx_state_2\
            + \UART_NL:BUART:tx_state_1\ * !\UART_NL:BUART:tx_state_2\ * 
              \UART_NL:BUART:tx_counter_dp\ * \UART_NL:BUART:tx_bitclk\
            + \UART_NL:BUART:tx_state_0\ * !\UART_NL:BUART:tx_state_2\ * 
              \UART_NL:BUART:tx_bitclk\
        );
        Output = \UART_NL:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_NL:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_NL:Net_9\ ,
        cs_addr_2 => \UART_NL:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_NL:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_NL:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_NL:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_NL:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_NL:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_NL:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_NL:Net_9\ ,
        status_3 => \UART_NL:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_NL:BUART:tx_status_2\ ,
        status_1 => \UART_NL:BUART:tx_fifo_empty\ ,
        status_0 => \UART_NL:BUART:tx_status_0\ ,
        interrupt => Net_169 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_SRV:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * 
              !\UART_SRV:BUART:rx_state_3\ * \UART_SRV:BUART:rx_state_2\ * 
              !\UART_SRV:BUART:pollcount_1\ * !Net_180
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * 
              !\UART_SRV:BUART:rx_state_3\ * \UART_SRV:BUART:rx_state_2\ * 
              !\UART_SRV:BUART:pollcount_1\ * !\UART_SRV:BUART:pollcount_0\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_5\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_4\
        );
        Output = \UART_SRV:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SRV:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\
        );
        Output = \UART_SRV:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SRV:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_3\ * 
              \UART_SRV:BUART:rx_state_2\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_5\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_4\
        );
        Output = \UART_SRV:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SRV:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_5\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_4\
        );
        Output = \UART_SRV:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SRV:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_3\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_2\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !Net_180 * 
              \UART_SRV:BUART:rx_last\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_5\
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              \UART_SRV:BUART:rx_state_0\ * !\UART_SRV:BUART:rx_state_3\ * 
              !\UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:rx_count_6\ * 
              !\UART_SRV:BUART:rx_count_4\
        );
        Output = \UART_SRV:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SRV:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SRV:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SRV:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_3\ * 
              \UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:pollcount_1\ * 
              !Net_180
            + !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * 
              \UART_SRV:BUART:rx_bitclk_enable\ * \UART_SRV:BUART:rx_state_3\ * 
              \UART_SRV:BUART:rx_state_2\ * !\UART_SRV:BUART:pollcount_1\ * 
              !\UART_SRV:BUART:pollcount_0\
        );
        Output = \UART_SRV:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SRV:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_SRV:BUART:tx_ctrl_mark_last\ * 
              !\UART_SRV:BUART:rx_state_0\ * \UART_SRV:BUART:rx_state_3\ * 
              \UART_SRV:BUART:rx_state_2\
        );
        Output = \UART_SRV:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_NL:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_NL:Net_9\ ,
        cs_addr_0 => \UART_NL:BUART:counter_load_not\ ,
        ce0_reg => \UART_NL:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_NL:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_SRV:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_SRV:Net_9\ ,
        load => \UART_SRV:BUART:rx_counter_load\ ,
        count_6 => \UART_SRV:BUART:rx_count_6\ ,
        count_5 => \UART_SRV:BUART:rx_count_5\ ,
        count_4 => \UART_SRV:BUART:rx_count_4\ ,
        count_3 => \UART_SRV:BUART:rx_count_3\ ,
        count_2 => \UART_SRV:BUART:rx_count_2\ ,
        count_1 => \UART_SRV:BUART:rx_count_1\ ,
        count_0 => \UART_SRV:BUART:rx_count_0\ ,
        tc => \UART_SRV:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_SRV:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SRV:BUART:rx_fifonotempty\ * 
              \UART_SRV:BUART:rx_state_stop1_reg\
        );
        Output = \UART_SRV:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SRV:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SRV:BUART:rx_load_fifo\ * \UART_SRV:BUART:rx_fifofull\
        );
        Output = \UART_SRV:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SRV:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              \UART_SRV:BUART:tx_bitclk_enable_pre\
            + !\UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_state_2\
        );
        Output = \UART_SRV:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_SRV:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              !\UART_SRV:BUART:pollcount_1\ * Net_180 * 
              \UART_SRV:BUART:pollcount_0\
            + !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              \UART_SRV:BUART:pollcount_1\ * !Net_180
            + !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              \UART_SRV:BUART:pollcount_1\ * !\UART_SRV:BUART:pollcount_0\
        );
        Output = \UART_SRV:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SRV:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_SRV:BUART:pollcount_1\
            + Net_180 * \UART_SRV:BUART:pollcount_0\
        );
        Output = \UART_SRV:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SRV:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              !Net_180 * \UART_SRV:BUART:pollcount_0\
            + !\UART_SRV:BUART:rx_count_2\ * !\UART_SRV:BUART:rx_count_1\ * 
              Net_180 * !\UART_SRV:BUART:pollcount_0\
        );
        Output = \UART_SRV:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_SRV:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_SRV:Net_9\ ,
        cs_addr_2 => \UART_SRV:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_SRV:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_SRV:BUART:rx_bitclk_enable\ ,
        route_si => \UART_SRV:BUART:rx_postpoll\ ,
        f0_load => \UART_SRV:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_SRV:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_SRV:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_SRV:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_SRV:Net_9\ ,
        status_5 => \UART_SRV:BUART:rx_status_5\ ,
        status_4 => \UART_SRV:BUART:rx_status_4\ ,
        status_3 => \UART_SRV:BUART:rx_status_3\ ,
        interrupt => Net_182 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SRV:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SRV:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_SRV:BUART:txn\ * \UART_SRV:BUART:tx_state_1\ * 
              !\UART_SRV:BUART:tx_bitclk\
            + \UART_SRV:BUART:txn\ * \UART_SRV:BUART:tx_state_2\
            + !\UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_shift_out\ * !\UART_SRV:BUART:tx_state_2\
            + !\UART_SRV:BUART:tx_state_1\ * \UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_state_2\ * !\UART_SRV:BUART:tx_bitclk\
            + \UART_SRV:BUART:tx_state_1\ * !\UART_SRV:BUART:tx_state_0\ * 
              !\UART_SRV:BUART:tx_shift_out\ * !\UART_SRV:BUART:tx_state_2\ * 
              !\UART_SRV:BUART:tx_counter_dp\ * \UART_SRV:BUART:tx_bitclk\
        );
        Output = \UART_SRV:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_175, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SRV:BUART:txn\
        );
        Output = Net_175 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_NL:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_NL:BUART:rx_load_fifo\ * \UART_NL:BUART:rx_fifofull\
        );
        Output = \UART_NL:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_NL:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_NL:BUART:rx_fifonotempty\ * 
              \UART_NL:BUART:rx_state_stop1_reg\
        );
        Output = \UART_NL:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_168 * !\UART_NL:BUART:rx_count_2\ * 
              !\UART_NL:BUART:rx_count_1\ * MODIN1_1
            + Net_168 * !\UART_NL:BUART:rx_count_2\ * 
              !\UART_NL:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\UART_NL:BUART:rx_count_2\ * !\UART_NL:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_168 * !\UART_NL:BUART:rx_count_2\ * 
              !\UART_NL:BUART:rx_count_1\ * MODIN1_0
            + Net_168 * !\UART_NL:BUART:rx_count_2\ * 
              !\UART_NL:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_NL:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_NL:BUART:rx_count_2\ * !\UART_NL:BUART:rx_count_1\ * 
              !\UART_NL:BUART:rx_count_0\
        );
        Output = \UART_NL:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_SRV:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_SRV:Net_9\ ,
        cs_addr_0 => \UART_SRV:BUART:counter_load_not\ ,
        ce0_reg => \UART_SRV:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_SRV:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_NL:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_NL:Net_9\ ,
        status_5 => \UART_NL:BUART:rx_status_5\ ,
        status_4 => \UART_NL:BUART:rx_status_4\ ,
        status_3 => \UART_NL:BUART:rx_status_3\ ,
        interrupt => Net_79 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_NL:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_168 * !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              !\UART_NL:BUART:rx_state_3\ * \UART_NL:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              !\UART_NL:BUART:rx_state_3\ * \UART_NL:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_NL:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_NL:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * !\UART_NL:BUART:rx_state_3\ * 
              !\UART_NL:BUART:rx_state_2\
        );
        Output = \UART_NL:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_NL:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_3\ * \UART_NL:BUART:rx_state_2\
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_NL:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_NL:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_NL:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_NL:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_168 * !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * !\UART_NL:BUART:rx_state_3\ * 
              !\UART_NL:BUART:rx_state_2\ * \UART_NL:BUART:rx_last\
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_3\
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_2\
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * \UART_NL:BUART:rx_state_0\ * 
              !\UART_NL:BUART:rx_state_3\ * !\UART_NL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_NL:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_NL:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_NL:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_NL:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_168 * !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_3\ * \UART_NL:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_bitclk_enable\ * 
              \UART_NL:BUART:rx_state_3\ * \UART_NL:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_NL:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_NL:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_NL:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_NL:BUART:tx_ctrl_mark_last\ * 
              !\UART_NL:BUART:rx_state_0\ * \UART_NL:BUART:rx_state_3\ * 
              \UART_NL:BUART:rx_state_2\
        );
        Output = \UART_NL:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_NL:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_NL:Net_9\ ,
        cs_addr_2 => \UART_NL:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_NL:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_NL:BUART:rx_bitclk_enable\ ,
        route_si => \UART_NL:BUART:rx_postpoll\ ,
        f0_load => \UART_NL:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_NL:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_NL:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_NL:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_NL:Net_9\ ,
        load => \UART_NL:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_NL:BUART:rx_count_2\ ,
        count_1 => \UART_NL:BUART:rx_count_1\ ,
        count_0 => \UART_NL:BUART:rx_count_0\ ,
        tc => \UART_NL:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =RX_ISR
        PORT MAP (
            interrupt => Net_79 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_DEBUG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_156 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_NL:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_79 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART_NL:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_169 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\UART_SRV:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_182 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\UART_SRV:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_181 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Tx_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_3(0)__PA ,
        input => Net_175 ,
        pad => Tx_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_180 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = ON_OFF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ON_OFF(0)__PA ,
        pad => ON_OFF(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        input => Net_163 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_168 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilitites: DIGITAL, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_150 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_NL:Net_9\ ,
            dclk_0 => \UART_NL:Net_9_local\ ,
            dclk_glb_1 => \UART_SRV:Net_9\ ,
            dclk_1 => \UART_SRV:Net_9_local\ ,
            dclk_glb_2 => \UART_DEBUG:Net_9\ ,
            dclk_2 => \UART_DEBUG:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,7): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_126 );
        Properties:
        {
            autoenable = 1
            guid = "817FE833-8E9C-4913-A993-4CBE25101301"
            ignoresleep = 0
            name = "Vccd (1.8V SIO Only)"
        }
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+-------------------------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |   Tx_3(0) | In(Net_175)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |   Rx_2(0) | FB(Net_180)
-----+-----+-------+-----------+------------------+-----------+-------------------------------------------
   2 |   3 |     * |      NONE |         CMOS_OUT | ON_OFF(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   Tx_2(0) | In(Net_163)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |   Rx_1(0) | FB(Net_168)
-----+-----+-------+-----------+------------------+-----------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |  SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |  SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |  Pin_1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |   Tx_1(0) | In(Net_150)
----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 8s.439ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 8s.814ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Nimbelink 4.0_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.789ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.717ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 23s.744ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 23s.960ms
API generation phase: Elapsed time ==> 6s.333ms
Dependency generation phase: Elapsed time ==> 0s.125ms
Cleanup phase: Elapsed time ==> 0s.005ms
