$date
	Sun Apr 13 16:39:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top_module $end
$var wire 1 ! f $end
$var reg 1 " w1 $end
$var reg 1 # w2 $end
$var reg 1 $ w3 $end
$scope module dut $end
$var wire 1 % b $end
$var wire 1 & i0 $end
$var wire 1 " w1 $end
$var wire 1 # w2 $end
$var wire 1 $ w3 $end
$var reg 1 ' a0 $end
$var reg 1 ( a1 $end
$var reg 1 ) a2 $end
$var reg 1 ! f $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
0)
1(
0'
1&
0%
0$
0#
0"
1!
$end
#5
0!
0(
1)
1"
b1 *
#10
1!
1(
1#
0"
b10 *
#15
1"
b11 *
#20
0!
1'
0)
1$
0#
0"
b100 *
#25
1!
0(
1)
1"
b101 *
#30
1(
1#
0"
b110 *
#35
1"
b111 *
#40
b1000 *
