#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 25 22:12:38 2019
# Process ID: 8696
# Current directory: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12068 C:\fab\work\atise\trunk\projects\hdpyx_2019\updates_fab_1\design_mars\Vdo\MarsZX3_EB1.xpr
# Log file: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/vivado.log
# Journal file: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.xpr
INFO: [Project 1-313] Project file moved from '/home/stage2019/work/atise/stage_2019/hdpyx/integration_mars/Vdo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'MarsEB1_synth' not found
WARNING: [Project 1-509] GeneratedRun file for 'MarsZX3_HDPyx_TPG_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'MarsZX3_HDPyx_TPG_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'MarsEB1_impl' not found
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/HDPyx_TPG/HDPyx_TPG', nor could it be found using path 'C:/home/stage2019/work/atise/stage_2019/hdpyx/integration_mars/HDPyx_TPG/HDPyx_TPG'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/HDPyx_DDR_To_AXI_zybo/HDPyx_DDR_To_AXI_zybo', nor could it be found using path 'C:/home/stage2019/work/atise/stage_2019/hdpyx/integration_mars/HDPyx_DDR_To_AXI_zybo/HDPyx_DDR_To_AXI_zybo'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.ip_user_files', nor could it be found using path 'C:/home/stage2019/work/atise/stage_2019/hdpyx/integration_mars/Vdo/MarsZX3_EB1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Project 1-230] Project 'MarsZX3_EB1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 694.957 ; gain = 64.883
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/HDPyx_DDR_To_AXI_zybo/HDPyx_DDR_To_AXI_zybo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/ips/HDPyx_DDR_To_AXI_zybo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/ips/HDPyx_DDR_To_AXI_zybo'.
set_property  ip_repo_paths  {c:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/ips/HDPyx_DDR_To_AXI_zybo C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/ips/HDPyx_TPG} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/ips/HDPyx_DDR_To_AXI_zybo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/ips/HDPyx_TPG'.
open_bd_design {C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/MarsZX3.bd}
Adding component instance block -- xilinx.com:user:HDPyx_TPG:1.0 - HDPyx_TPG_0
Adding component instance block -- xilinx.com:user:HDPyx_TPG:1.0 - HDPyx_TPG_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - SS_override
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_0
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - TKeep_override
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_system7_0_50M
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - WP_override
Adding component instance block -- xilinx.com:user:HDPyx_DDR_To_AXI:1.0 - HDPyx_DDR_To_AXI_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <MarsZX3> from BD file <C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/MarsZX3.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 775.719 ; gain = 25.180
set_property LOCK_UPGRADE 1 [get_bd_cells /HDPyx_TPG_0]
set_property LOCK_UPGRADE 1 [get_bd_cells /HDPyx_TPG_1]
set_property LOCK_UPGRADE 1 [get_bd_cells /HDPyx_DDR_To_AXI_0]
upgrade_ip [get_ips  {MarsZX3_rst_processing_system7_0_50M_0 MarsZX3_selectio_wiz_0_2 MarsZX3_axi_gpio_0_0 MarsZX3_axi_mem_intercon_0 MarsZX3_SS_override_0 MarsZX3_xadc_wiz_0_0 MarsZX3_axi_vdma_0_0 MarsZX3_selectio_wiz_0_0 MarsZX3_processing_system7_0_axi_periph_0 MarsZX3_xlconstant_0_0 MarsZX3_xlconstant_0_1}] -log ip_upgrade.log
Upgrading 'C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/MarsZX3.bd'
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_SS_override_0 (Constant 1.1) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 21
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 16 to revision 20
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 7
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 16 to revision 20
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [Device 21-403] Loading part xc7z020clg484-1
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_selectio_wiz_0_0 (SelectIO Interface Wizard 5.1) from revision 10 to revision 13
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_selectio_wiz_0_2 (SelectIO Interface Wizard 5.1) from revision 10 to revision 13
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_xadc_wiz_0_0 (XADC Wizard 3.3) from revision 5 to revision 6
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_xlconstant_0_0 (Constant 1.1) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded MarsZX3_xlconstant_0_1 (Constant 1.1) from revision 3 to revision 6
INFO: [BD 41-1983] Skipping reset outputs for the ip HDPyx_TPG_0, which is locked by user.
INFO: [BD 41-1983] Skipping reset outputs for the ip HDPyx_TPG_1, which is locked by user.
INFO: [BD 41-1983] Skipping reset outputs for the ip HDPyx_DDR_To_AXI_0, which is locked by user.
Wrote  : <C:\fab\work\atise\trunk\projects\hdpyx_2019\updates_fab_1\design_mars\Vdo\MarsZX3_EB1.srcs\sources_1\bd\MarsZX3\MarsZX3.bd> 
INFO: [BD 41-2124] The block design file <C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/MarsZX3.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/ui/bd_963daee0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1081.445 ; gain = 305.508
export_ip_user_files -of_objects [get_ips {MarsZX3_rst_processing_system7_0_50M_0 MarsZX3_selectio_wiz_0_2 MarsZX3_axi_gpio_0_0 MarsZX3_axi_mem_intercon_0 MarsZX3_SS_override_0 MarsZX3_xadc_wiz_0_0 MarsZX3_axi_vdma_0_0 MarsZX3_selectio_wiz_0_0 MarsZX3_processing_system7_0_axi_periph_0 MarsZX3_xlconstant_0_0 MarsZX3_xlconstant_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/MarsZX3.bd]
Wrote  : <C:\fab\work\atise\trunk\projects\hdpyx_2019\updates_fab_1\design_mars\Vdo\MarsZX3_EB1.srcs\sources_1\bd\MarsZX3\MarsZX3.bd> 
VHDL Output written to : C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/synth/MarsZX3.vhd
VHDL Output written to : C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/sim/MarsZX3.vhd
VHDL Output written to : C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/hdl/MarsZX3_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TKeep_override .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SS_override .
INFO: [BD 41-1982] Skipping generation for the cell HDPyx_TPG_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell HDPyx_TPG_1, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1982] Skipping generation for the cell HDPyx_DDR_To_AXI_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WP_override .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/hw_handoff/MarsZX3.hwh
Generated Block Design Tcl file C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/hw_handoff/MarsZX3_bd.tcl
Generated Hardware Definition File C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/synth/MarsZX3.hwdef
generate_target: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1205.008 ; gain = 117.266
catch { config_ip_cache -export [get_ips -all MarsZX3_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all MarsZX3_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all MarsZX3_rst_processing_system7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all MarsZX3_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all MarsZX3_selectio_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all MarsZX3_selectio_wiz_0_2] }
catch { config_ip_cache -export [get_ips -all MarsZX3_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all MarsZX3_xbar_0] }
catch { config_ip_cache -export [get_ips -all MarsZX3_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all MarsZX3_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/MarsZX3.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/MarsZX3.bd]
launch_runs -jobs 4 {MarsZX3_HDPyx_TPG_0_0_synth_1 MarsZX3_HDPyx_TPG_1_0_synth_1 MarsZX3_axi_gpio_0_0_synth_1 MarsZX3_processing_system7_0_0_synth_1 MarsZX3_rst_processing_system7_0_50M_0_synth_1 MarsZX3_xadc_wiz_0_0_synth_1 MarsZX3_selectio_wiz_0_0_synth_1 MarsZX3_selectio_wiz_0_2_synth_1 MarsZX3_axi_vdma_0_0_synth_1 MarsZX3_xbar_0_synth_1 MarsZX3_auto_pc_0_synth_1 MarsZX3_auto_pc_1_synth_1}
[Fri Oct 25 22:20:32 2019] Launched MarsZX3_HDPyx_TPG_0_0_synth_1, MarsZX3_HDPyx_TPG_1_0_synth_1, MarsZX3_axi_gpio_0_0_synth_1, MarsZX3_processing_system7_0_0_synth_1, MarsZX3_rst_processing_system7_0_50M_0_synth_1, MarsZX3_xadc_wiz_0_0_synth_1, MarsZX3_selectio_wiz_0_0_synth_1, MarsZX3_selectio_wiz_0_2_synth_1, MarsZX3_axi_vdma_0_0_synth_1, MarsZX3_xbar_0_synth_1, MarsZX3_auto_pc_0_synth_1, MarsZX3_auto_pc_1_synth_1...
Run output will be captured here:
MarsZX3_HDPyx_TPG_0_0_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_HDPyx_TPG_0_0_synth_1/runme.log
MarsZX3_HDPyx_TPG_1_0_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_HDPyx_TPG_1_0_synth_1/runme.log
MarsZX3_axi_gpio_0_0_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_axi_gpio_0_0_synth_1/runme.log
MarsZX3_processing_system7_0_0_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_processing_system7_0_0_synth_1/runme.log
MarsZX3_rst_processing_system7_0_50M_0_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_rst_processing_system7_0_50M_0_synth_1/runme.log
MarsZX3_xadc_wiz_0_0_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_xadc_wiz_0_0_synth_1/runme.log
MarsZX3_selectio_wiz_0_0_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_selectio_wiz_0_0_synth_1/runme.log
MarsZX3_selectio_wiz_0_2_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_selectio_wiz_0_2_synth_1/runme.log
MarsZX3_axi_vdma_0_0_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_axi_vdma_0_0_synth_1/runme.log
MarsZX3_xbar_0_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_xbar_0_synth_1/runme.log
MarsZX3_auto_pc_0_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_auto_pc_0_synth_1/runme.log
MarsZX3_auto_pc_1_synth_1: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsZX3_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/MarsZX3.bd] -directory C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.ip_user_files/sim_scripts -ip_user_files_dir C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.ip_user_files -ipstatic_source_dir C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.cache/compile_simlib/modelsim} {questa=C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.cache/compile_simlib/questa} {riviera=C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.cache/compile_simlib/riviera} {activehdl=C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs MarsEB1_impl -to_step write_bitstream -jobs 4
[Fri Oct 25 22:31:52 2019] Launched MarsEB1_synth...
Run output will be captured here: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsEB1_synth/runme.log
[Fri Oct 25 22:31:52 2019] Launched MarsEB1_impl...
Run output will be captured here: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsEB1_impl/runme.log
reset_run MarsEB1_impl
delete_bd_objs [get_bd_nets selectio_wiz_0_clk_out]
delete_bd_objs [get_bd_nets selectio_wiz_0_data_in_to_device]
delete_bd_objs [get_bd_nets selectio_wiz_1_clk_out]
delete_bd_objs [get_bd_nets selectio_wiz_1_data_in_to_device]
connect_bd_net [get_bd_pins HDPyx_TPG_0/clk_out] [get_bd_pins HDPyx_DDR_To_AXI_0/clk_A]
connect_bd_net [get_bd_pins HDPyx_TPG_1/clk_out] [get_bd_pins HDPyx_DDR_To_AXI_0/clk_B]
connect_bd_net [get_bd_pins HDPyx_TPG_0/data_out] [get_bd_pins HDPyx_DDR_To_AXI_0/data_in_A]
connect_bd_net [get_bd_pins HDPyx_TPG_1/data_out] [get_bd_pins HDPyx_DDR_To_AXI_0/data_in_B]
validate_bd_design
save_bd_design
Wrote  : <C:\fab\work\atise\trunk\projects\hdpyx_2019\updates_fab_1\design_mars\Vdo\MarsZX3_EB1.srcs\sources_1\bd\MarsZX3\MarsZX3.bd> 
Wrote  : <C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/ui/bd_963daee0.ui> 
reset_run MarsEB1_synth
launch_runs MarsEB1_impl -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'MarsZX3.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/synth/MarsZX3.vhd
VHDL Output written to : C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/sim/MarsZX3.vhd
VHDL Output written to : C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/hdl/MarsZX3_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TKeep_override .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SS_override .
INFO: [BD 41-1982] Skipping generation for the cell HDPyx_TPG_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell HDPyx_TPG_1, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1982] Skipping generation for the cell HDPyx_DDR_To_AXI_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WP_override .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/hw_handoff/MarsZX3.hwh
Generated Block Design Tcl file C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/hw_handoff/MarsZX3_bd.tcl
Generated Hardware Definition File C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.srcs/sources_1/bd/MarsZX3/synth/MarsZX3.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MarsZX3_auto_pc_0, cache-ID = e1979bd4dc0a93b6; cache size = 9.935 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MarsZX3_auto_pc_1, cache-ID = 6cc5d6b3a1c2db50; cache size = 9.935 MB.
[Fri Oct 25 22:35:52 2019] Launched MarsEB1_synth...
Run output will be captured here: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsEB1_synth/runme.log
[Fri Oct 25 22:35:52 2019] Launched MarsEB1_impl...
Run output will be captured here: C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsEB1_impl/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.047 ; gain = 39.410
open_hw
file mkdir C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.sdk
file copy -force C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.runs/MarsEB1_impl/system_top.sysdef C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.sdk/system_top.hdf

launch_sdk -workspace C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.sdk -hwspec C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.sdk -hwspec C:/fab/work/atise/trunk/projects/hdpyx_2019/updates_fab_1/design_mars/Vdo/MarsZX3_EB1.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 22:53:58 2019...
