# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Sep 5 2020 21:47:38

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for test_pattern|i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (test_pattern|i_Clk:R vs. test_pattern|i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_VGA_Blu_0
			6.2.2::Path details for port: o_VGA_Blu_1
			6.2.3::Path details for port: o_VGA_Blu_2
			6.2.4::Path details for port: o_VGA_Grn_0
			6.2.5::Path details for port: o_VGA_Grn_1
			6.2.6::Path details for port: o_VGA_Grn_2
			6.2.7::Path details for port: o_VGA_HSync
			6.2.8::Path details for port: o_VGA_Red_0
			6.2.9::Path details for port: o_VGA_Red_1
			6.2.10::Path details for port: o_VGA_Red_2
			6.2.11::Path details for port: o_VGA_VSync
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_VGA_Blu_0
			6.5.2::Path details for port: o_VGA_Blu_1
			6.5.3::Path details for port: o_VGA_Blu_2
			6.5.4::Path details for port: o_VGA_Grn_0
			6.5.5::Path details for port: o_VGA_Grn_1
			6.5.6::Path details for port: o_VGA_Grn_2
			6.5.7::Path details for port: o_VGA_HSync
			6.5.8::Path details for port: o_VGA_Red_0
			6.5.9::Path details for port: o_VGA_Red_1
			6.5.10::Path details for port: o_VGA_Red_2
			6.5.11::Path details for port: o_VGA_VSync
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: test_pattern|i_Clk  | Frequency: 180.48 MHz  | Target: 110.50 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
test_pattern|i_Clk  test_pattern|i_Clk  9050             3509        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       472          test_pattern|i_Clk:R   


                       3.2::Clock to Out
                       -----------------

Data Port    Clock Port  Clock to Out  Clock Reference:Phase  
-----------  ----------  ------------  ---------------------  
o_VGA_Blu_0  i_Clk       14231         test_pattern|i_Clk:R   
o_VGA_Blu_1  i_Clk       14231         test_pattern|i_Clk:R   
o_VGA_Blu_2  i_Clk       14231         test_pattern|i_Clk:R   
o_VGA_Grn_0  i_Clk       14231         test_pattern|i_Clk:R   
o_VGA_Grn_1  i_Clk       14147         test_pattern|i_Clk:R   
o_VGA_Grn_2  i_Clk       13593         test_pattern|i_Clk:R   
o_VGA_HSync  i_Clk       12674         test_pattern|i_Clk:R   
o_VGA_Red_0  i_Clk       13943         test_pattern|i_Clk:R   
o_VGA_Red_1  i_Clk       13943         test_pattern|i_Clk:R   
o_VGA_Red_2  i_Clk       14581         test_pattern|i_Clk:R   
o_VGA_VSync  i_Clk       11047         test_pattern|i_Clk:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       224         test_pattern|i_Clk:R   


               3.5::Minimum Clock to Out
               -------------------------

Data Port    Clock Port  Minimum Clock to Out  Clock Reference:Phase  
-----------  ----------  --------------------  ---------------------  
o_VGA_Blu_0  i_Clk       9253                  test_pattern|i_Clk:R   
o_VGA_Blu_1  i_Clk       9253                  test_pattern|i_Clk:R   
o_VGA_Blu_2  i_Clk       9253                  test_pattern|i_Clk:R   
o_VGA_Grn_0  i_Clk       9344                  test_pattern|i_Clk:R   
o_VGA_Grn_1  i_Clk       9211                  test_pattern|i_Clk:R   
o_VGA_Grn_2  i_Clk       8649                  test_pattern|i_Clk:R   
o_VGA_HSync  i_Clk       9982                  test_pattern|i_Clk:R   
o_VGA_Red_0  i_Clk       9098                  test_pattern|i_Clk:R   
o_VGA_Red_1  i_Clk       9098                  test_pattern|i_Clk:R   
o_VGA_Red_2  i_Clk       9793                  test_pattern|i_Clk:R   
o_VGA_VSync  i_Clk       9119                  test_pattern|i_Clk:R   


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for test_pattern|i_Clk
************************************************
Clock: test_pattern|i_Clk
Frequency: 180.48 MHz | Target: 110.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_9_LC_4_3_2/in2
Capture Clock    : vga_controller.v_counter_9_LC_4_3_2/clk
Setup Constraint : 9050p
Path slack       : 3510p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    4629
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        7550
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
vga_controller.v_counter_1_LC_4_2_1/carryin             LogicCell40_SEQ_MODE_1000      0              5818   3509  RISE       1
vga_controller.v_counter_1_LC_4_2_1/carryout            LogicCell40_SEQ_MODE_1000    126              5944   3509  RISE       2
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryin       LogicCell40_SEQ_MODE_0000      0              5944   3509  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryout      LogicCell40_SEQ_MODE_0000    126              6070   3509  RISE       2
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryin       LogicCell40_SEQ_MODE_0000      0              6070   3509  RISE       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryout      LogicCell40_SEQ_MODE_0000    126              6197   3509  RISE       2
vga_controller.v_counter_4_LC_4_2_4/carryin             LogicCell40_SEQ_MODE_1000      0              6197   3509  RISE       1
vga_controller.v_counter_4_LC_4_2_4/carryout            LogicCell40_SEQ_MODE_1000    126              6323   3509  RISE       2
vga_controller.v_counter_5_LC_4_2_5/carryin             LogicCell40_SEQ_MODE_1000      0              6323   3509  RISE       1
vga_controller.v_counter_5_LC_4_2_5/carryout            LogicCell40_SEQ_MODE_1000    126              6449   3509  RISE       2
vga_controller.v_counter_6_LC_4_2_6/carryin             LogicCell40_SEQ_MODE_1000      0              6449   3509  RISE       1
vga_controller.v_counter_6_LC_4_2_6/carryout            LogicCell40_SEQ_MODE_1000    126              6575   3509  RISE       2
vga_controller.v_counter_7_LC_4_2_7/carryin             LogicCell40_SEQ_MODE_1000      0              6575   3509  RISE       1
vga_controller.v_counter_7_LC_4_2_7/carryout            LogicCell40_SEQ_MODE_1000    126              6702   3509  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin                           ICE_CARRY_IN_MUX               0              6702   3509  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout                          ICE_CARRY_IN_MUX             196              6898   3509  RISE       2
vga_controller.v_counter_8_LC_4_3_0/carryin             LogicCell40_SEQ_MODE_1000      0              6898   3509  RISE       1
vga_controller.v_counter_8_LC_4_3_0/carryout            LogicCell40_SEQ_MODE_1000    126              7024   3509  RISE       1
I__118/I                                                InMux                          0              7024   3509  RISE       1
I__118/O                                                InMux                        259              7284   3509  RISE       1
vga_controller.v_counter_RNO_0_9_LC_4_3_1/in3           LogicCell40_SEQ_MODE_0000      0              7284   3509  RISE       1
vga_controller.v_counter_RNO_0_9_LC_4_3_1/ltout         LogicCell40_SEQ_MODE_0000    267              7550   3509  RISE       1
I__117/I                                                CascadeMux                     0              7550   3509  RISE       1
I__117/O                                                CascadeMux                     0              7550   3509  RISE       1
vga_controller.v_counter_9_LC_4_3_2/in2                 LogicCell40_SEQ_MODE_1000      0              7550   3509  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (test_pattern|i_Clk:R vs. test_pattern|i_Clk:R)
*****************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_9_LC_4_3_2/in2
Capture Clock    : vga_controller.v_counter_9_LC_4_3_2/clk
Setup Constraint : 9050p
Path slack       : 3510p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    4629
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        7550
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
vga_controller.v_counter_1_LC_4_2_1/carryin             LogicCell40_SEQ_MODE_1000      0              5818   3509  RISE       1
vga_controller.v_counter_1_LC_4_2_1/carryout            LogicCell40_SEQ_MODE_1000    126              5944   3509  RISE       2
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryin       LogicCell40_SEQ_MODE_0000      0              5944   3509  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryout      LogicCell40_SEQ_MODE_0000    126              6070   3509  RISE       2
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryin       LogicCell40_SEQ_MODE_0000      0              6070   3509  RISE       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryout      LogicCell40_SEQ_MODE_0000    126              6197   3509  RISE       2
vga_controller.v_counter_4_LC_4_2_4/carryin             LogicCell40_SEQ_MODE_1000      0              6197   3509  RISE       1
vga_controller.v_counter_4_LC_4_2_4/carryout            LogicCell40_SEQ_MODE_1000    126              6323   3509  RISE       2
vga_controller.v_counter_5_LC_4_2_5/carryin             LogicCell40_SEQ_MODE_1000      0              6323   3509  RISE       1
vga_controller.v_counter_5_LC_4_2_5/carryout            LogicCell40_SEQ_MODE_1000    126              6449   3509  RISE       2
vga_controller.v_counter_6_LC_4_2_6/carryin             LogicCell40_SEQ_MODE_1000      0              6449   3509  RISE       1
vga_controller.v_counter_6_LC_4_2_6/carryout            LogicCell40_SEQ_MODE_1000    126              6575   3509  RISE       2
vga_controller.v_counter_7_LC_4_2_7/carryin             LogicCell40_SEQ_MODE_1000      0              6575   3509  RISE       1
vga_controller.v_counter_7_LC_4_2_7/carryout            LogicCell40_SEQ_MODE_1000    126              6702   3509  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin                           ICE_CARRY_IN_MUX               0              6702   3509  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout                          ICE_CARRY_IN_MUX             196              6898   3509  RISE       2
vga_controller.v_counter_8_LC_4_3_0/carryin             LogicCell40_SEQ_MODE_1000      0              6898   3509  RISE       1
vga_controller.v_counter_8_LC_4_3_0/carryout            LogicCell40_SEQ_MODE_1000    126              7024   3509  RISE       1
I__118/I                                                InMux                          0              7024   3509  RISE       1
I__118/O                                                InMux                        259              7284   3509  RISE       1
vga_controller.v_counter_RNO_0_9_LC_4_3_1/in3           LogicCell40_SEQ_MODE_0000      0              7284   3509  RISE       1
vga_controller.v_counter_RNO_0_9_LC_4_3_1/ltout         LogicCell40_SEQ_MODE_0000    267              7550   3509  RISE       1
I__117/I                                                CascadeMux                     0              7550   3509  RISE       1
I__117/O                                                CascadeMux                     0              7550   3509  RISE       1
vga_controller.v_counter_9_LC_4_3_2/in2                 LogicCell40_SEQ_MODE_1000      0              7550   3509  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : test_pattern|i_Clk:R
Setup Time        : 472


Data Path Delay                2383
+ Setup Time                    470
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                  472

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           test_pattern               0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__442/I                             Odrv4                      0      1127               RISE  1       
I__442/O                             Odrv4                      351    1478               RISE  1       
I__443/I                             Span4Mux_s3_v              0      1478               RISE  1       
I__443/O                             Span4Mux_s3_v              316    1793               RISE  1       
I__444/I                             LocalMux                   0      1793               RISE  1       
I__444/O                             LocalMux                   330    2123               RISE  1       
I__445/I                             InMux                      0      2123               RISE  1       
I__445/O                             InMux                      259    2383               RISE  1       
vga_controller.r1_rst_LC_8_3_4/in0   LogicCell40_SEQ_MODE_1000  0      2383               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__438/I                                            ClkMux                     0      2073               RISE  1       
I__438/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.r1_rst_LC_8_3_4/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_VGA_Blu_0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Blu_0
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 14231


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay             11310
---------------------------- ------
Clock To Out Delay            14231

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__428/I                                            ClkMux                     0      2073               RISE  1       
I__428/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_1_LC_4_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__204/I                                             LocalMux                   0      2921               RISE  1       
I__204/O                                             LocalMux                   330    3251               RISE  1       
I__208/I                                             InMux                      0      3251               RISE  1       
I__208/O                                             InMux                      259    3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__227/I                                             LocalMux                   0      3959               RISE  1       
I__227/O                                             LocalMux                   330    4289               RISE  1       
I__228/I                                             InMux                      0      4289               RISE  1       
I__228/O                                             InMux                      259    4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout   LogicCell40_SEQ_MODE_0000  449    4997               RISE  1       
I__229/I                                             Odrv4                      0      4997               RISE  1       
I__229/O                                             Odrv4                      351    5348               RISE  1       
I__230/I                                             LocalMux                   0      5348               RISE  1       
I__230/O                                             LocalMux                   330    5678               RISE  1       
I__231/I                                             InMux                      0      5678               RISE  1       
I__231/O                                             InMux                      259    5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0     LogicCell40_SEQ_MODE_0000  0      5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout   LogicCell40_SEQ_MODE_0000  449    6386               RISE  1       
I__114/I                                             LocalMux                   0      6386               RISE  1       
I__114/O                                             LocalMux                   330    6716               RISE  1       
I__115/I                                             InMux                      0      6716               RISE  1       
I__115/O                                             InMux                      259    6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1     LogicCell40_SEQ_MODE_0000  0      6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout   LogicCell40_SEQ_MODE_0000  400    7375               RISE  3       
I__353/I                                             LocalMux                   0      7375               RISE  1       
I__353/O                                             LocalMux                   330    7705               RISE  1       
I__355/I                                             InMux                      0      7705               RISE  1       
I__355/O                                             InMux                      259    7964               RISE  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in0     LogicCell40_SEQ_MODE_0000  0      7964               RISE  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout   LogicCell40_SEQ_MODE_0000  449    8413               RISE  3       
I__302/I                                             Odrv4                      0      8413               RISE  1       
I__302/O                                             Odrv4                      351    8764               RISE  1       
I__303/I                                             IoSpan4Mux                 0      8764               RISE  1       
I__303/O                                             IoSpan4Mux                 288    9051               RISE  1       
I__305/I                                             LocalMux                   0      9051               RISE  1       
I__305/O                                             LocalMux                   330    9381               RISE  1       
I__308/I                                             IoInMux                    0      9381               RISE  1       
I__308/O                                             IoInMux                    259    9640               RISE  1       
o_VGA_Blu_0_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      9640               RISE  1       
o_VGA_Blu_0_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   11878              FALL  1       
o_VGA_Blu_0_obuf_iopad/DIN                           IO_PAD                     0      11878              FALL  1       
o_VGA_Blu_0_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2353   14231              FALL  1       
o_VGA_Blu_0                                          test_pattern               0      14231              FALL  1       

6.2.2::Path details for port: o_VGA_Blu_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Blu_1
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 14231


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay             11310
---------------------------- ------
Clock To Out Delay            14231

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__428/I                                            ClkMux                     0      2073               RISE  1       
I__428/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_1_LC_4_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__204/I                                             LocalMux                   0      2921               RISE  1       
I__204/O                                             LocalMux                   330    3251               RISE  1       
I__208/I                                             InMux                      0      3251               RISE  1       
I__208/O                                             InMux                      259    3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__227/I                                             LocalMux                   0      3959               RISE  1       
I__227/O                                             LocalMux                   330    4289               RISE  1       
I__228/I                                             InMux                      0      4289               RISE  1       
I__228/O                                             InMux                      259    4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout   LogicCell40_SEQ_MODE_0000  449    4997               RISE  1       
I__229/I                                             Odrv4                      0      4997               RISE  1       
I__229/O                                             Odrv4                      351    5348               RISE  1       
I__230/I                                             LocalMux                   0      5348               RISE  1       
I__230/O                                             LocalMux                   330    5678               RISE  1       
I__231/I                                             InMux                      0      5678               RISE  1       
I__231/O                                             InMux                      259    5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0     LogicCell40_SEQ_MODE_0000  0      5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout   LogicCell40_SEQ_MODE_0000  449    6386               RISE  1       
I__114/I                                             LocalMux                   0      6386               RISE  1       
I__114/O                                             LocalMux                   330    6716               RISE  1       
I__115/I                                             InMux                      0      6716               RISE  1       
I__115/O                                             InMux                      259    6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1     LogicCell40_SEQ_MODE_0000  0      6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout   LogicCell40_SEQ_MODE_0000  400    7375               RISE  3       
I__353/I                                             LocalMux                   0      7375               RISE  1       
I__353/O                                             LocalMux                   330    7705               RISE  1       
I__355/I                                             InMux                      0      7705               RISE  1       
I__355/O                                             InMux                      259    7964               RISE  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in0     LogicCell40_SEQ_MODE_0000  0      7964               RISE  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout   LogicCell40_SEQ_MODE_0000  449    8413               RISE  3       
I__302/I                                             Odrv4                      0      8413               RISE  1       
I__302/O                                             Odrv4                      351    8764               RISE  1       
I__304/I                                             IoSpan4Mux                 0      8764               RISE  1       
I__304/O                                             IoSpan4Mux                 288    9051               RISE  1       
I__306/I                                             LocalMux                   0      9051               RISE  1       
I__306/O                                             LocalMux                   330    9381               RISE  1       
I__309/I                                             IoInMux                    0      9381               RISE  1       
I__309/O                                             IoInMux                    259    9640               RISE  1       
o_VGA_Blu_1_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      9640               RISE  1       
o_VGA_Blu_1_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   11878              FALL  1       
o_VGA_Blu_1_obuf_iopad/DIN                           IO_PAD                     0      11878              FALL  1       
o_VGA_Blu_1_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2353   14231              FALL  1       
o_VGA_Blu_1                                          test_pattern               0      14231              FALL  1       

6.2.3::Path details for port: o_VGA_Blu_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Blu_2
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 14231


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay             11310
---------------------------- ------
Clock To Out Delay            14231

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__428/I                                            ClkMux                     0      2073               RISE  1       
I__428/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_1_LC_4_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__204/I                                             LocalMux                   0      2921               RISE  1       
I__204/O                                             LocalMux                   330    3251               RISE  1       
I__208/I                                             InMux                      0      3251               RISE  1       
I__208/O                                             InMux                      259    3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__227/I                                             LocalMux                   0      3959               RISE  1       
I__227/O                                             LocalMux                   330    4289               RISE  1       
I__228/I                                             InMux                      0      4289               RISE  1       
I__228/O                                             InMux                      259    4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout   LogicCell40_SEQ_MODE_0000  449    4997               RISE  1       
I__229/I                                             Odrv4                      0      4997               RISE  1       
I__229/O                                             Odrv4                      351    5348               RISE  1       
I__230/I                                             LocalMux                   0      5348               RISE  1       
I__230/O                                             LocalMux                   330    5678               RISE  1       
I__231/I                                             InMux                      0      5678               RISE  1       
I__231/O                                             InMux                      259    5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0     LogicCell40_SEQ_MODE_0000  0      5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout   LogicCell40_SEQ_MODE_0000  449    6386               RISE  1       
I__114/I                                             LocalMux                   0      6386               RISE  1       
I__114/O                                             LocalMux                   330    6716               RISE  1       
I__115/I                                             InMux                      0      6716               RISE  1       
I__115/O                                             InMux                      259    6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1     LogicCell40_SEQ_MODE_0000  0      6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout   LogicCell40_SEQ_MODE_0000  400    7375               RISE  3       
I__353/I                                             LocalMux                   0      7375               RISE  1       
I__353/O                                             LocalMux                   330    7705               RISE  1       
I__355/I                                             InMux                      0      7705               RISE  1       
I__355/O                                             InMux                      259    7964               RISE  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in0     LogicCell40_SEQ_MODE_0000  0      7964               RISE  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout   LogicCell40_SEQ_MODE_0000  449    8413               RISE  3       
I__302/I                                             Odrv4                      0      8413               RISE  1       
I__302/O                                             Odrv4                      351    8764               RISE  1       
I__304/I                                             IoSpan4Mux                 0      8764               RISE  1       
I__304/O                                             IoSpan4Mux                 288    9051               RISE  1       
I__307/I                                             LocalMux                   0      9051               RISE  1       
I__307/O                                             LocalMux                   330    9381               RISE  1       
I__310/I                                             IoInMux                    0      9381               RISE  1       
I__310/O                                             IoInMux                    259    9640               RISE  1       
o_VGA_Blu_2_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      9640               RISE  1       
o_VGA_Blu_2_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   11878              FALL  1       
o_VGA_Blu_2_obuf_iopad/DIN                           IO_PAD                     0      11878              FALL  1       
o_VGA_Blu_2_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2353   14231              FALL  1       
o_VGA_Blu_2                                          test_pattern               0      14231              FALL  1       

6.2.4::Path details for port: o_VGA_Grn_0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_0
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 14231


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay             11310
---------------------------- ------
Clock To Out Delay            14231

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__428/I                                            ClkMux                     0      2073               RISE  1       
I__428/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_1_LC_4_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__204/I                                             LocalMux                   0      2921               RISE  1       
I__204/O                                             LocalMux                   330    3251               RISE  1       
I__208/I                                             InMux                      0      3251               RISE  1       
I__208/O                                             InMux                      259    3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__227/I                                             LocalMux                   0      3959               RISE  1       
I__227/O                                             LocalMux                   330    4289               RISE  1       
I__228/I                                             InMux                      0      4289               RISE  1       
I__228/O                                             InMux                      259    4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout   LogicCell40_SEQ_MODE_0000  449    4997               RISE  1       
I__229/I                                             Odrv4                      0      4997               RISE  1       
I__229/O                                             Odrv4                      351    5348               RISE  1       
I__230/I                                             LocalMux                   0      5348               RISE  1       
I__230/O                                             LocalMux                   330    5678               RISE  1       
I__231/I                                             InMux                      0      5678               RISE  1       
I__231/O                                             InMux                      259    5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0     LogicCell40_SEQ_MODE_0000  0      5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout   LogicCell40_SEQ_MODE_0000  449    6386               RISE  1       
I__114/I                                             LocalMux                   0      6386               RISE  1       
I__114/O                                             LocalMux                   330    6716               RISE  1       
I__115/I                                             InMux                      0      6716               RISE  1       
I__115/O                                             InMux                      259    6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1     LogicCell40_SEQ_MODE_0000  0      6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout   LogicCell40_SEQ_MODE_0000  400    7375               RISE  3       
I__353/I                                             LocalMux                   0      7375               RISE  1       
I__353/O                                             LocalMux                   330    7705               RISE  1       
I__356/I                                             InMux                      0      7705               RISE  1       
I__356/O                                             InMux                      259    7964               RISE  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in0     LogicCell40_SEQ_MODE_0000  0      7964               RISE  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout   LogicCell40_SEQ_MODE_0000  449    8413               RISE  3       
I__294/I                                             Odrv4                      0      8413               RISE  1       
I__294/O                                             Odrv4                      351    8764               RISE  1       
I__297/I                                             IoSpan4Mux                 0      8764               RISE  1       
I__297/O                                             IoSpan4Mux                 288    9051               RISE  1       
I__299/I                                             LocalMux                   0      9051               RISE  1       
I__299/O                                             LocalMux                   330    9381               RISE  1       
I__301/I                                             IoInMux                    0      9381               RISE  1       
I__301/O                                             IoInMux                    259    9640               RISE  1       
o_VGA_Grn_0_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      9640               RISE  1       
o_VGA_Grn_0_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   11878              FALL  1       
o_VGA_Grn_0_obuf_iopad/DIN                           IO_PAD                     0      11878              FALL  1       
o_VGA_Grn_0_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2353   14231              FALL  1       
o_VGA_Grn_0                                          test_pattern               0      14231              FALL  1       

6.2.5::Path details for port: o_VGA_Grn_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_1
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 14147


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay             11226
---------------------------- ------
Clock To Out Delay            14147

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__428/I                                            ClkMux                     0      2073               RISE  1       
I__428/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_1_LC_4_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__204/I                                             LocalMux                   0      2921               RISE  1       
I__204/O                                             LocalMux                   330    3251               RISE  1       
I__208/I                                             InMux                      0      3251               RISE  1       
I__208/O                                             InMux                      259    3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__227/I                                             LocalMux                   0      3959               RISE  1       
I__227/O                                             LocalMux                   330    4289               RISE  1       
I__228/I                                             InMux                      0      4289               RISE  1       
I__228/O                                             InMux                      259    4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout   LogicCell40_SEQ_MODE_0000  449    4997               RISE  1       
I__229/I                                             Odrv4                      0      4997               RISE  1       
I__229/O                                             Odrv4                      351    5348               RISE  1       
I__230/I                                             LocalMux                   0      5348               RISE  1       
I__230/O                                             LocalMux                   330    5678               RISE  1       
I__231/I                                             InMux                      0      5678               RISE  1       
I__231/O                                             InMux                      259    5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0     LogicCell40_SEQ_MODE_0000  0      5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout   LogicCell40_SEQ_MODE_0000  449    6386               RISE  1       
I__114/I                                             LocalMux                   0      6386               RISE  1       
I__114/O                                             LocalMux                   330    6716               RISE  1       
I__115/I                                             InMux                      0      6716               RISE  1       
I__115/O                                             InMux                      259    6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1     LogicCell40_SEQ_MODE_0000  0      6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout   LogicCell40_SEQ_MODE_0000  400    7375               RISE  3       
I__353/I                                             LocalMux                   0      7375               RISE  1       
I__353/O                                             LocalMux                   330    7705               RISE  1       
I__356/I                                             InMux                      0      7705               RISE  1       
I__356/O                                             InMux                      259    7964               RISE  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in0     LogicCell40_SEQ_MODE_0000  0      7964               RISE  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout   LogicCell40_SEQ_MODE_0000  449    8413               RISE  3       
I__293/I                                             Odrv4                      0      8413               RISE  1       
I__293/O                                             Odrv4                      351    8764               RISE  1       
I__296/I                                             Span4Mux_s0_v              0      8764               RISE  1       
I__296/O                                             Span4Mux_s0_v              203    8967               RISE  1       
I__298/I                                             LocalMux                   0      8967               RISE  1       
I__298/O                                             LocalMux                   330    9297               RISE  1       
I__300/I                                             IoInMux                    0      9297               RISE  1       
I__300/O                                             IoInMux                    259    9556               RISE  1       
o_VGA_Grn_1_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      9556               RISE  1       
o_VGA_Grn_1_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   11793              FALL  1       
o_VGA_Grn_1_obuf_iopad/DIN                           IO_PAD                     0      11793              FALL  1       
o_VGA_Grn_1_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2353   14147              FALL  1       
o_VGA_Grn_1                                          test_pattern               0      14147              FALL  1       

6.2.6::Path details for port: o_VGA_Grn_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_2
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 13593


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay             10672
---------------------------- ------
Clock To Out Delay            13593

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__428/I                                            ClkMux                     0      2073               RISE  1       
I__428/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_1_LC_4_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__204/I                                             LocalMux                   0      2921               RISE  1       
I__204/O                                             LocalMux                   330    3251               RISE  1       
I__208/I                                             InMux                      0      3251               RISE  1       
I__208/O                                             InMux                      259    3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__227/I                                             LocalMux                   0      3959               RISE  1       
I__227/O                                             LocalMux                   330    4289               RISE  1       
I__228/I                                             InMux                      0      4289               RISE  1       
I__228/O                                             InMux                      259    4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout   LogicCell40_SEQ_MODE_0000  449    4997               RISE  1       
I__229/I                                             Odrv4                      0      4997               RISE  1       
I__229/O                                             Odrv4                      351    5348               RISE  1       
I__230/I                                             LocalMux                   0      5348               RISE  1       
I__230/O                                             LocalMux                   330    5678               RISE  1       
I__231/I                                             InMux                      0      5678               RISE  1       
I__231/O                                             InMux                      259    5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0     LogicCell40_SEQ_MODE_0000  0      5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout   LogicCell40_SEQ_MODE_0000  449    6386               RISE  1       
I__114/I                                             LocalMux                   0      6386               RISE  1       
I__114/O                                             LocalMux                   330    6716               RISE  1       
I__115/I                                             InMux                      0      6716               RISE  1       
I__115/O                                             InMux                      259    6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1     LogicCell40_SEQ_MODE_0000  0      6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout   LogicCell40_SEQ_MODE_0000  400    7375               RISE  3       
I__353/I                                             LocalMux                   0      7375               RISE  1       
I__353/O                                             LocalMux                   330    7705               RISE  1       
I__356/I                                             InMux                      0      7705               RISE  1       
I__356/O                                             InMux                      259    7964               RISE  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in0     LogicCell40_SEQ_MODE_0000  0      7964               RISE  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout   LogicCell40_SEQ_MODE_0000  449    8413               RISE  3       
I__292/I                                             LocalMux                   0      8413               RISE  1       
I__292/O                                             LocalMux                   330    8743               RISE  1       
I__295/I                                             IoInMux                    0      8743               RISE  1       
I__295/O                                             IoInMux                    259    9002               RISE  1       
o_VGA_Grn_2_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      9002               RISE  1       
o_VGA_Grn_2_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   11239              FALL  1       
o_VGA_Grn_2_obuf_iopad/DIN                           IO_PAD                     0      11239              FALL  1       
o_VGA_Grn_2_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2353   13593              FALL  1       
o_VGA_Grn_2                                          test_pattern               0      13593              FALL  1       

6.2.7::Path details for port: o_VGA_HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_HSync
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 12674


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9753
---------------------------- ------
Clock To Out Delay            12674

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__429/I                                            ClkMux                     0      2073               RISE  1       
I__429/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_2_LC_5_4_1/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_2_LC_5_4_1/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  4       
I__269/I                                            LocalMux                   0      2921               RISE  1       
I__269/O                                            LocalMux                   330    3251               RISE  1       
I__273/I                                            InMux                      0      3251               RISE  1       
I__273/O                                            InMux                      259    3510               RISE  1       
vga_controller.h_counter_RNIUTFN_1_LC_5_3_7/in0     LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.h_counter_RNIUTFN_1_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__280/I                                            Odrv4                      0      3959               RISE  1       
I__280/O                                            Odrv4                      351    4310               RISE  1       
I__281/I                                            LocalMux                   0      4310               RISE  1       
I__281/O                                            LocalMux                   330    4640               RISE  1       
I__282/I                                            InMux                      0      4640               RISE  1       
I__282/O                                            InMux                      259    4899               RISE  1       
vga_controller.h_counter_RNICC491_9_LC_6_2_4/in0    LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
vga_controller.h_counter_RNICC491_9_LC_6_2_4/ltout  LogicCell40_SEQ_MODE_0000  386    5285               FALL  1       
I__279/I                                            CascadeMux                 0      5285               FALL  1       
I__279/O                                            CascadeMux                 0      5285               FALL  1       
vga_controller.h_counter_RNILLOQ1_4_LC_6_2_5/in2    LogicCell40_SEQ_MODE_0000  0      5285               FALL  1       
vga_controller.h_counter_RNILLOQ1_4_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_0000  379    5664               RISE  1       
I__277/I                                            LocalMux                   0      5664               RISE  1       
I__277/O                                            LocalMux                   330    5993               RISE  1       
I__278/I                                            InMux                      0      5993               RISE  1       
I__278/O                                            InMux                      259    6253               RISE  1       
vga_controller.h_counter_RNI56P93_8_LC_6_1_1/in1    LogicCell40_SEQ_MODE_0000  0      6253               RISE  1       
vga_controller.h_counter_RNI56P93_8_LC_6_1_1/lcout  LogicCell40_SEQ_MODE_0000  400    6653               RISE  1       
I__311/I                                            Odrv4                      0      6653               RISE  1       
I__311/O                                            Odrv4                      351    7003               RISE  1       
I__312/I                                            Span4Mux_s0_v              0      7003               RISE  1       
I__312/O                                            Span4Mux_s0_v              203    7207               RISE  1       
I__313/I                                            IoSpan4Mux                 0      7207               RISE  1       
I__313/O                                            IoSpan4Mux                 288    7494               RISE  1       
I__314/I                                            LocalMux                   0      7494               RISE  1       
I__314/O                                            LocalMux                   330    7824               RISE  1       
I__315/I                                            IoInMux                    0      7824               RISE  1       
I__315/O                                            IoInMux                    259    8083               RISE  1       
o_VGA_HSync_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      8083               RISE  1       
o_VGA_HSync_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2237   10321              FALL  1       
o_VGA_HSync_obuf_iopad/DIN                          IO_PAD                     0      10321              FALL  1       
o_VGA_HSync_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2353   12674              FALL  1       
o_VGA_HSync                                         test_pattern               0      12674              FALL  1       

6.2.8::Path details for port: o_VGA_Red_0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Red_0
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 13943


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay             11022
---------------------------- ------
Clock To Out Delay            13943

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__428/I                                            ClkMux                     0      2073               RISE  1       
I__428/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_1_LC_4_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__204/I                                             LocalMux                   0      2921               RISE  1       
I__204/O                                             LocalMux                   330    3251               RISE  1       
I__208/I                                             InMux                      0      3251               RISE  1       
I__208/O                                             InMux                      259    3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__227/I                                             LocalMux                   0      3959               RISE  1       
I__227/O                                             LocalMux                   330    4289               RISE  1       
I__228/I                                             InMux                      0      4289               RISE  1       
I__228/O                                             InMux                      259    4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout   LogicCell40_SEQ_MODE_0000  449    4997               RISE  1       
I__229/I                                             Odrv4                      0      4997               RISE  1       
I__229/O                                             Odrv4                      351    5348               RISE  1       
I__230/I                                             LocalMux                   0      5348               RISE  1       
I__230/O                                             LocalMux                   330    5678               RISE  1       
I__231/I                                             InMux                      0      5678               RISE  1       
I__231/O                                             InMux                      259    5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0     LogicCell40_SEQ_MODE_0000  0      5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout   LogicCell40_SEQ_MODE_0000  449    6386               RISE  1       
I__114/I                                             LocalMux                   0      6386               RISE  1       
I__114/O                                             LocalMux                   330    6716               RISE  1       
I__115/I                                             InMux                      0      6716               RISE  1       
I__115/O                                             InMux                      259    6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1     LogicCell40_SEQ_MODE_0000  0      6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout   LogicCell40_SEQ_MODE_0000  400    7375               RISE  3       
I__354/I                                             Odrv4                      0      7375               RISE  1       
I__354/O                                             Odrv4                      351    7726               RISE  1       
I__357/I                                             LocalMux                   0      7726               RISE  1       
I__357/O                                             LocalMux                   330    8055               RISE  1       
I__358/I                                             InMux                      0      8055               RISE  1       
I__358/O                                             InMux                      259    8315               RISE  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in0     LogicCell40_SEQ_MODE_0000  0      8315               RISE  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout   LogicCell40_SEQ_MODE_0000  449    8764               RISE  3       
I__346/I                                             LocalMux                   0      8764               RISE  1       
I__346/O                                             LocalMux                   330    9093               RISE  1       
I__349/I                                             IoInMux                    0      9093               RISE  1       
I__349/O                                             IoInMux                    259    9353               RISE  1       
o_VGA_Red_0_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      9353               RISE  1       
o_VGA_Red_0_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   11590              FALL  1       
o_VGA_Red_0_obuf_iopad/DIN                           IO_PAD                     0      11590              FALL  1       
o_VGA_Red_0_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2353   13943              FALL  1       
o_VGA_Red_0                                          test_pattern               0      13943              FALL  1       

6.2.9::Path details for port: o_VGA_Red_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Red_1
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 13943


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay             11022
---------------------------- ------
Clock To Out Delay            13943

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__428/I                                            ClkMux                     0      2073               RISE  1       
I__428/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_1_LC_4_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__204/I                                             LocalMux                   0      2921               RISE  1       
I__204/O                                             LocalMux                   330    3251               RISE  1       
I__208/I                                             InMux                      0      3251               RISE  1       
I__208/O                                             InMux                      259    3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__227/I                                             LocalMux                   0      3959               RISE  1       
I__227/O                                             LocalMux                   330    4289               RISE  1       
I__228/I                                             InMux                      0      4289               RISE  1       
I__228/O                                             InMux                      259    4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout   LogicCell40_SEQ_MODE_0000  449    4997               RISE  1       
I__229/I                                             Odrv4                      0      4997               RISE  1       
I__229/O                                             Odrv4                      351    5348               RISE  1       
I__230/I                                             LocalMux                   0      5348               RISE  1       
I__230/O                                             LocalMux                   330    5678               RISE  1       
I__231/I                                             InMux                      0      5678               RISE  1       
I__231/O                                             InMux                      259    5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0     LogicCell40_SEQ_MODE_0000  0      5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout   LogicCell40_SEQ_MODE_0000  449    6386               RISE  1       
I__114/I                                             LocalMux                   0      6386               RISE  1       
I__114/O                                             LocalMux                   330    6716               RISE  1       
I__115/I                                             InMux                      0      6716               RISE  1       
I__115/O                                             InMux                      259    6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1     LogicCell40_SEQ_MODE_0000  0      6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout   LogicCell40_SEQ_MODE_0000  400    7375               RISE  3       
I__354/I                                             Odrv4                      0      7375               RISE  1       
I__354/O                                             Odrv4                      351    7726               RISE  1       
I__357/I                                             LocalMux                   0      7726               RISE  1       
I__357/O                                             LocalMux                   330    8055               RISE  1       
I__358/I                                             InMux                      0      8055               RISE  1       
I__358/O                                             InMux                      259    8315               RISE  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in0     LogicCell40_SEQ_MODE_0000  0      8315               RISE  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout   LogicCell40_SEQ_MODE_0000  449    8764               RISE  3       
I__345/I                                             LocalMux                   0      8764               RISE  1       
I__345/O                                             LocalMux                   330    9093               RISE  1       
I__348/I                                             IoInMux                    0      9093               RISE  1       
I__348/O                                             IoInMux                    259    9353               RISE  1       
o_VGA_Red_1_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      9353               RISE  1       
o_VGA_Red_1_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   11590              FALL  1       
o_VGA_Red_1_obuf_iopad/DIN                           IO_PAD                     0      11590              FALL  1       
o_VGA_Red_1_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2353   13943              FALL  1       
o_VGA_Red_1                                          test_pattern               0      13943              FALL  1       

6.2.10::Path details for port: o_VGA_Red_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Red_2
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 14581


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay             11660
---------------------------- ------
Clock To Out Delay            14581

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__428/I                                            ClkMux                     0      2073               RISE  1       
I__428/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_1_LC_4_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__204/I                                             LocalMux                   0      2921               RISE  1       
I__204/O                                             LocalMux                   330    3251               RISE  1       
I__208/I                                             InMux                      0      3251               RISE  1       
I__208/O                                             InMux                      259    3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.h_counter_RNIUTFN_0_1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__227/I                                             LocalMux                   0      3959               RISE  1       
I__227/O                                             LocalMux                   330    4289               RISE  1       
I__228/I                                             InMux                      0      4289               RISE  1       
I__228/O                                             InMux                      259    4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout   LogicCell40_SEQ_MODE_0000  449    4997               RISE  1       
I__229/I                                             Odrv4                      0      4997               RISE  1       
I__229/O                                             Odrv4                      351    5348               RISE  1       
I__230/I                                             LocalMux                   0      5348               RISE  1       
I__230/O                                             LocalMux                   330    5678               RISE  1       
I__231/I                                             InMux                      0      5678               RISE  1       
I__231/O                                             InMux                      259    5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0     LogicCell40_SEQ_MODE_0000  0      5937               RISE  1       
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout   LogicCell40_SEQ_MODE_0000  449    6386               RISE  1       
I__114/I                                             LocalMux                   0      6386               RISE  1       
I__114/O                                             LocalMux                   330    6716               RISE  1       
I__115/I                                             InMux                      0      6716               RISE  1       
I__115/O                                             InMux                      259    6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1     LogicCell40_SEQ_MODE_0000  0      6975               RISE  1       
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout   LogicCell40_SEQ_MODE_0000  400    7375               RISE  3       
I__354/I                                             Odrv4                      0      7375               RISE  1       
I__354/O                                             Odrv4                      351    7726               RISE  1       
I__357/I                                             LocalMux                   0      7726               RISE  1       
I__357/O                                             LocalMux                   330    8055               RISE  1       
I__358/I                                             InMux                      0      8055               RISE  1       
I__358/O                                             InMux                      259    8315               RISE  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in0     LogicCell40_SEQ_MODE_0000  0      8315               RISE  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout   LogicCell40_SEQ_MODE_0000  449    8764               RISE  3       
I__347/I                                             Odrv4                      0      8764               RISE  1       
I__347/O                                             Odrv4                      351    9114               RISE  1       
I__350/I                                             IoSpan4Mux                 0      9114               RISE  1       
I__350/O                                             IoSpan4Mux                 288    9402               RISE  1       
I__351/I                                             LocalMux                   0      9402               RISE  1       
I__351/O                                             LocalMux                   330    9731               RISE  1       
I__352/I                                             IoInMux                    0      9731               RISE  1       
I__352/O                                             IoInMux                    259    9991               RISE  1       
o_VGA_Red_2_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      9991               RISE  1       
o_VGA_Red_2_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   12228              FALL  1       
o_VGA_Red_2_obuf_iopad/DIN                           IO_PAD                     0      12228              FALL  1       
o_VGA_Red_2_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2353   14581              FALL  1       
o_VGA_Red_2                                          test_pattern               0      14581              FALL  1       

6.2.11::Path details for port: o_VGA_VSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_VSync
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 11047


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              8126
---------------------------- ------
Clock To Out Delay            11047

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__430/I                                            ClkMux                     0      2073               RISE  1       
I__430/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.v_counter_7_LC_4_2_7/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.v_counter_7_LC_4_2_7/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  3       
I__165/I                                            LocalMux                   0      2921               RISE  1       
I__165/O                                            LocalMux                   330    3251               RISE  1       
I__168/I                                            InMux                      0      3251               RISE  1       
I__168/O                                            InMux                      259    3510               RISE  1       
vga_controller.v_counter_RNIE0CG_6_LC_5_2_0/in0     LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
vga_controller.v_counter_RNIE0CG_6_LC_5_2_0/lcout   LogicCell40_SEQ_MODE_0000  449    3959               RISE  2       
I__199/I                                            LocalMux                   0      3959               RISE  1       
I__199/O                                            LocalMux                   330    4289               RISE  1       
I__201/I                                            InMux                      0      4289               RISE  1       
I__201/O                                            InMux                      259    4548               RISE  1       
vga_controller.v_counter_RNILCKS_0_LC_4_1_5/in0     LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
vga_controller.v_counter_RNILCKS_0_LC_4_1_5/ltout   LogicCell40_SEQ_MODE_0000  386    4934               FALL  1       
I__110/I                                            CascadeMux                 0      4934               FALL  1       
I__110/O                                            CascadeMux                 0      4934               FALL  1       
vga_controller.v_counter_RNI52T81_3_LC_4_1_6/in2    LogicCell40_SEQ_MODE_0000  0      4934               FALL  1       
vga_controller.v_counter_RNI52T81_3_LC_4_1_6/lcout  LogicCell40_SEQ_MODE_0000  379    5313               RISE  1       
I__106/I                                            Odrv4                      0      5313               RISE  1       
I__106/O                                            Odrv4                      351    5664               RISE  1       
I__107/I                                            Span4Mux_s0_v              0      5664               RISE  1       
I__107/O                                            Span4Mux_s0_v              203    5867               RISE  1       
I__108/I                                            LocalMux                   0      5867               RISE  1       
I__108/O                                            LocalMux                   330    6197               RISE  1       
I__109/I                                            IoInMux                    0      6197               RISE  1       
I__109/O                                            IoInMux                    259    6456               RISE  1       
o_VGA_VSync_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      6456               RISE  1       
o_VGA_VSync_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2237   8693               FALL  1       
o_VGA_VSync_obuf_iopad/DIN                          IO_PAD                     0      8693               FALL  1       
o_VGA_VSync_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2353   11047              FALL  1       
o_VGA_VSync                                         test_pattern               0      11047              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : test_pattern|i_Clk:R
Hold Time         : 224


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2157
---------------------------- ------
Hold Time                       224

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           test_pattern               0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__442/I                             Odrv4                      0      923                FALL  1       
I__442/O                             Odrv4                      372    1295               FALL  1       
I__443/I                             Span4Mux_s3_v              0      1295               FALL  1       
I__443/O                             Span4Mux_s3_v              337    1631               FALL  1       
I__444/I                             LocalMux                   0      1631               FALL  1       
I__444/O                             LocalMux                   309    1940               FALL  1       
I__445/I                             InMux                      0      1940               FALL  1       
I__445/O                             InMux                      217    2157               FALL  1       
vga_controller.r1_rst_LC_8_3_4/in0   LogicCell40_SEQ_MODE_1000  0      2157               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__438/I                                            ClkMux                     0      2073               RISE  1       
I__438/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.r1_rst_LC_8_3_4/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_VGA_Blu_0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Blu_0
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 9253


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6332
---------------------------- ------
Clock To Out Delay             9253

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__436/I                                            ClkMux                     0      2073               RISE  1       
I__436/O                                            ClkMux                     309    2381               RISE  1       
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
b_px_0_LC_6_2_7/lcout                               LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__332/I                                            LocalMux                   0      2921               FALL  1       
I__332/O                                            LocalMux                   309    3230               FALL  1       
I__334/I                                            InMux                      0      3230               FALL  1       
I__334/O                                            InMux                      217    3447               FALL  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in3    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout  LogicCell40_SEQ_MODE_0000  288    3735               FALL  3       
I__302/I                                            Odrv4                      0      3735               FALL  1       
I__302/O                                            Odrv4                      372    4107               FALL  1       
I__303/I                                            IoSpan4Mux                 0      4107               FALL  1       
I__303/O                                            IoSpan4Mux                 323    4429               FALL  1       
I__305/I                                            LocalMux                   0      4429               FALL  1       
I__305/O                                            LocalMux                   309    4738               FALL  1       
I__308/I                                            IoInMux                    0      4738               FALL  1       
I__308/O                                            IoInMux                    217    4955               FALL  1       
o_VGA_Blu_0_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4955               FALL  1       
o_VGA_Blu_0_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   6961               RISE  1       
o_VGA_Blu_0_obuf_iopad/DIN                          IO_PAD                     0      6961               RISE  1       
o_VGA_Blu_0_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   9253               RISE  1       
o_VGA_Blu_0                                         test_pattern               0      9253               RISE  1       

6.5.2::Path details for port: o_VGA_Blu_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Blu_1
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 9253


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6332
---------------------------- ------
Clock To Out Delay             9253

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__436/I                                            ClkMux                     0      2073               RISE  1       
I__436/O                                            ClkMux                     309    2381               RISE  1       
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
b_px_0_LC_6_2_7/lcout                               LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__332/I                                            LocalMux                   0      2921               FALL  1       
I__332/O                                            LocalMux                   309    3230               FALL  1       
I__334/I                                            InMux                      0      3230               FALL  1       
I__334/O                                            InMux                      217    3447               FALL  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in3    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout  LogicCell40_SEQ_MODE_0000  288    3735               FALL  3       
I__302/I                                            Odrv4                      0      3735               FALL  1       
I__302/O                                            Odrv4                      372    4107               FALL  1       
I__304/I                                            IoSpan4Mux                 0      4107               FALL  1       
I__304/O                                            IoSpan4Mux                 323    4429               FALL  1       
I__306/I                                            LocalMux                   0      4429               FALL  1       
I__306/O                                            LocalMux                   309    4738               FALL  1       
I__309/I                                            IoInMux                    0      4738               FALL  1       
I__309/O                                            IoInMux                    217    4955               FALL  1       
o_VGA_Blu_1_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4955               FALL  1       
o_VGA_Blu_1_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   6961               RISE  1       
o_VGA_Blu_1_obuf_iopad/DIN                          IO_PAD                     0      6961               RISE  1       
o_VGA_Blu_1_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   9253               RISE  1       
o_VGA_Blu_1                                         test_pattern               0      9253               RISE  1       

6.5.3::Path details for port: o_VGA_Blu_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Blu_2
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 9253


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6332
---------------------------- ------
Clock To Out Delay             9253

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__436/I                                            ClkMux                     0      2073               RISE  1       
I__436/O                                            ClkMux                     309    2381               RISE  1       
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
b_px_0_LC_6_2_7/lcout                               LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__332/I                                            LocalMux                   0      2921               FALL  1       
I__332/O                                            LocalMux                   309    3230               FALL  1       
I__334/I                                            InMux                      0      3230               FALL  1       
I__334/O                                            InMux                      217    3447               FALL  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in3    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout  LogicCell40_SEQ_MODE_0000  288    3735               FALL  3       
I__302/I                                            Odrv4                      0      3735               FALL  1       
I__302/O                                            Odrv4                      372    4107               FALL  1       
I__304/I                                            IoSpan4Mux                 0      4107               FALL  1       
I__304/O                                            IoSpan4Mux                 323    4429               FALL  1       
I__307/I                                            LocalMux                   0      4429               FALL  1       
I__307/O                                            LocalMux                   309    4738               FALL  1       
I__310/I                                            IoInMux                    0      4738               FALL  1       
I__310/O                                            IoInMux                    217    4955               FALL  1       
o_VGA_Blu_2_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4955               FALL  1       
o_VGA_Blu_2_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   6961               RISE  1       
o_VGA_Blu_2_obuf_iopad/DIN                          IO_PAD                     0      6961               RISE  1       
o_VGA_Blu_2_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   9253               RISE  1       
o_VGA_Blu_2                                         test_pattern               0      9253               RISE  1       

6.5.4::Path details for port: o_VGA_Grn_0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_0
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 9344


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6423
---------------------------- ------
Clock To Out Delay             9344

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__436/I                                            ClkMux                     0      2073               RISE  1       
I__436/O                                            ClkMux                     309    2381               RISE  1       
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
g_px_0_LC_6_2_0/lcout                               LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__289/I                                            LocalMux                   0      2921               FALL  1       
I__289/O                                            LocalMux                   309    3230               FALL  1       
I__291/I                                            InMux                      0      3230               FALL  1       
I__291/O                                            InMux                      217    3447               FALL  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in1    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout  LogicCell40_SEQ_MODE_0000  379    3826               FALL  3       
I__294/I                                            Odrv4                      0      3826               FALL  1       
I__294/O                                            Odrv4                      372    4198               FALL  1       
I__297/I                                            IoSpan4Mux                 0      4198               FALL  1       
I__297/O                                            IoSpan4Mux                 323    4520               FALL  1       
I__299/I                                            LocalMux                   0      4520               FALL  1       
I__299/O                                            LocalMux                   309    4829               FALL  1       
I__301/I                                            IoInMux                    0      4829               FALL  1       
I__301/O                                            IoInMux                    217    5046               FALL  1       
o_VGA_Grn_0_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      5046               FALL  1       
o_VGA_Grn_0_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   7052               RISE  1       
o_VGA_Grn_0_obuf_iopad/DIN                          IO_PAD                     0      7052               RISE  1       
o_VGA_Grn_0_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   9344               RISE  1       
o_VGA_Grn_0                                         test_pattern               0      9344               RISE  1       

6.5.5::Path details for port: o_VGA_Grn_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_1
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 9211


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6290
---------------------------- ------
Clock To Out Delay             9211

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__436/I                                            ClkMux                     0      2073               RISE  1       
I__436/O                                            ClkMux                     309    2381               RISE  1       
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
g_px_0_LC_6_2_0/lcout                               LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__289/I                                            LocalMux                   0      2921               FALL  1       
I__289/O                                            LocalMux                   309    3230               FALL  1       
I__291/I                                            InMux                      0      3230               FALL  1       
I__291/O                                            InMux                      217    3447               FALL  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in1    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout  LogicCell40_SEQ_MODE_0000  379    3826               FALL  3       
I__293/I                                            Odrv4                      0      3826               FALL  1       
I__293/O                                            Odrv4                      372    4198               FALL  1       
I__296/I                                            Span4Mux_s0_v              0      4198               FALL  1       
I__296/O                                            Span4Mux_s0_v              189    4387               FALL  1       
I__298/I                                            LocalMux                   0      4387               FALL  1       
I__298/O                                            LocalMux                   309    4696               FALL  1       
I__300/I                                            IoInMux                    0      4696               FALL  1       
I__300/O                                            IoInMux                    217    4913               FALL  1       
o_VGA_Grn_1_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4913               FALL  1       
o_VGA_Grn_1_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   6919               RISE  1       
o_VGA_Grn_1_obuf_iopad/DIN                          IO_PAD                     0      6919               RISE  1       
o_VGA_Grn_1_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   9211               RISE  1       
o_VGA_Grn_1                                         test_pattern               0      9211               RISE  1       

6.5.6::Path details for port: o_VGA_Grn_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_2
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 8649


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5728
---------------------------- ------
Clock To Out Delay             8649

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__436/I                                            ClkMux                     0      2073               RISE  1       
I__436/O                                            ClkMux                     309    2381               RISE  1       
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
g_px_0_LC_6_2_0/lcout                               LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__289/I                                            LocalMux                   0      2921               FALL  1       
I__289/O                                            LocalMux                   309    3230               FALL  1       
I__291/I                                            InMux                      0      3230               FALL  1       
I__291/O                                            InMux                      217    3447               FALL  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in1    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout  LogicCell40_SEQ_MODE_0000  379    3826               FALL  3       
I__292/I                                            LocalMux                   0      3826               FALL  1       
I__292/O                                            LocalMux                   309    4135               FALL  1       
I__295/I                                            IoInMux                    0      4135               FALL  1       
I__295/O                                            IoInMux                    217    4352               FALL  1       
o_VGA_Grn_2_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4352               FALL  1       
o_VGA_Grn_2_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   6358               RISE  1       
o_VGA_Grn_2_obuf_iopad/DIN                          IO_PAD                     0      6358               RISE  1       
o_VGA_Grn_2_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   8649               RISE  1       
o_VGA_Grn_2                                         test_pattern               0      8649               RISE  1       

6.5.7::Path details for port: o_VGA_HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_HSync
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 9982


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              7061
---------------------------- ------
Clock To Out Delay             9982

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__432/I                                            ClkMux                     0      2073               RISE  1       
I__432/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.h_counter_7_LC_6_4_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__526/I                                            Odrv12                     0      2921               FALL  1       
I__526/O                                            Odrv12                     540    3461               FALL  1       
I__533/I                                            LocalMux                   0      3461               FALL  1       
I__533/O                                            LocalMux                   309    3770               FALL  1       
I__538/I                                            InMux                      0      3770               FALL  1       
I__538/O                                            InMux                      217    3987               FALL  1       
vga_controller.h_counter_RNI56P93_8_LC_6_1_1/in3    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
vga_controller.h_counter_RNI56P93_8_LC_6_1_1/lcout  LogicCell40_SEQ_MODE_0000  288    4275               FALL  1       
I__311/I                                            Odrv4                      0      4275               FALL  1       
I__311/O                                            Odrv4                      372    4647               FALL  1       
I__312/I                                            Span4Mux_s0_v              0      4647               FALL  1       
I__312/O                                            Span4Mux_s0_v              189    4836               FALL  1       
I__313/I                                            IoSpan4Mux                 0      4836               FALL  1       
I__313/O                                            IoSpan4Mux                 323    5159               FALL  1       
I__314/I                                            LocalMux                   0      5159               FALL  1       
I__314/O                                            LocalMux                   309    5467               FALL  1       
I__315/I                                            IoInMux                    0      5467               FALL  1       
I__315/O                                            IoInMux                    217    5685               FALL  1       
o_VGA_HSync_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      5685               FALL  1       
o_VGA_HSync_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   7691               RISE  1       
o_VGA_HSync_obuf_iopad/DIN                          IO_PAD                     0      7691               RISE  1       
o_VGA_HSync_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   9982               RISE  1       
o_VGA_HSync                                         test_pattern               0      9982               RISE  1       

6.5.8::Path details for port: o_VGA_Red_0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Red_0
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 9098


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6177
---------------------------- ------
Clock To Out Delay             9098

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__437/I                                            ClkMux                     0      2073               RISE  1       
I__437/O                                            ClkMux                     309    2381               RISE  1       
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_px_0_LC_7_3_3/lcout                               LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__336/I                                            Odrv12                     0      2921               FALL  1       
I__336/O                                            Odrv12                     540    3461               FALL  1       
I__338/I                                            LocalMux                   0      3461               FALL  1       
I__338/O                                            LocalMux                   309    3770               FALL  1       
I__339/I                                            InMux                      0      3770               FALL  1       
I__339/O                                            InMux                      217    3987               FALL  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in3    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_0000  288    4275               FALL  3       
I__346/I                                            LocalMux                   0      4275               FALL  1       
I__346/O                                            LocalMux                   309    4584               FALL  1       
I__349/I                                            IoInMux                    0      4584               FALL  1       
I__349/O                                            IoInMux                    217    4801               FALL  1       
o_VGA_Red_0_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4801               FALL  1       
o_VGA_Red_0_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   6807               RISE  1       
o_VGA_Red_0_obuf_iopad/DIN                          IO_PAD                     0      6807               RISE  1       
o_VGA_Red_0_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   9098               RISE  1       
o_VGA_Red_0                                         test_pattern               0      9098               RISE  1       

6.5.9::Path details for port: o_VGA_Red_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Red_1
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 9098


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6177
---------------------------- ------
Clock To Out Delay             9098

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__437/I                                            ClkMux                     0      2073               RISE  1       
I__437/O                                            ClkMux                     309    2381               RISE  1       
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_px_0_LC_7_3_3/lcout                               LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__336/I                                            Odrv12                     0      2921               FALL  1       
I__336/O                                            Odrv12                     540    3461               FALL  1       
I__338/I                                            LocalMux                   0      3461               FALL  1       
I__338/O                                            LocalMux                   309    3770               FALL  1       
I__339/I                                            InMux                      0      3770               FALL  1       
I__339/O                                            InMux                      217    3987               FALL  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in3    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_0000  288    4275               FALL  3       
I__345/I                                            LocalMux                   0      4275               FALL  1       
I__345/O                                            LocalMux                   309    4584               FALL  1       
I__348/I                                            IoInMux                    0      4584               FALL  1       
I__348/O                                            IoInMux                    217    4801               FALL  1       
o_VGA_Red_1_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4801               FALL  1       
o_VGA_Red_1_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   6807               RISE  1       
o_VGA_Red_1_obuf_iopad/DIN                          IO_PAD                     0      6807               RISE  1       
o_VGA_Red_1_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   9098               RISE  1       
o_VGA_Red_1                                         test_pattern               0      9098               RISE  1       

6.5.10::Path details for port: o_VGA_Red_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Red_2
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 9793


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6872
---------------------------- ------
Clock To Out Delay             9793

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__437/I                                            ClkMux                     0      2073               RISE  1       
I__437/O                                            ClkMux                     309    2381               RISE  1       
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_px_0_LC_7_3_3/lcout                               LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__336/I                                            Odrv12                     0      2921               FALL  1       
I__336/O                                            Odrv12                     540    3461               FALL  1       
I__338/I                                            LocalMux                   0      3461               FALL  1       
I__338/O                                            LocalMux                   309    3770               FALL  1       
I__339/I                                            InMux                      0      3770               FALL  1       
I__339/O                                            InMux                      217    3987               FALL  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in3    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_0000  288    4275               FALL  3       
I__347/I                                            Odrv4                      0      4275               FALL  1       
I__347/O                                            Odrv4                      372    4647               FALL  1       
I__350/I                                            IoSpan4Mux                 0      4647               FALL  1       
I__350/O                                            IoSpan4Mux                 323    4969               FALL  1       
I__351/I                                            LocalMux                   0      4969               FALL  1       
I__351/O                                            LocalMux                   309    5278               FALL  1       
I__352/I                                            IoInMux                    0      5278               FALL  1       
I__352/O                                            IoInMux                    217    5495               FALL  1       
o_VGA_Red_2_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      5495               FALL  1       
o_VGA_Red_2_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   7501               RISE  1       
o_VGA_Red_2_obuf_iopad/DIN                          IO_PAD                     0      7501               RISE  1       
o_VGA_Red_2_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   9793               RISE  1       
o_VGA_Red_2                                         test_pattern               0      9793               RISE  1       

6.5.11::Path details for port: o_VGA_VSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_VSync
Clock Port         : i_Clk
Clock Reference    : test_pattern|i_Clk:R
Clock to Out Delay : 9119


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6198
---------------------------- ------
Clock To Out Delay             9119

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               test_pattern               0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__425/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__425/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__426/I                                            GlobalMux                  0      1918               RISE  1       
I__426/O                                            GlobalMux                  154    2073               RISE  1       
I__430/I                                            ClkMux                     0      2073               RISE  1       
I__430/O                                            ClkMux                     309    2381               RISE  1       
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
vga_controller.v_counter_4_LC_4_2_4/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  4       
I__140/I                                            LocalMux                   0      2921               FALL  1       
I__140/O                                            LocalMux                   309    3230               FALL  1       
I__144/I                                            InMux                      0      3230               FALL  1       
I__144/O                                            InMux                      217    3447               FALL  1       
vga_controller.v_counter_RNI52T81_3_LC_4_1_6/in3    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
vga_controller.v_counter_RNI52T81_3_LC_4_1_6/lcout  LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__106/I                                            Odrv4                      0      3735               FALL  1       
I__106/O                                            Odrv4                      372    4107               FALL  1       
I__107/I                                            Span4Mux_s0_v              0      4107               FALL  1       
I__107/O                                            Span4Mux_s0_v              189    4296               FALL  1       
I__108/I                                            LocalMux                   0      4296               FALL  1       
I__108/O                                            LocalMux                   309    4605               FALL  1       
I__109/I                                            IoInMux                    0      4605               FALL  1       
I__109/O                                            IoInMux                    217    4822               FALL  1       
o_VGA_VSync_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4822               FALL  1       
o_VGA_VSync_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   6828               RISE  1       
o_VGA_VSync_obuf_iopad/DIN                          IO_PAD                     0      6828               RISE  1       
o_VGA_VSync_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   9119               RISE  1       
o_VGA_VSync                                         test_pattern               0      9119               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_9_LC_4_3_2/in2
Capture Clock    : vga_controller.v_counter_9_LC_4_3_2/clk
Setup Constraint : 9050p
Path slack       : 3510p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    4629
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        7550
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
vga_controller.v_counter_1_LC_4_2_1/carryin             LogicCell40_SEQ_MODE_1000      0              5818   3509  RISE       1
vga_controller.v_counter_1_LC_4_2_1/carryout            LogicCell40_SEQ_MODE_1000    126              5944   3509  RISE       2
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryin       LogicCell40_SEQ_MODE_0000      0              5944   3509  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryout      LogicCell40_SEQ_MODE_0000    126              6070   3509  RISE       2
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryin       LogicCell40_SEQ_MODE_0000      0              6070   3509  RISE       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryout      LogicCell40_SEQ_MODE_0000    126              6197   3509  RISE       2
vga_controller.v_counter_4_LC_4_2_4/carryin             LogicCell40_SEQ_MODE_1000      0              6197   3509  RISE       1
vga_controller.v_counter_4_LC_4_2_4/carryout            LogicCell40_SEQ_MODE_1000    126              6323   3509  RISE       2
vga_controller.v_counter_5_LC_4_2_5/carryin             LogicCell40_SEQ_MODE_1000      0              6323   3509  RISE       1
vga_controller.v_counter_5_LC_4_2_5/carryout            LogicCell40_SEQ_MODE_1000    126              6449   3509  RISE       2
vga_controller.v_counter_6_LC_4_2_6/carryin             LogicCell40_SEQ_MODE_1000      0              6449   3509  RISE       1
vga_controller.v_counter_6_LC_4_2_6/carryout            LogicCell40_SEQ_MODE_1000    126              6575   3509  RISE       2
vga_controller.v_counter_7_LC_4_2_7/carryin             LogicCell40_SEQ_MODE_1000      0              6575   3509  RISE       1
vga_controller.v_counter_7_LC_4_2_7/carryout            LogicCell40_SEQ_MODE_1000    126              6702   3509  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin                           ICE_CARRY_IN_MUX               0              6702   3509  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout                          ICE_CARRY_IN_MUX             196              6898   3509  RISE       2
vga_controller.v_counter_8_LC_4_3_0/carryin             LogicCell40_SEQ_MODE_1000      0              6898   3509  RISE       1
vga_controller.v_counter_8_LC_4_3_0/carryout            LogicCell40_SEQ_MODE_1000    126              7024   3509  RISE       1
I__118/I                                                InMux                          0              7024   3509  RISE       1
I__118/O                                                InMux                        259              7284   3509  RISE       1
vga_controller.v_counter_RNO_0_9_LC_4_3_1/in3           LogicCell40_SEQ_MODE_0000      0              7284   3509  RISE       1
vga_controller.v_counter_RNO_0_9_LC_4_3_1/ltout         LogicCell40_SEQ_MODE_0000    267              7550   3509  RISE       1
I__117/I                                                CascadeMux                     0              7550   3509  RISE       1
I__117/O                                                CascadeMux                     0              7550   3509  RISE       1
vga_controller.v_counter_9_LC_4_3_2/in2                 LogicCell40_SEQ_MODE_1000      0              7550   3509  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_3_LC_5_2_3/in3
Capture Clock    : vga_controller.v_counter_3_LC_5_2_3/clk
Setup Constraint : 9050p
Path slack       : 3923p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    4314
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        7235
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
vga_controller.v_counter_1_LC_4_2_1/carryin             LogicCell40_SEQ_MODE_1000      0              5818   3509  RISE       1
vga_controller.v_counter_1_LC_4_2_1/carryout            LogicCell40_SEQ_MODE_1000    126              5944   3509  RISE       2
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryin       LogicCell40_SEQ_MODE_0000      0              5944   3509  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryout      LogicCell40_SEQ_MODE_0000    126              6070   3509  RISE       2
I__103/I                                                InMux                          0              6070   3923  RISE       1
I__103/O                                                InMux                        259              6330   3923  RISE       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/in3           LogicCell40_SEQ_MODE_0000      0              6330   3923  RISE       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/lcout         LogicCell40_SEQ_MODE_0000    316              6646   3923  RISE       1
I__177/I                                                LocalMux                       0              6646   3923  RISE       1
I__177/O                                                LocalMux                     330              6975   3923  RISE       1
I__178/I                                                InMux                          0              6975   3923  RISE       1
I__178/O                                                InMux                        259              7235   3923  RISE       1
vga_controller.v_counter_3_LC_5_2_3/in3                 LogicCell40_SEQ_MODE_1000      0              7235   3923  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_3_LC_5_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_8_LC_4_3_0/in3
Capture Clock    : vga_controller.v_counter_8_LC_4_3_0/clk
Setup Constraint : 9050p
Path slack       : 4001p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    4236
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        7157
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
vga_controller.v_counter_1_LC_4_2_1/carryin             LogicCell40_SEQ_MODE_1000      0              5818   3509  RISE       1
vga_controller.v_counter_1_LC_4_2_1/carryout            LogicCell40_SEQ_MODE_1000    126              5944   3509  RISE       2
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryin       LogicCell40_SEQ_MODE_0000      0              5944   3509  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryout      LogicCell40_SEQ_MODE_0000    126              6070   3509  RISE       2
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryin       LogicCell40_SEQ_MODE_0000      0              6070   3509  RISE       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryout      LogicCell40_SEQ_MODE_0000    126              6197   3509  RISE       2
vga_controller.v_counter_4_LC_4_2_4/carryin             LogicCell40_SEQ_MODE_1000      0              6197   3509  RISE       1
vga_controller.v_counter_4_LC_4_2_4/carryout            LogicCell40_SEQ_MODE_1000    126              6323   3509  RISE       2
vga_controller.v_counter_5_LC_4_2_5/carryin             LogicCell40_SEQ_MODE_1000      0              6323   3509  RISE       1
vga_controller.v_counter_5_LC_4_2_5/carryout            LogicCell40_SEQ_MODE_1000    126              6449   3509  RISE       2
vga_controller.v_counter_6_LC_4_2_6/carryin             LogicCell40_SEQ_MODE_1000      0              6449   3509  RISE       1
vga_controller.v_counter_6_LC_4_2_6/carryout            LogicCell40_SEQ_MODE_1000    126              6575   3509  RISE       2
vga_controller.v_counter_7_LC_4_2_7/carryin             LogicCell40_SEQ_MODE_1000      0              6575   3509  RISE       1
vga_controller.v_counter_7_LC_4_2_7/carryout            LogicCell40_SEQ_MODE_1000    126              6702   3509  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin                           ICE_CARRY_IN_MUX               0              6702   3509  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout                          ICE_CARRY_IN_MUX             196              6898   3509  RISE       2
I__119/I                                                InMux                          0              6898   4000  RISE       1
I__119/O                                                InMux                        259              7157   4000  RISE       1
vga_controller.v_counter_8_LC_4_3_0/in3                 LogicCell40_SEQ_MODE_1000      0              7157   4000  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_8_LC_4_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_2_LC_5_2_1/in3
Capture Clock    : vga_controller.v_counter_2_LC_5_2_1/clk
Setup Constraint : 9050p
Path slack       : 4050p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    4187
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        7108
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
vga_controller.v_counter_1_LC_4_2_1/carryin             LogicCell40_SEQ_MODE_1000      0              5818   3509  RISE       1
vga_controller.v_counter_1_LC_4_2_1/carryout            LogicCell40_SEQ_MODE_1000    126              5944   3509  RISE       2
I__104/I                                                InMux                          0              5944   4049  RISE       1
I__104/O                                                InMux                        259              6204   4049  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/in3           LogicCell40_SEQ_MODE_0000      0              6204   4049  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/lcout         LogicCell40_SEQ_MODE_0000    316              6519   4049  RISE       1
I__196/I                                                LocalMux                       0              6519   4049  RISE       1
I__196/O                                                LocalMux                     330              6849   4049  RISE       1
I__197/I                                                InMux                          0              6849   4049  RISE       1
I__197/O                                                InMux                        259              7108   4049  RISE       1
vga_controller.v_counter_2_LC_5_2_1/in3                 LogicCell40_SEQ_MODE_1000      0              7108   4049  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_2_LC_5_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_7_LC_4_2_7/in3
Capture Clock    : vga_controller.v_counter_7_LC_4_2_7/clk
Setup Constraint : 9050p
Path slack       : 4323p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3914
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6835
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
vga_controller.v_counter_1_LC_4_2_1/carryin             LogicCell40_SEQ_MODE_1000      0              5818   3509  RISE       1
vga_controller.v_counter_1_LC_4_2_1/carryout            LogicCell40_SEQ_MODE_1000    126              5944   3509  RISE       2
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryin       LogicCell40_SEQ_MODE_0000      0              5944   3509  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryout      LogicCell40_SEQ_MODE_0000    126              6070   3509  RISE       2
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryin       LogicCell40_SEQ_MODE_0000      0              6070   3509  RISE       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryout      LogicCell40_SEQ_MODE_0000    126              6197   3509  RISE       2
vga_controller.v_counter_4_LC_4_2_4/carryin             LogicCell40_SEQ_MODE_1000      0              6197   3509  RISE       1
vga_controller.v_counter_4_LC_4_2_4/carryout            LogicCell40_SEQ_MODE_1000    126              6323   3509  RISE       2
vga_controller.v_counter_5_LC_4_2_5/carryin             LogicCell40_SEQ_MODE_1000      0              6323   3509  RISE       1
vga_controller.v_counter_5_LC_4_2_5/carryout            LogicCell40_SEQ_MODE_1000    126              6449   3509  RISE       2
vga_controller.v_counter_6_LC_4_2_6/carryin             LogicCell40_SEQ_MODE_1000      0              6449   3509  RISE       1
vga_controller.v_counter_6_LC_4_2_6/carryout            LogicCell40_SEQ_MODE_1000    126              6575   3509  RISE       2
I__99/I                                                 InMux                          0              6575   4323  RISE       1
I__99/O                                                 InMux                        259              6835   4323  RISE       1
vga_controller.v_counter_7_LC_4_2_7/in3                 LogicCell40_SEQ_MODE_1000      0              6835   4323  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_7_LC_4_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : r_px_0_LC_7_3_3/in0
Capture Clock    : r_px_0_LC_7_3_3/clk
Setup Constraint : 9050p
Path slack       : 4386p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3654
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6575
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__216/I                                             LocalMux                       0              2921   4239  RISE       1
I__216/O                                             LocalMux                     330              3251   4239  RISE       1
I__220/I                                             InMux                          0              3251   4386  RISE       1
I__220/O                                             InMux                        259              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4386  RISE       3
I__386/I                                             LocalMux                       0              3959   4386  RISE       1
I__386/O                                             LocalMux                     330              4289   4386  RISE       1
I__389/I                                             InMux                          0              4289   4386  RISE       1
I__389/O                                             InMux                        259              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/in1      LogicCell40_SEQ_MODE_0000      0              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/lcout    LogicCell40_SEQ_MODE_0000    400              4948   4386  RISE       2
I__475/I                                             LocalMux                       0              4948   4386  RISE       1
I__475/O                                             LocalMux                     330              5278   4386  RISE       1
I__477/I                                             InMux                          0              5278   4386  RISE       1
I__477/O                                             InMux                        259              5537   4386  RISE       1
vga_controller.h_counter_RNIK3RA4_6_LC_7_4_7/in0     LogicCell40_SEQ_MODE_0000      0              5537   4386  RISE       1
vga_controller.h_counter_RNIK3RA4_6_LC_7_4_7/lcout   LogicCell40_SEQ_MODE_0000    449              5986   4386  RISE       1
I__446/I                                             LocalMux                       0              5986   4386  RISE       1
I__446/O                                             LocalMux                     330              6316   4386  RISE       1
I__447/I                                             InMux                          0              6316   4386  RISE       1
I__447/O                                             InMux                        259              6575   4386  RISE       1
r_px_0_LC_7_3_3/in0                                  LogicCell40_SEQ_MODE_1000      0              6575   4386  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : g_px_0_LC_6_2_0/in0
Capture Clock    : g_px_0_LC_6_2_0/clk
Setup Constraint : 9050p
Path slack       : 4435p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3605
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6526
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__216/I                                             LocalMux                       0              2921   4239  RISE       1
I__216/O                                             LocalMux                     330              3251   4239  RISE       1
I__220/I                                             InMux                          0              3251   4386  RISE       1
I__220/O                                             InMux                        259              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4386  RISE       3
I__386/I                                             LocalMux                       0              3959   4386  RISE       1
I__386/O                                             LocalMux                     330              4289   4386  RISE       1
I__389/I                                             InMux                          0              4289   4386  RISE       1
I__389/O                                             InMux                        259              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/in1      LogicCell40_SEQ_MODE_0000      0              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/lcout    LogicCell40_SEQ_MODE_0000    400              4948   4386  RISE       2
I__474/I                                             LocalMux                       0              4948   4435  RISE       1
I__474/O                                             LocalMux                     330              5278   4435  RISE       1
I__476/I                                             InMux                          0              5278   4435  RISE       1
I__476/O                                             InMux                        259              5537   4435  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/in1     LogicCell40_SEQ_MODE_0000      0              5537   4435  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/lcout   LogicCell40_SEQ_MODE_0000    400              5937   4435  RISE       3
I__341/I                                             LocalMux                       0              5937   4435  RISE       1
I__341/O                                             LocalMux                     330              6267   4435  RISE       1
I__344/I                                             InMux                          0              6267   4435  RISE       1
I__344/O                                             InMux                        259              6526   4435  RISE       1
g_px_0_LC_6_2_0/in0                                  LogicCell40_SEQ_MODE_1000      0              6526   4435  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_6_LC_4_2_6/in3
Capture Clock    : vga_controller.v_counter_6_LC_4_2_6/clk
Setup Constraint : 9050p
Path slack       : 4449p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3788
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
vga_controller.v_counter_1_LC_4_2_1/carryin             LogicCell40_SEQ_MODE_1000      0              5818   3509  RISE       1
vga_controller.v_counter_1_LC_4_2_1/carryout            LogicCell40_SEQ_MODE_1000    126              5944   3509  RISE       2
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryin       LogicCell40_SEQ_MODE_0000      0              5944   3509  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryout      LogicCell40_SEQ_MODE_0000    126              6070   3509  RISE       2
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryin       LogicCell40_SEQ_MODE_0000      0              6070   3509  RISE       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryout      LogicCell40_SEQ_MODE_0000    126              6197   3509  RISE       2
vga_controller.v_counter_4_LC_4_2_4/carryin             LogicCell40_SEQ_MODE_1000      0              6197   3509  RISE       1
vga_controller.v_counter_4_LC_4_2_4/carryout            LogicCell40_SEQ_MODE_1000    126              6323   3509  RISE       2
vga_controller.v_counter_5_LC_4_2_5/carryin             LogicCell40_SEQ_MODE_1000      0              6323   3509  RISE       1
vga_controller.v_counter_5_LC_4_2_5/carryout            LogicCell40_SEQ_MODE_1000    126              6449   3509  RISE       2
I__100/I                                                InMux                          0              6449   4449  RISE       1
I__100/O                                                InMux                        259              6709   4449  RISE       1
vga_controller.v_counter_6_LC_4_2_6/in3                 LogicCell40_SEQ_MODE_1000      0              6709   4449  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_0_LC_5_2_6/in1
Capture Clock    : vga_controller.v_counter_0_LC_5_2_6/clk
Setup Constraint : 9050p
Path slack       : 4541p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3570
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6491
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__360/I                                                LocalMux                       0              4997   4540  RISE       1
I__360/O                                                LocalMux                     330              5327   4540  RISE       1
I__368/I                                                InMux                          0              5327   4540  RISE       1
I__368/O                                                InMux                        259              5586   4540  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in3           LogicCell40_SEQ_MODE_0000      0              5586   4540  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/lcout         LogicCell40_SEQ_MODE_0000    316              5902   4540  RISE       1
I__129/I                                                LocalMux                       0              5902   4540  RISE       1
I__129/O                                                LocalMux                     330              6232   4540  RISE       1
I__130/I                                                InMux                          0              6232   4540  RISE       1
I__130/O                                                InMux                        259              6491   4540  RISE       1
vga_controller.v_counter_0_LC_5_2_6/in1                 LogicCell40_SEQ_MODE_1000      0              6491   4540  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_5_LC_4_2_5/in3
Capture Clock    : vga_controller.v_counter_5_LC_4_2_5/clk
Setup Constraint : 9050p
Path slack       : 4576p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3661
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6582
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
vga_controller.v_counter_1_LC_4_2_1/carryin             LogicCell40_SEQ_MODE_1000      0              5818   3509  RISE       1
vga_controller.v_counter_1_LC_4_2_1/carryout            LogicCell40_SEQ_MODE_1000    126              5944   3509  RISE       2
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryin       LogicCell40_SEQ_MODE_0000      0              5944   3509  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryout      LogicCell40_SEQ_MODE_0000    126              6070   3509  RISE       2
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryin       LogicCell40_SEQ_MODE_0000      0              6070   3509  RISE       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryout      LogicCell40_SEQ_MODE_0000    126              6197   3509  RISE       2
vga_controller.v_counter_4_LC_4_2_4/carryin             LogicCell40_SEQ_MODE_1000      0              6197   3509  RISE       1
vga_controller.v_counter_4_LC_4_2_4/carryout            LogicCell40_SEQ_MODE_1000    126              6323   3509  RISE       2
I__101/I                                                InMux                          0              6323   4575  RISE       1
I__101/O                                                InMux                        259              6582   4575  RISE       1
vga_controller.v_counter_5_LC_4_2_5/in3                 LogicCell40_SEQ_MODE_1000      0              6582   4575  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_5_LC_4_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : r_px_0_LC_7_3_3/in3
Capture Clock    : r_px_0_LC_7_3_3/clk
Setup Constraint : 9050p
Path slack       : 4632p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3605
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6526
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__216/I                                             LocalMux                       0              2921   4239  RISE       1
I__216/O                                             LocalMux                     330              3251   4239  RISE       1
I__220/I                                             InMux                          0              3251   4386  RISE       1
I__220/O                                             InMux                        259              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4386  RISE       3
I__386/I                                             LocalMux                       0              3959   4386  RISE       1
I__386/O                                             LocalMux                     330              4289   4386  RISE       1
I__389/I                                             InMux                          0              4289   4386  RISE       1
I__389/O                                             InMux                        259              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/in1      LogicCell40_SEQ_MODE_0000      0              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/lcout    LogicCell40_SEQ_MODE_0000    400              4948   4386  RISE       2
I__474/I                                             LocalMux                       0              4948   4435  RISE       1
I__474/O                                             LocalMux                     330              5278   4435  RISE       1
I__476/I                                             InMux                          0              5278   4435  RISE       1
I__476/O                                             InMux                        259              5537   4435  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/in1     LogicCell40_SEQ_MODE_0000      0              5537   4435  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/lcout   LogicCell40_SEQ_MODE_0000    400              5937   4435  RISE       3
I__340/I                                             LocalMux                       0              5937   4632  RISE       1
I__340/O                                             LocalMux                     330              6267   4632  RISE       1
I__342/I                                             InMux                          0              6267   4632  RISE       1
I__342/O                                             InMux                        259              6526   4632  RISE       1
r_px_0_LC_7_3_3/in3                                  LogicCell40_SEQ_MODE_1000      0              6526   4632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : b_px_0_LC_6_2_7/in3
Capture Clock    : b_px_0_LC_6_2_7/clk
Setup Constraint : 9050p
Path slack       : 4632p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3605
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6526
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__216/I                                             LocalMux                       0              2921   4239  RISE       1
I__216/O                                             LocalMux                     330              3251   4239  RISE       1
I__220/I                                             InMux                          0              3251   4386  RISE       1
I__220/O                                             InMux                        259              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4386  RISE       3
I__386/I                                             LocalMux                       0              3959   4386  RISE       1
I__386/O                                             LocalMux                     330              4289   4386  RISE       1
I__389/I                                             InMux                          0              4289   4386  RISE       1
I__389/O                                             InMux                        259              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/in1      LogicCell40_SEQ_MODE_0000      0              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/lcout    LogicCell40_SEQ_MODE_0000    400              4948   4386  RISE       2
I__474/I                                             LocalMux                       0              4948   4435  RISE       1
I__474/O                                             LocalMux                     330              5278   4435  RISE       1
I__476/I                                             InMux                          0              5278   4435  RISE       1
I__476/O                                             InMux                        259              5537   4435  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/in1     LogicCell40_SEQ_MODE_0000      0              5537   4435  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/lcout   LogicCell40_SEQ_MODE_0000    400              5937   4435  RISE       3
I__341/I                                             LocalMux                       0              5937   4435  RISE       1
I__341/O                                             LocalMux                     330              6267   4435  RISE       1
I__343/I                                             InMux                          0              6267   4632  RISE       1
I__343/O                                             InMux                        259              6526   4632  RISE       1
b_px_0_LC_6_2_7/in3                                  LogicCell40_SEQ_MODE_1000      0              6526   4632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : r_px_0_LC_7_3_3/sr
Capture Clock    : r_px_0_LC_7_3_3/clk
Setup Constraint : 9050p
Path slack       : 4639p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11228

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3668
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6589
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__216/I                                             LocalMux                       0              2921   4239  RISE       1
I__216/O                                             LocalMux                     330              3251   4239  RISE       1
I__220/I                                             InMux                          0              3251   4386  RISE       1
I__220/O                                             InMux                        259              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4386  RISE       3
I__386/I                                             LocalMux                       0              3959   4386  RISE       1
I__386/O                                             LocalMux                     330              4289   4386  RISE       1
I__389/I                                             InMux                          0              4289   4386  RISE       1
I__389/O                                             InMux                        259              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/in1      LogicCell40_SEQ_MODE_0000      0              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/ltout    LogicCell40_SEQ_MODE_0000    379              4927   4639  FALL       1
I__330/I                                             CascadeMux                     0              4927   4639  FALL       1
I__330/O                                             CascadeMux                     0              4927   4639  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/in2     LogicCell40_SEQ_MODE_0000      0              4927   4639  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/lcout   LogicCell40_SEQ_MODE_0000    379              5306   4639  RISE       3
I__602/I                                             Odrv12                         0              5306   4639  RISE       1
I__602/O                                             Odrv12                       491              5797   4639  RISE       1
I__605/I                                             LocalMux                       0              5797   4639  RISE       1
I__605/O                                             LocalMux                     330              6127   4639  RISE       1
I__607/I                                             SRMux                          0              6127   4639  RISE       1
I__607/O                                             SRMux                        463              6589   4639  RISE       1
r_px_0_LC_7_3_3/sr                                   LogicCell40_SEQ_MODE_1000      0              6589   4639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_4_LC_4_2_4/in3
Capture Clock    : vga_controller.v_counter_4_LC_4_2_4/clk
Setup Constraint : 9050p
Path slack       : 4702p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3535
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6456
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
vga_controller.v_counter_1_LC_4_2_1/carryin             LogicCell40_SEQ_MODE_1000      0              5818   3509  RISE       1
vga_controller.v_counter_1_LC_4_2_1/carryout            LogicCell40_SEQ_MODE_1000    126              5944   3509  RISE       2
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryin       LogicCell40_SEQ_MODE_0000      0              5944   3509  RISE       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/carryout      LogicCell40_SEQ_MODE_0000    126              6070   3509  RISE       2
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryin       LogicCell40_SEQ_MODE_0000      0              6070   3509  RISE       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryout      LogicCell40_SEQ_MODE_0000    126              6197   3509  RISE       2
I__102/I                                                InMux                          0              6197   4702  RISE       1
I__102/O                                                InMux                        259              6456   4702  RISE       1
vga_controller.v_counter_4_LC_4_2_4/in3                 LogicCell40_SEQ_MODE_1000      0              6456   4702  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.h_counter_9_LC_5_5_0/in2
Capture Clock    : vga_controller.h_counter_9_LC_5_5_0/clk
Setup Constraint : 9050p
Path slack       : 4983p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3156
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6077
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__361/I                                                Odrv12                         0              4997   4982  RISE       1
I__361/O                                                Odrv12                       491              5488   4982  RISE       1
I__369/I                                                LocalMux                       0              5488   4982  RISE       1
I__369/O                                                LocalMux                     330              5818   4982  RISE       1
I__378/I                                                InMux                          0              5818   4982  RISE       1
I__378/O                                                InMux                        259              6077   4982  RISE       1
I__379/I                                                CascadeMux                     0              6077   4982  RISE       1
I__379/O                                                CascadeMux                     0              6077   4982  RISE       1
vga_controller.h_counter_9_LC_5_5_0/in2                 LogicCell40_SEQ_MODE_1000      0              6077   4982  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__427/I                                            ClkMux                         0              2073  RISE       1
I__427/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_9_LC_5_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_1_LC_4_2_1/in3
Capture Clock    : vga_controller.v_counter_1_LC_4_2_1/clk
Setup Constraint : 9050p
Path slack       : 5081p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    3156
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        6077
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__359/I                                                LocalMux                       0              4997   3509  RISE       1
I__359/O                                                LocalMux                     330              5327   3509  RISE       1
I__367/I                                                InMux                          0              5327   3509  RISE       1
I__367/O                                                InMux                        259              5586   3509  RISE       1
I__377/I                                                CascadeMux                     0              5586   3509  RISE       1
I__377/O                                                CascadeMux                     0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in2           LogicCell40_SEQ_MODE_0000      0              5586   3509  RISE       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout      LogicCell40_SEQ_MODE_0000    231              5818   3509  RISE       2
I__105/I                                                InMux                          0              5818   5080  RISE       1
I__105/O                                                InMux                        259              6077   5080  RISE       1
vga_controller.v_counter_1_LC_4_2_1/in3                 LogicCell40_SEQ_MODE_1000      0              6077   5080  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_1_LC_4_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : b_px_0_LC_6_2_7/in1
Capture Clock    : b_px_0_LC_6_2_7/clk
Setup Constraint : 9050p
Path slack       : 5137p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2974
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__216/I                                             LocalMux                       0              2921   4239  RISE       1
I__216/O                                             LocalMux                     330              3251   4239  RISE       1
I__220/I                                             InMux                          0              3251   4386  RISE       1
I__220/O                                             InMux                        259              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4386  RISE       3
I__386/I                                             LocalMux                       0              3959   4386  RISE       1
I__386/O                                             LocalMux                     330              4289   4386  RISE       1
I__389/I                                             InMux                          0              4289   4386  RISE       1
I__389/O                                             InMux                        259              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/in1      LogicCell40_SEQ_MODE_0000      0              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/ltout    LogicCell40_SEQ_MODE_0000    379              4927   4639  FALL       1
I__330/I                                             CascadeMux                     0              4927   4639  FALL       1
I__330/O                                             CascadeMux                     0              4927   4639  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/in2     LogicCell40_SEQ_MODE_0000      0              4927   4639  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/lcout   LogicCell40_SEQ_MODE_0000    379              5306   4639  RISE       3
I__601/I                                             LocalMux                       0              5306   5136  RISE       1
I__601/O                                             LocalMux                     330              5636   5136  RISE       1
I__603/I                                             InMux                          0              5636   5136  RISE       1
I__603/O                                             InMux                        259              5895   5136  RISE       1
b_px_0_LC_6_2_7/in1                                  LogicCell40_SEQ_MODE_1000      0              5895   5136  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : g_px_0_LC_6_2_0/in2
Capture Clock    : g_px_0_LC_6_2_0/clk
Setup Constraint : 9050p
Path slack       : 5165p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2974
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__216/I                                             LocalMux                       0              2921   4239  RISE       1
I__216/O                                             LocalMux                     330              3251   4239  RISE       1
I__220/I                                             InMux                          0              3251   4386  RISE       1
I__220/O                                             InMux                        259              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   4386  RISE       1
vga_controller.h_counter_RNIUTFN_1_1_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4386  RISE       3
I__386/I                                             LocalMux                       0              3959   4386  RISE       1
I__386/O                                             LocalMux                     330              4289   4386  RISE       1
I__389/I                                             InMux                          0              4289   4386  RISE       1
I__389/O                                             InMux                        259              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/in1      LogicCell40_SEQ_MODE_0000      0              4548   4386  RISE       1
vga_controller.h_counter_RNI55CT_9_LC_6_3_0/ltout    LogicCell40_SEQ_MODE_0000    379              4927   4639  FALL       1
I__330/I                                             CascadeMux                     0              4927   4639  FALL       1
I__330/O                                             CascadeMux                     0              4927   4639  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/in2     LogicCell40_SEQ_MODE_0000      0              4927   4639  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/lcout   LogicCell40_SEQ_MODE_0000    379              5306   4639  RISE       3
I__601/I                                             LocalMux                       0              5306   5136  RISE       1
I__601/O                                             LocalMux                     330              5636   5136  RISE       1
I__604/I                                             InMux                          0              5636   5165  RISE       1
I__604/O                                             InMux                        259              5895   5165  RISE       1
I__606/I                                             CascadeMux                     0              5895   5165  RISE       1
I__606/O                                             CascadeMux                     0              5895   5165  RISE       1
g_px_0_LC_6_2_0/in2                                  LogicCell40_SEQ_MODE_1000      0              5895   5165  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : vga_controller.h_counter_8_LC_6_3_2/in1
Capture Clock    : vga_controller.h_counter_8_LC_6_3_2/clk
Setup Constraint : 9050p
Path slack       : 5228p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2883
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   5228  RISE       6
I__498/I                                                        Odrv12                         0              2921   5228  RISE       1
I__498/O                                                        Odrv12                       491              3412   5228  RISE       1
I__503/I                                                        LocalMux                       0              3412   5228  RISE       1
I__503/O                                                        LocalMux                     330              3742   5228  RISE       1
I__508/I                                                        InMux                          0              3742   5228  RISE       1
I__508/O                                                        InMux                        259              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in1       LogicCell40_SEQ_MODE_0000      0              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/carryout  LogicCell40_SEQ_MODE_0000    259              4261   5228  RISE       2
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryin   LogicCell40_SEQ_MODE_0000      0              4261   5228  RISE       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryout  LogicCell40_SEQ_MODE_0000    126              4387   5228  RISE       2
vga_controller.h_counter_6_LC_5_4_5/carryin                     LogicCell40_SEQ_MODE_1000      0              4387   5228  RISE       1
vga_controller.h_counter_6_LC_5_4_5/carryout                    LogicCell40_SEQ_MODE_1000    126              4513   5228  RISE       2
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/carryin   LogicCell40_SEQ_MODE_0000      0              4513   5228  RISE       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/carryout  LogicCell40_SEQ_MODE_0000    126              4640   5228  RISE       2
I__255/I                                                        InMux                          0              4640   5228  RISE       1
I__255/O                                                        InMux                        259              4899   5228  RISE       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/in3       LogicCell40_SEQ_MODE_0000      0              4899   5228  RISE       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/lcout     LogicCell40_SEQ_MODE_0000    316              5215   5228  RISE       2
I__327/I                                                        LocalMux                       0              5215   5228  RISE       1
I__327/O                                                        LocalMux                     330              5544   5228  RISE       1
I__329/I                                                        InMux                          0              5544   5228  RISE       1
I__329/O                                                        InMux                        259              5804   5228  RISE       1
vga_controller.h_counter_8_LC_6_3_2/in1                         LogicCell40_SEQ_MODE_1000      0              5804   5228  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : vga_controller.h_counter_fast_7_LC_6_4_3/in0
Capture Clock    : vga_controller.h_counter_fast_7_LC_6_4_3/clk
Setup Constraint : 9050p
Path slack       : 5283p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2757
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5678
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   5228  RISE       6
I__498/I                                                        Odrv12                         0              2921   5228  RISE       1
I__498/O                                                        Odrv12                       491              3412   5228  RISE       1
I__503/I                                                        LocalMux                       0              3412   5228  RISE       1
I__503/O                                                        LocalMux                     330              3742   5228  RISE       1
I__508/I                                                        InMux                          0              3742   5228  RISE       1
I__508/O                                                        InMux                        259              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in1       LogicCell40_SEQ_MODE_0000      0              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/carryout  LogicCell40_SEQ_MODE_0000    259              4261   5228  RISE       2
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryin   LogicCell40_SEQ_MODE_0000      0              4261   5228  RISE       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryout  LogicCell40_SEQ_MODE_0000    126              4387   5228  RISE       2
vga_controller.h_counter_6_LC_5_4_5/carryin                     LogicCell40_SEQ_MODE_1000      0              4387   5228  RISE       1
vga_controller.h_counter_6_LC_5_4_5/carryout                    LogicCell40_SEQ_MODE_1000    126              4513   5228  RISE       2
I__256/I                                                        InMux                          0              4513   5284  RISE       1
I__256/O                                                        InMux                        259              4773   5284  RISE       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/in3       LogicCell40_SEQ_MODE_0000      0              4773   5284  RISE       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/lcout     LogicCell40_SEQ_MODE_0000    316              5089   5284  RISE       2
I__422/I                                                        LocalMux                       0              5089   5284  RISE       1
I__422/O                                                        LocalMux                     330              5418   5284  RISE       1
I__424/I                                                        InMux                          0              5418   5284  RISE       1
I__424/O                                                        InMux                        259              5678   5284  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/in0                    LogicCell40_SEQ_MODE_1000      0              5678   5284  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : vga_controller.h_counter_fast_8_LC_5_3_5/in3
Capture Clock    : vga_controller.h_counter_fast_8_LC_5_3_5/clk
Setup Constraint : 9050p
Path slack       : 5354p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2883
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   5228  RISE       6
I__498/I                                                        Odrv12                         0              2921   5228  RISE       1
I__498/O                                                        Odrv12                       491              3412   5228  RISE       1
I__503/I                                                        LocalMux                       0              3412   5228  RISE       1
I__503/O                                                        LocalMux                     330              3742   5228  RISE       1
I__508/I                                                        InMux                          0              3742   5228  RISE       1
I__508/O                                                        InMux                        259              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in1       LogicCell40_SEQ_MODE_0000      0              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/carryout  LogicCell40_SEQ_MODE_0000    259              4261   5228  RISE       2
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryin   LogicCell40_SEQ_MODE_0000      0              4261   5228  RISE       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryout  LogicCell40_SEQ_MODE_0000    126              4387   5228  RISE       2
vga_controller.h_counter_6_LC_5_4_5/carryin                     LogicCell40_SEQ_MODE_1000      0              4387   5228  RISE       1
vga_controller.h_counter_6_LC_5_4_5/carryout                    LogicCell40_SEQ_MODE_1000    126              4513   5228  RISE       2
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/carryin   LogicCell40_SEQ_MODE_0000      0              4513   5228  RISE       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/carryout  LogicCell40_SEQ_MODE_0000    126              4640   5228  RISE       2
I__255/I                                                        InMux                          0              4640   5228  RISE       1
I__255/O                                                        InMux                        259              4899   5228  RISE       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/in3       LogicCell40_SEQ_MODE_0000      0              4899   5228  RISE       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/lcout     LogicCell40_SEQ_MODE_0000    316              5215   5228  RISE       2
I__326/I                                                        LocalMux                       0              5215   5354  RISE       1
I__326/O                                                        LocalMux                     330              5544   5354  RISE       1
I__328/I                                                        InMux                          0              5544   5354  RISE       1
I__328/O                                                        InMux                        259              5804   5354  RISE       1
vga_controller.h_counter_fast_8_LC_5_3_5/in3                    LogicCell40_SEQ_MODE_1000      0              5804   5354  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_8_LC_5_3_5/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_2_LC_5_2_1/in0
Capture Clock    : vga_controller.v_counter_2_LC_5_2_1/clk
Setup Constraint : 9050p
Path slack       : 5375p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2665
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__362/I                                                LocalMux                       0              4997   5375  RISE       1
I__362/O                                                LocalMux                     330              5327   5375  RISE       1
I__370/I                                                InMux                          0              5327   5375  RISE       1
I__370/O                                                InMux                        259              5586   5375  RISE       1
vga_controller.v_counter_2_LC_5_2_1/in0                 LogicCell40_SEQ_MODE_1000      0              5586   5375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_2_LC_5_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_3_LC_5_2_3/in0
Capture Clock    : vga_controller.v_counter_3_LC_5_2_3/clk
Setup Constraint : 9050p
Path slack       : 5375p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2665
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__362/I                                                LocalMux                       0              4997   5375  RISE       1
I__362/O                                                LocalMux                     330              5327   5375  RISE       1
I__371/I                                                InMux                          0              5327   5375  RISE       1
I__371/O                                                InMux                        259              5586   5375  RISE       1
vga_controller.v_counter_3_LC_5_2_3/in0                 LogicCell40_SEQ_MODE_1000      0              5586   5375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_3_LC_5_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_6_LC_4_2_6/lcout
Path End         : vga_controller.v_counter_9_LC_4_3_2/in1
Capture Clock    : vga_controller.v_counter_9_LC_4_3_2/clk
Setup Constraint : 9050p
Path slack       : 5446p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2665
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_6_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5445  RISE       3
I__190/I                                            LocalMux                       0              2921   5445  RISE       1
I__190/O                                            LocalMux                     330              3251   5445  RISE       1
I__193/I                                            InMux                          0              3251   5445  RISE       1
I__193/O                                            InMux                        259              3510   5445  RISE       1
vga_controller.v_counter_RNI2KBG_6_LC_5_2_2/in0     LogicCell40_SEQ_MODE_0000      0              3510   5445  RISE       1
vga_controller.v_counter_RNI2KBG_6_LC_5_2_2/lcout   LogicCell40_SEQ_MODE_0000    449              3959   5445  RISE       1
I__147/I                                            LocalMux                       0              3959   5445  RISE       1
I__147/O                                            LocalMux                     330              4289   5445  RISE       1
I__148/I                                            InMux                          0              4289   5445  RISE       1
I__148/O                                            InMux                        259              4548   5445  RISE       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/in0    LogicCell40_SEQ_MODE_0000      0              4548   5445  RISE       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_0000    449              4997   5445  RISE       3
I__132/I                                            LocalMux                       0              4997   5445  RISE       1
I__132/O                                            LocalMux                     330              5327   5445  RISE       1
I__135/I                                            InMux                          0              5327   5445  RISE       1
I__135/O                                            InMux                        259              5586   5445  RISE       1
vga_controller.v_counter_9_LC_4_3_2/in1             LogicCell40_SEQ_MODE_1000      0              5586   5445  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.h_counter_fast_5_LC_6_4_2/in1
Capture Clock    : vga_controller.h_counter_fast_5_LC_6_4_2/clk
Setup Constraint : 9050p
Path slack       : 5446p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2665
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__363/I                                                LocalMux                       0              4997   5445  RISE       1
I__363/O                                                LocalMux                     330              5327   5445  RISE       1
I__373/I                                                InMux                          0              5327   5445  RISE       1
I__373/O                                                InMux                        259              5586   5445  RISE       1
vga_controller.h_counter_fast_5_LC_6_4_2/in1            LogicCell40_SEQ_MODE_1000      0              5586   5445  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_5_LC_6_4_2/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_6_LC_4_2_6/lcout
Path End         : vga_controller.v_counter_2_LC_5_2_1/in2
Capture Clock    : vga_controller.v_counter_2_LC_5_2_1/clk
Setup Constraint : 9050p
Path slack       : 5474p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2665
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_6_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5445  RISE       3
I__190/I                                            LocalMux                       0              2921   5445  RISE       1
I__190/O                                            LocalMux                     330              3251   5445  RISE       1
I__193/I                                            InMux                          0              3251   5445  RISE       1
I__193/O                                            InMux                        259              3510   5445  RISE       1
vga_controller.v_counter_RNI2KBG_6_LC_5_2_2/in0     LogicCell40_SEQ_MODE_0000      0              3510   5445  RISE       1
vga_controller.v_counter_RNI2KBG_6_LC_5_2_2/lcout   LogicCell40_SEQ_MODE_0000    449              3959   5445  RISE       1
I__147/I                                            LocalMux                       0              3959   5445  RISE       1
I__147/O                                            LocalMux                     330              4289   5445  RISE       1
I__148/I                                            InMux                          0              4289   5445  RISE       1
I__148/O                                            InMux                        259              4548   5445  RISE       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/in0    LogicCell40_SEQ_MODE_0000      0              4548   5445  RISE       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_0000    449              4997   5445  RISE       3
I__131/I                                            LocalMux                       0              4997   5473  RISE       1
I__131/O                                            LocalMux                     330              5327   5473  RISE       1
I__133/I                                            InMux                          0              5327   5473  RISE       1
I__133/O                                            InMux                        259              5586   5473  RISE       1
I__136/I                                            CascadeMux                     0              5586   5473  RISE       1
I__136/O                                            CascadeMux                     0              5586   5473  RISE       1
vga_controller.v_counter_2_LC_5_2_1/in2             LogicCell40_SEQ_MODE_1000      0              5586   5473  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_2_LC_5_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_6_LC_4_2_6/lcout
Path End         : vga_controller.v_counter_3_LC_5_2_3/in2
Capture Clock    : vga_controller.v_counter_3_LC_5_2_3/clk
Setup Constraint : 9050p
Path slack       : 5474p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2665
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_6_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5445  RISE       3
I__190/I                                            LocalMux                       0              2921   5445  RISE       1
I__190/O                                            LocalMux                     330              3251   5445  RISE       1
I__193/I                                            InMux                          0              3251   5445  RISE       1
I__193/O                                            InMux                        259              3510   5445  RISE       1
vga_controller.v_counter_RNI2KBG_6_LC_5_2_2/in0     LogicCell40_SEQ_MODE_0000      0              3510   5445  RISE       1
vga_controller.v_counter_RNI2KBG_6_LC_5_2_2/lcout   LogicCell40_SEQ_MODE_0000    449              3959   5445  RISE       1
I__147/I                                            LocalMux                       0              3959   5445  RISE       1
I__147/O                                            LocalMux                     330              4289   5445  RISE       1
I__148/I                                            InMux                          0              4289   5445  RISE       1
I__148/O                                            InMux                        259              4548   5445  RISE       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/in0    LogicCell40_SEQ_MODE_0000      0              4548   5445  RISE       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_0000    449              4997   5445  RISE       3
I__131/I                                            LocalMux                       0              4997   5473  RISE       1
I__131/O                                            LocalMux                     330              5327   5473  RISE       1
I__134/I                                            InMux                          0              5327   5473  RISE       1
I__134/O                                            InMux                        259              5586   5473  RISE       1
I__137/I                                            CascadeMux                     0              5586   5473  RISE       1
I__137/O                                            CascadeMux                     0              5586   5473  RISE       1
vga_controller.v_counter_3_LC_5_2_3/in2             LogicCell40_SEQ_MODE_1000      0              5586   5473  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_3_LC_5_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : vga_controller.h_counter_7_LC_6_4_0/in3
Capture Clock    : vga_controller.h_counter_7_LC_6_4_0/clk
Setup Constraint : 9050p
Path slack       : 5480p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2757
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5678
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   5228  RISE       6
I__498/I                                                        Odrv12                         0              2921   5228  RISE       1
I__498/O                                                        Odrv12                       491              3412   5228  RISE       1
I__503/I                                                        LocalMux                       0              3412   5228  RISE       1
I__503/O                                                        LocalMux                     330              3742   5228  RISE       1
I__508/I                                                        InMux                          0              3742   5228  RISE       1
I__508/O                                                        InMux                        259              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in1       LogicCell40_SEQ_MODE_0000      0              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/carryout  LogicCell40_SEQ_MODE_0000    259              4261   5228  RISE       2
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryin   LogicCell40_SEQ_MODE_0000      0              4261   5228  RISE       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryout  LogicCell40_SEQ_MODE_0000    126              4387   5228  RISE       2
vga_controller.h_counter_6_LC_5_4_5/carryin                     LogicCell40_SEQ_MODE_1000      0              4387   5228  RISE       1
vga_controller.h_counter_6_LC_5_4_5/carryout                    LogicCell40_SEQ_MODE_1000    126              4513   5228  RISE       2
I__256/I                                                        InMux                          0              4513   5284  RISE       1
I__256/O                                                        InMux                        259              4773   5284  RISE       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/in3       LogicCell40_SEQ_MODE_0000      0              4773   5284  RISE       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/lcout     LogicCell40_SEQ_MODE_0000    316              5089   5284  RISE       2
I__422/I                                                        LocalMux                       0              5089   5284  RISE       1
I__422/O                                                        LocalMux                     330              5418   5284  RISE       1
I__423/I                                                        InMux                          0              5418   5480  RISE       1
I__423/O                                                        InMux                        259              5678   5480  RISE       1
vga_controller.h_counter_7_LC_6_4_0/in3                         LogicCell40_SEQ_MODE_1000      0              5678   5480  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.h_counter_8_LC_6_3_2/in3
Capture Clock    : vga_controller.h_counter_8_LC_6_3_2/clk
Setup Constraint : 9050p
Path slack       : 5572p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2665
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__364/I                                                LocalMux                       0              4997   5571  RISE       1
I__364/O                                                LocalMux                     330              5327   5571  RISE       1
I__374/I                                                InMux                          0              5327   5571  RISE       1
I__374/O                                                InMux                        259              5586   5571  RISE       1
vga_controller.h_counter_8_LC_6_3_2/in3                 LogicCell40_SEQ_MODE_1000      0              5586   5571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_9_LC_4_3_2/in3
Capture Clock    : vga_controller.v_counter_9_LC_4_3_2/clk
Setup Constraint : 9050p
Path slack       : 5572p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2665
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__365/I                                                LocalMux                       0              4997   5571  RISE       1
I__365/O                                                LocalMux                     330              5327   5571  RISE       1
I__375/I                                                InMux                          0              5327   5571  RISE       1
I__375/O                                                InMux                        259              5586   5571  RISE       1
vga_controller.v_counter_9_LC_4_3_2/in3                 LogicCell40_SEQ_MODE_1000      0              5586   5571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.h_counter_5_LC_6_4_7/in3
Capture Clock    : vga_controller.h_counter_5_LC_6_4_7/clk
Setup Constraint : 9050p
Path slack       : 5572p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2665
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__366/I                                                LocalMux                       0              4997   5571  RISE       1
I__366/O                                                LocalMux                     330              5327   5571  RISE       1
I__376/I                                                InMux                          0              5327   5571  RISE       1
I__376/O                                                InMux                        259              5586   5571  RISE       1
vga_controller.h_counter_5_LC_6_4_7/in3                 LogicCell40_SEQ_MODE_1000      0              5586   5571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.v_counter_0_LC_5_2_6/in3
Capture Clock    : vga_controller.v_counter_0_LC_5_2_6/clk
Setup Constraint : 9050p
Path slack       : 5572p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2665
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout      LogicCell40_SEQ_MODE_0000    449              4997   3509  RISE      10
I__362/I                                                LocalMux                       0              4997   5375  RISE       1
I__362/O                                                LocalMux                     330              5327   5375  RISE       1
I__372/I                                                InMux                          0              5327   5571  RISE       1
I__372/O                                                InMux                        259              5586   5571  RISE       1
vga_controller.v_counter_0_LC_5_2_6/in3                 LogicCell40_SEQ_MODE_1000      0              5586   5571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : vga_controller.h_counter_5_LC_6_4_7/in1
Capture Clock    : vga_controller.h_counter_5_LC_6_4_7/clk
Setup Constraint : 9050p
Path slack       : 5607p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2504
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5425
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   5228  RISE       6
I__498/I                                                        Odrv12                         0              2921   5228  RISE       1
I__498/O                                                        Odrv12                       491              3412   5228  RISE       1
I__503/I                                                        LocalMux                       0              3412   5228  RISE       1
I__503/O                                                        LocalMux                     330              3742   5228  RISE       1
I__508/I                                                        InMux                          0              3742   5228  RISE       1
I__508/O                                                        InMux                        259              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in1       LogicCell40_SEQ_MODE_0000      0              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/carryout  LogicCell40_SEQ_MODE_0000    259              4261   5228  RISE       2
I__258/I                                                        InMux                          0              4261   5606  RISE       1
I__258/O                                                        InMux                        259              4520   5606  RISE       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/in3       LogicCell40_SEQ_MODE_0000      0              4520   5606  RISE       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/lcout     LogicCell40_SEQ_MODE_0000    316              4836   5606  RISE       2
I__380/I                                                        LocalMux                       0              4836   5606  RISE       1
I__380/O                                                        LocalMux                     330              5166   5606  RISE       1
I__381/I                                                        InMux                          0              5166   5606  RISE       1
I__381/O                                                        InMux                        259              5425   5606  RISE       1
vga_controller.h_counter_5_LC_6_4_7/in1                         LogicCell40_SEQ_MODE_1000      0              5425   5606  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : vga_controller.h_counter_4_LC_7_4_1/in3
Capture Clock    : vga_controller.h_counter_4_LC_7_4_1/clk
Setup Constraint : 9050p
Path slack       : 5621p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2616
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__217/I                                                     LocalMux                       0              2921   5340  RISE       1
I__217/O                                                     LocalMux                     330              3251   5340  RISE       1
I__222/I                                                     InMux                          0              3251   5340  RISE       1
I__222/O                                                     InMux                        259              3510   5340  RISE       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/in1            LogicCell40_SEQ_MODE_0000      0              3510   5340  RISE       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/carryout       LogicCell40_SEQ_MODE_0000    259              3770   5340  RISE       2
vga_controller.h_counter_2_LC_5_4_1/carryin                  LogicCell40_SEQ_MODE_1000      0              3770   5340  RISE       1
vga_controller.h_counter_2_LC_5_4_1/carryout                 LogicCell40_SEQ_MODE_1000    126              3896   5340  RISE       2
vga_controller.h_counter_3_LC_5_4_2/carryin                  LogicCell40_SEQ_MODE_1000      0              3896   5340  RISE       1
vga_controller.h_counter_3_LC_5_4_2/carryout                 LogicCell40_SEQ_MODE_1000    126              4022   5340  RISE       2
I__259/I                                                     InMux                          0              4022   5620  RISE       1
I__259/O                                                     InMux                        259              4282   5620  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in3    LogicCell40_SEQ_MODE_0000      0              4282   5620  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_0000    316              4598   5620  RISE       2
I__557/I                                                     Odrv4                          0              4598   5620  RISE       1
I__557/O                                                     Odrv4                        351              4948   5620  RISE       1
I__559/I                                                     LocalMux                       0              4948   5620  RISE       1
I__559/O                                                     LocalMux                     330              5278   5620  RISE       1
I__560/I                                                     InMux                          0              5278   5620  RISE       1
I__560/O                                                     InMux                        259              5537   5620  RISE       1
vga_controller.h_counter_4_LC_7_4_1/in3                      LogicCell40_SEQ_MODE_1000      0              5537   5620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : vga_controller.h_counter_fast_5_LC_6_4_2/in2
Capture Clock    : vga_controller.h_counter_fast_5_LC_6_4_2/clk
Setup Constraint : 9050p
Path slack       : 5635p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2504
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5425
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   5228  RISE       6
I__498/I                                                        Odrv12                         0              2921   5228  RISE       1
I__498/O                                                        Odrv12                       491              3412   5228  RISE       1
I__503/I                                                        LocalMux                       0              3412   5228  RISE       1
I__503/O                                                        LocalMux                     330              3742   5228  RISE       1
I__508/I                                                        InMux                          0              3742   5228  RISE       1
I__508/O                                                        InMux                        259              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in1       LogicCell40_SEQ_MODE_0000      0              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/carryout  LogicCell40_SEQ_MODE_0000    259              4261   5228  RISE       2
I__258/I                                                        InMux                          0              4261   5606  RISE       1
I__258/O                                                        InMux                        259              4520   5606  RISE       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/in3       LogicCell40_SEQ_MODE_0000      0              4520   5606  RISE       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/lcout     LogicCell40_SEQ_MODE_0000    316              4836   5606  RISE       2
I__380/I                                                        LocalMux                       0              4836   5606  RISE       1
I__380/O                                                        LocalMux                     330              5166   5606  RISE       1
I__382/I                                                        InMux                          0              5166   5634  RISE       1
I__382/O                                                        InMux                        259              5425   5634  RISE       1
I__383/I                                                        CascadeMux                     0              5425   5634  RISE       1
I__383/O                                                        CascadeMux                     0              5425   5634  RISE       1
vga_controller.h_counter_fast_5_LC_6_4_2/in2                    LogicCell40_SEQ_MODE_1000      0              5425   5634  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_5_LC_6_4_2/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : vga_controller.h_counter_9_LC_5_5_0/in3
Capture Clock    : vga_controller.h_counter_9_LC_5_5_0/clk
Setup Constraint : 9050p
Path slack       : 5936p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2301
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5222
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   5228  RISE       6
I__498/I                                                        Odrv12                         0              2921   5228  RISE       1
I__498/O                                                        Odrv12                       491              3412   5228  RISE       1
I__503/I                                                        LocalMux                       0              3412   5228  RISE       1
I__503/O                                                        LocalMux                     330              3742   5228  RISE       1
I__508/I                                                        InMux                          0              3742   5228  RISE       1
I__508/O                                                        InMux                        259              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in1       LogicCell40_SEQ_MODE_0000      0              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/carryout  LogicCell40_SEQ_MODE_0000    259              4261   5228  RISE       2
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryin   LogicCell40_SEQ_MODE_0000      0              4261   5228  RISE       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryout  LogicCell40_SEQ_MODE_0000    126              4387   5228  RISE       2
vga_controller.h_counter_6_LC_5_4_5/carryin                     LogicCell40_SEQ_MODE_1000      0              4387   5228  RISE       1
vga_controller.h_counter_6_LC_5_4_5/carryout                    LogicCell40_SEQ_MODE_1000    126              4513   5228  RISE       2
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/carryin   LogicCell40_SEQ_MODE_0000      0              4513   5228  RISE       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/carryout  LogicCell40_SEQ_MODE_0000    126              4640   5228  RISE       2
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/carryin   LogicCell40_SEQ_MODE_0000      0              4640   5936  RISE       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/carryout  LogicCell40_SEQ_MODE_0000    126              4766   5936  RISE       1
IN_MUX_bfv_5_5_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              4766   5936  RISE       1
IN_MUX_bfv_5_5_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              4962   5936  RISE       1
I__254/I                                                        InMux                          0              4962   5936  RISE       1
I__254/O                                                        InMux                        259              5222   5936  RISE       1
vga_controller.h_counter_9_LC_5_5_0/in3                         LogicCell40_SEQ_MODE_1000      0              5222   5936  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__427/I                                            ClkMux                         0              2073  RISE       1
I__427/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_9_LC_5_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_4_LC_7_4_1/in1
Capture Clock    : vga_controller.h_counter_4_LC_7_4_1/clk
Setup Constraint : 9050p
Path slack       : 5965p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2146
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__561/I                                       Odrv4                          0              3826   5964  RISE       1
I__561/O                                       Odrv4                        351              4177   5964  RISE       1
I__572/I                                       Span4Mux_h                     0              4177   5964  RISE       1
I__572/O                                       Span4Mux_h                   302              4478   5964  RISE       1
I__596/I                                       LocalMux                       0              4478   5964  RISE       1
I__596/O                                       LocalMux                     330              4808   5964  RISE       1
I__600/I                                       InMux                          0              4808   5964  RISE       1
I__600/O                                       InMux                        259              5067   5964  RISE       1
vga_controller.h_counter_4_LC_7_4_1/in1        LogicCell40_SEQ_MODE_1000      0              5067   5964  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : vga_controller.h_counter_fast_4_LC_6_4_1/in3
Capture Clock    : vga_controller.h_counter_fast_4_LC_6_4_1/clk
Setup Constraint : 9050p
Path slack       : 5971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2266
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5187
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__217/I                                                     LocalMux                       0              2921   5340  RISE       1
I__217/O                                                     LocalMux                     330              3251   5340  RISE       1
I__222/I                                                     InMux                          0              3251   5340  RISE       1
I__222/O                                                     InMux                        259              3510   5340  RISE       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/in1            LogicCell40_SEQ_MODE_0000      0              3510   5340  RISE       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/carryout       LogicCell40_SEQ_MODE_0000    259              3770   5340  RISE       2
vga_controller.h_counter_2_LC_5_4_1/carryin                  LogicCell40_SEQ_MODE_1000      0              3770   5340  RISE       1
vga_controller.h_counter_2_LC_5_4_1/carryout                 LogicCell40_SEQ_MODE_1000    126              3896   5340  RISE       2
vga_controller.h_counter_3_LC_5_4_2/carryin                  LogicCell40_SEQ_MODE_1000      0              3896   5340  RISE       1
vga_controller.h_counter_3_LC_5_4_2/carryout                 LogicCell40_SEQ_MODE_1000    126              4022   5340  RISE       2
I__259/I                                                     InMux                          0              4022   5620  RISE       1
I__259/O                                                     InMux                        259              4282   5620  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in3    LogicCell40_SEQ_MODE_0000      0              4282   5620  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_0000    316              4598   5620  RISE       2
I__556/I                                                     LocalMux                       0              4598   5971  RISE       1
I__556/O                                                     LocalMux                     330              4927   5971  RISE       1
I__558/I                                                     InMux                          0              4927   5971  RISE       1
I__558/O                                                     InMux                        259              5187   5971  RISE       1
vga_controller.h_counter_fast_4_LC_6_4_1/in3                 LogicCell40_SEQ_MODE_1000      0              5187   5971  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_4_LC_6_4_1/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_8_LC_6_3_2/in0
Capture Clock    : vga_controller.h_counter_8_LC_6_3_2/clk
Setup Constraint : 9050p
Path slack       : 6055p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1985
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4906
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__562/I                                       Odrv12                         0              3826   6055  RISE       1
I__562/O                                       Odrv12                       491              4317   6055  RISE       1
I__573/I                                       LocalMux                       0              4317   6055  RISE       1
I__573/O                                       LocalMux                     330              4647   6055  RISE       1
I__597/I                                       InMux                          0              4647   6055  RISE       1
I__597/O                                       InMux                        259              4906   6055  RISE       1
vga_controller.h_counter_8_LC_6_3_2/in0        LogicCell40_SEQ_MODE_1000      0              4906   6055  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_fast_7_LC_6_4_3/lcout
Path End         : vga_controller.h_counter_fast_8_LC_5_3_5/in2
Capture Clock    : vga_controller.h_counter_fast_8_LC_5_3_5/clk
Setup Constraint : 9050p
Path slack       : 6147p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1992
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4913
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_fast_7_LC_6_4_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3509  RISE       2
I__396/I                                                LocalMux                       0              2921   3509  RISE       1
I__396/O                                                LocalMux                     330              3251   3509  RISE       1
I__398/I                                                InMux                          0              3251   3509  RISE       1
I__398/O                                                InMux                        259              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3509  RISE       1
vga_controller.h_counter_fast_RNI90FJ_7_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3509  RISE       1
I__420/I                                                LocalMux                       0              3959   3509  RISE       1
I__420/O                                                LocalMux                     330              4289   3509  RISE       1
I__421/I                                                InMux                          0              4289   3509  RISE       1
I__421/O                                                InMux                        259              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in0        LogicCell40_SEQ_MODE_0000      0              4548   3509  RISE       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/ltout      LogicCell40_SEQ_MODE_0000    365              4913   6146  RISE       1
I__225/I                                                CascadeMux                     0              4913   6146  RISE       1
I__225/O                                                CascadeMux                     0              4913   6146  RISE       1
vga_controller.h_counter_fast_8_LC_5_3_5/in2            LogicCell40_SEQ_MODE_1000      0              4913   6146  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_8_LC_5_3_5/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_6_LC_4_2_6/lcout
Path End         : vga_controller.v_counter_0_LC_5_2_6/in2
Capture Clock    : vga_controller.v_counter_0_LC_5_2_6/clk
Setup Constraint : 9050p
Path slack       : 6147p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1992
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4913
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_6_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5445  RISE       3
I__190/I                                            LocalMux                       0              2921   5445  RISE       1
I__190/O                                            LocalMux                     330              3251   5445  RISE       1
I__193/I                                            InMux                          0              3251   5445  RISE       1
I__193/O                                            InMux                        259              3510   5445  RISE       1
vga_controller.v_counter_RNI2KBG_6_LC_5_2_2/in0     LogicCell40_SEQ_MODE_0000      0              3510   5445  RISE       1
vga_controller.v_counter_RNI2KBG_6_LC_5_2_2/lcout   LogicCell40_SEQ_MODE_0000    449              3959   5445  RISE       1
I__147/I                                            LocalMux                       0              3959   5445  RISE       1
I__147/O                                            LocalMux                     330              4289   5445  RISE       1
I__148/I                                            InMux                          0              4289   5445  RISE       1
I__148/O                                            InMux                        259              4548   5445  RISE       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/in0    LogicCell40_SEQ_MODE_0000      0              4548   5445  RISE       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/ltout  LogicCell40_SEQ_MODE_0000    365              4913   6146  RISE       1
I__128/I                                            CascadeMux                     0              4913   6146  RISE       1
I__128/O                                            CascadeMux                     0              4913   6146  RISE       1
vga_controller.v_counter_0_LC_5_2_6/in2             LogicCell40_SEQ_MODE_1000      0              4913   6146  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_9_LC_5_5_0/in0
Capture Clock    : vga_controller.h_counter_9_LC_5_5_0/clk
Setup Constraint : 9050p
Path slack       : 6195p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1845
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__564/I                                       Odrv4                          0              3826   6196  RISE       1
I__564/O                                       Odrv4                        351              4177   6196  RISE       1
I__579/I                                       LocalMux                       0              4177   6196  RISE       1
I__579/O                                       LocalMux                     330              4506   6196  RISE       1
I__599/I                                       InMux                          0              4506   6196  RISE       1
I__599/O                                       InMux                        259              4766   6196  RISE       1
vga_controller.h_counter_9_LC_5_5_0/in0        LogicCell40_SEQ_MODE_1000      0              4766   6196  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__427/I                                            ClkMux                         0              2073  RISE       1
I__427/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_9_LC_5_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_5_LC_6_4_7/lcout
Path End         : g_px_0_LC_6_2_0/in3
Capture Clock    : g_px_0_LC_6_2_0/clk
Setup Constraint : 9050p
Path slack       : 6259p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1978
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_5_LC_6_4_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5305  RISE       9
I__543/I                                           Odrv4                          0              2921   6259  RISE       1
I__543/O                                           Odrv4                        351              3272   6259  RISE       1
I__549/I                                           LocalMux                       0              3272   6259  RISE       1
I__549/O                                           LocalMux                     330              3602   6259  RISE       1
I__551/I                                           InMux                          0              3602   6259  RISE       1
I__551/O                                           InMux                        259              3861   6259  RISE       1
vga_controller.h_counter_RNIEEKH_8_LC_6_2_3/in0    LogicCell40_SEQ_MODE_0000      0              3861   6259  RISE       1
vga_controller.h_counter_RNIEEKH_8_LC_6_2_3/lcout  LogicCell40_SEQ_MODE_0000    449              4310   6259  RISE       1
I__283/I                                           LocalMux                       0              4310   6259  RISE       1
I__283/O                                           LocalMux                     330              4640   6259  RISE       1
I__284/I                                           InMux                          0              4640   6259  RISE       1
I__284/O                                           InMux                        259              4899   6259  RISE       1
g_px_0_LC_6_2_0/in3                                LogicCell40_SEQ_MODE_1000      0              4899   6259  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : vga_controller.h_counter_6_LC_5_4_5/in3
Capture Clock    : vga_controller.h_counter_6_LC_5_4_5/clk
Setup Constraint : 9050p
Path slack       : 6511p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1726
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   5228  RISE       6
I__498/I                                                        Odrv12                         0              2921   5228  RISE       1
I__498/O                                                        Odrv12                       491              3412   5228  RISE       1
I__503/I                                                        LocalMux                       0              3412   5228  RISE       1
I__503/O                                                        LocalMux                     330              3742   5228  RISE       1
I__508/I                                                        InMux                          0              3742   5228  RISE       1
I__508/O                                                        InMux                        259              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in1       LogicCell40_SEQ_MODE_0000      0              4001   5228  RISE       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/carryout  LogicCell40_SEQ_MODE_0000    259              4261   5228  RISE       2
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryin   LogicCell40_SEQ_MODE_0000      0              4261   5228  RISE       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryout  LogicCell40_SEQ_MODE_0000    126              4387   5228  RISE       2
I__257/I                                                        InMux                          0              4387   6511  RISE       1
I__257/O                                                        InMux                        259              4647   6511  RISE       1
vga_controller.h_counter_6_LC_5_4_5/in3                         LogicCell40_SEQ_MODE_1000      0              4647   6511  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_5_LC_6_4_7/in0
Capture Clock    : vga_controller.h_counter_5_LC_6_4_7/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__563/I                                       LocalMux                       0              3826   6546  RISE       1
I__563/O                                       LocalMux                     330              4156   6546  RISE       1
I__574/I                                       InMux                          0              4156   6546  RISE       1
I__574/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.h_counter_5_LC_6_4_7/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_fast_4_LC_6_4_1/in0
Capture Clock    : vga_controller.h_counter_fast_4_LC_6_4_1/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__563/I                                       LocalMux                       0              3826   6546  RISE       1
I__563/O                                       LocalMux                     330              4156   6546  RISE       1
I__575/I                                       InMux                          0              4156   6546  RISE       1
I__575/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.h_counter_fast_4_LC_6_4_1/in0   LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_4_LC_6_4_1/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_0_LC_4_3_6/in0
Capture Clock    : vga_controller.h_counter_0_LC_4_3_6/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__565/I                                       LocalMux                       0              3826   6546  RISE       1
I__565/O                                       LocalMux                     330              4156   6546  RISE       1
I__580/I                                       InMux                          0              4156   6546  RISE       1
I__580/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.h_counter_0_LC_4_3_6/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_8_LC_4_3_0/in0
Capture Clock    : vga_controller.v_counter_8_LC_4_3_0/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__565/I                                       LocalMux                       0              3826   6546  RISE       1
I__565/O                                       LocalMux                     330              4156   6546  RISE       1
I__581/I                                       InMux                          0              4156   6546  RISE       1
I__581/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.v_counter_8_LC_4_3_0/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_8_LC_4_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_9_LC_4_3_2/in0
Capture Clock    : vga_controller.v_counter_9_LC_4_3_2/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__565/I                                       LocalMux                       0              3826   6546  RISE       1
I__565/O                                       LocalMux                     330              4156   6546  RISE       1
I__582/I                                       InMux                          0              4156   6546  RISE       1
I__582/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.v_counter_9_LC_4_3_2/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_1_LC_4_3_4/in0
Capture Clock    : vga_controller.h_counter_1_LC_4_3_4/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__565/I                                       LocalMux                       0              3826   6546  RISE       1
I__565/O                                       LocalMux                     330              4156   6546  RISE       1
I__583/I                                       InMux                          0              4156   6546  RISE       1
I__583/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.h_counter_1_LC_4_3_4/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_2_LC_5_4_1/in0
Capture Clock    : vga_controller.h_counter_2_LC_5_4_1/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__566/I                                       LocalMux                       0              3826   6546  RISE       1
I__566/O                                       LocalMux                     330              4156   6546  RISE       1
I__584/I                                       InMux                          0              4156   6546  RISE       1
I__584/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.h_counter_2_LC_5_4_1/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_2_LC_5_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_6_LC_5_4_5/in0
Capture Clock    : vga_controller.h_counter_6_LC_5_4_5/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__566/I                                       LocalMux                       0              3826   6546  RISE       1
I__566/O                                       LocalMux                     330              4156   6546  RISE       1
I__585/I                                       InMux                          0              4156   6546  RISE       1
I__585/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.h_counter_6_LC_5_4_5/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_0_LC_5_2_6/in0
Capture Clock    : vga_controller.v_counter_0_LC_5_2_6/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__567/I                                       LocalMux                       0              3826   6546  RISE       1
I__567/O                                       LocalMux                     330              4156   6546  RISE       1
I__586/I                                       InMux                          0              4156   6546  RISE       1
I__586/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.v_counter_0_LC_5_2_6/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_1_LC_4_2_1/in0
Capture Clock    : vga_controller.v_counter_1_LC_4_2_1/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__568/I                                       LocalMux                       0              3826   6546  RISE       1
I__568/O                                       LocalMux                     330              4156   6546  RISE       1
I__589/I                                       InMux                          0              4156   6546  RISE       1
I__589/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.v_counter_1_LC_4_2_1/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_1_LC_4_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_5_LC_4_2_5/in0
Capture Clock    : vga_controller.v_counter_5_LC_4_2_5/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__568/I                                       LocalMux                       0              3826   6546  RISE       1
I__568/O                                       LocalMux                     330              4156   6546  RISE       1
I__590/I                                       InMux                          0              4156   6546  RISE       1
I__590/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.v_counter_5_LC_4_2_5/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_5_LC_4_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_7_LC_4_2_7/in0
Capture Clock    : vga_controller.v_counter_7_LC_4_2_7/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__568/I                                       LocalMux                       0              3826   6546  RISE       1
I__568/O                                       LocalMux                     330              4156   6546  RISE       1
I__591/I                                       InMux                          0              4156   6546  RISE       1
I__591/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.v_counter_7_LC_4_2_7/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_7_LC_4_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_4_LC_4_2_4/in0
Capture Clock    : vga_controller.v_counter_4_LC_4_2_4/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__569/I                                       LocalMux                       0              3826   6546  RISE       1
I__569/O                                       LocalMux                     330              4156   6546  RISE       1
I__592/I                                       InMux                          0              4156   6546  RISE       1
I__592/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.v_counter_4_LC_4_2_4/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_6_LC_4_2_6/in0
Capture Clock    : vga_controller.v_counter_6_LC_4_2_6/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__569/I                                       LocalMux                       0              3826   6546  RISE       1
I__569/O                                       LocalMux                     330              4156   6546  RISE       1
I__593/I                                       InMux                          0              4156   6546  RISE       1
I__593/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.v_counter_6_LC_4_2_6/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_3_LC_5_4_2/in0
Capture Clock    : vga_controller.h_counter_3_LC_5_4_2/clk
Setup Constraint : 9050p
Path slack       : 6546p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__571/I                                       LocalMux                       0              3826   6546  RISE       1
I__571/O                                       LocalMux                     330              4156   6546  RISE       1
I__595/I                                       InMux                          0              4156   6546  RISE       1
I__595/O                                       InMux                        259              4415   6546  RISE       1
vga_controller.h_counter_3_LC_5_4_2/in0        LogicCell40_SEQ_MODE_1000      0              4415   6546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_3_LC_5_4_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_7_LC_6_4_0/in1
Capture Clock    : vga_controller.h_counter_7_LC_6_4_0/clk
Setup Constraint : 9050p
Path slack       : 6617p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__563/I                                       LocalMux                       0              3826   6546  RISE       1
I__563/O                                       LocalMux                     330              4156   6546  RISE       1
I__576/I                                       InMux                          0              4156   6616  RISE       1
I__576/O                                       InMux                        259              4415   6616  RISE       1
vga_controller.h_counter_7_LC_6_4_0/in1        LogicCell40_SEQ_MODE_1000      0              4415   6616  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_2_LC_5_2_1/in1
Capture Clock    : vga_controller.v_counter_2_LC_5_2_1/clk
Setup Constraint : 9050p
Path slack       : 6617p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__567/I                                       LocalMux                       0              3826   6546  RISE       1
I__567/O                                       LocalMux                     330              4156   6546  RISE       1
I__587/I                                       InMux                          0              4156   6616  RISE       1
I__587/O                                       InMux                        259              4415   6616  RISE       1
vga_controller.v_counter_2_LC_5_2_1/in1        LogicCell40_SEQ_MODE_1000      0              4415   6616  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_2_LC_5_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_3_LC_5_2_3/in1
Capture Clock    : vga_controller.v_counter_3_LC_5_2_3/clk
Setup Constraint : 9050p
Path slack       : 6617p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__567/I                                       LocalMux                       0              3826   6546  RISE       1
I__567/O                                       LocalMux                     330              4156   6546  RISE       1
I__588/I                                       InMux                          0              4156   6616  RISE       1
I__588/O                                       InMux                        259              4415   6616  RISE       1
vga_controller.v_counter_3_LC_5_2_3/in1        LogicCell40_SEQ_MODE_1000      0              4415   6616  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_3_LC_5_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_fast_8_LC_5_3_5/in1
Capture Clock    : vga_controller.h_counter_fast_8_LC_5_3_5/clk
Setup Constraint : 9050p
Path slack       : 6617p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__570/I                                       LocalMux                       0              3826   6616  RISE       1
I__570/O                                       LocalMux                     330              4156   6616  RISE       1
I__594/I                                       InMux                          0              4156   6616  RISE       1
I__594/O                                       InMux                        259              4415   6616  RISE       1
vga_controller.h_counter_fast_8_LC_5_3_5/in1   LogicCell40_SEQ_MODE_1000      0              4415   6616  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_8_LC_5_3_5/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_fast_7_LC_6_4_3/in2
Capture Clock    : vga_controller.h_counter_fast_7_LC_6_4_3/clk
Setup Constraint : 9050p
Path slack       : 6645p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11060

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__563/I                                       LocalMux                       0              3826   6546  RISE       1
I__563/O                                       LocalMux                     330              4156   6546  RISE       1
I__577/I                                       InMux                          0              4156   6644  RISE       1
I__577/O                                       InMux                        259              4415   6644  RISE       1
I__598/I                                       CascadeMux                     0              4415   6644  RISE       1
I__598/O                                       CascadeMux                     0              4415   6644  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/in2   LogicCell40_SEQ_MODE_1000      0              4415   6644  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_fast_5_LC_6_4_2/in3
Capture Clock    : vga_controller.h_counter_fast_5_LC_6_4_2/clk
Setup Constraint : 9050p
Path slack       : 6743p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1494
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5964  RISE       1
I__232/I                                       LocalMux                       0              2921   5964  RISE       1
I__232/O                                       LocalMux                     330              3251   5964  RISE       1
I__233/I                                       InMux                          0              3251   5964  RISE       1
I__233/O                                       InMux                        259              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3510   5964  RISE       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5964  RISE      24
I__563/I                                       LocalMux                       0              3826   6546  RISE       1
I__563/O                                       LocalMux                     330              4156   6546  RISE       1
I__578/I                                       InMux                          0              4156   6743  RISE       1
I__578/O                                       InMux                        259              4415   6743  RISE       1
vga_controller.h_counter_fast_5_LC_6_4_2/in3   LogicCell40_SEQ_MODE_1000      0              4415   6743  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_5_LC_6_4_2/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : b_px_0_LC_6_2_7/in2
Capture Clock    : b_px_0_LC_6_2_7/clk
Setup Constraint : 9050p
Path slack       : 6869p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -323
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11109

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1319
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5228  RISE       6
I__501/I                                           Odrv4                          0              2921   6869  RISE       1
I__501/O                                           Odrv4                        351              3272   6869  RISE       1
I__506/I                                           LocalMux                       0              3272   6869  RISE       1
I__506/O                                           LocalMux                     330              3602   6869  RISE       1
I__509/I                                           InMux                          0              3602   6869  RISE       1
I__509/O                                           InMux                        259              3861   6869  RISE       1
vga_controller.h_counter_RNI66OB_4_LC_6_2_6/in1    LogicCell40_SEQ_MODE_0000      0              3861   6869  RISE       1
vga_controller.h_counter_RNI66OB_4_LC_6_2_6/ltout  LogicCell40_SEQ_MODE_0000    379              4240   6869  FALL       1
I__276/I                                           CascadeMux                     0              4240   6869  FALL       1
I__276/O                                           CascadeMux                     0              4240   6869  FALL       1
b_px_0_LC_6_2_7/in2                                LogicCell40_SEQ_MODE_1000      0              4240   6869  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : vga_controller.h_counter_3_LC_5_4_2/in3
Capture Clock    : vga_controller.h_counter_3_LC_5_4_2/clk
Setup Constraint : 9050p
Path slack       : 7002p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1235
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout               LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__217/I                                                LocalMux                       0              2921   5340  RISE       1
I__217/O                                                LocalMux                     330              3251   5340  RISE       1
I__222/I                                                InMux                          0              3251   5340  RISE       1
I__222/O                                                InMux                        259              3510   5340  RISE       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   5340  RISE       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   5340  RISE       2
vga_controller.h_counter_2_LC_5_4_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   5340  RISE       1
vga_controller.h_counter_2_LC_5_4_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   5340  RISE       2
I__260/I                                                InMux                          0              3896   7002  RISE       1
I__260/O                                                InMux                        259              4156   7002  RISE       1
vga_controller.h_counter_3_LC_5_4_2/in3                 LogicCell40_SEQ_MODE_1000      0              4156   7002  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_3_LC_5_4_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : vga_controller.h_counter_2_LC_5_4_1/in3
Capture Clock    : vga_controller.h_counter_2_LC_5_4_1/clk
Setup Constraint : 9050p
Path slack       : 7129p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1108
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout               LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__217/I                                                LocalMux                       0              2921   5340  RISE       1
I__217/O                                                LocalMux                     330              3251   5340  RISE       1
I__222/I                                                InMux                          0              3251   5340  RISE       1
I__222/O                                                InMux                        259              3510   5340  RISE       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   5340  RISE       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   5340  RISE       2
I__268/I                                                InMux                          0              3770   7128  RISE       1
I__268/O                                                InMux                        259              4029   7128  RISE       1
vga_controller.h_counter_2_LC_5_4_1/in3                 LogicCell40_SEQ_MODE_1000      0              4029   7128  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_2_LC_5_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.r1_rst_LC_8_3_4/lcout
Path End         : vga_controller.rst_sys_LC_5_3_1/in3
Capture Clock    : vga_controller.rst_sys_LC_5_3_1/clk
Setup Constraint : 9050p
Path slack       : 7297p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     940
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__438/I                                            ClkMux                         0              2073  RISE       1
I__438/O                                            ClkMux                       309              2381  RISE       1
vga_controller.r1_rst_LC_8_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.r1_rst_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   7297  RISE       1
I__439/I                              Odrv4                          0              2921   7297  RISE       1
I__439/O                              Odrv4                        351              3272   7297  RISE       1
I__440/I                              LocalMux                       0              3272   7297  RISE       1
I__440/O                              LocalMux                     330              3602   7297  RISE       1
I__441/I                              InMux                          0              3602   7297  RISE       1
I__441/O                              InMux                        259              3861   7297  RISE       1
vga_controller.rst_sys_LC_5_3_1/in3   LogicCell40_SEQ_MODE_1000      0              3861   7297  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b_px_0_LC_6_2_7/lcout
Path End         : b_px_0_LC_6_2_7/in0
Capture Clock    : b_px_0_LC_6_2_7/clk
Setup Constraint : 9050p
Path slack       : 7451p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10961

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
b_px_0_LC_6_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   7451  RISE       2
I__331/I               LocalMux                       0              2921   7451  RISE       1
I__331/O               LocalMux                     330              3251   7451  RISE       1
I__333/I               InMux                          0              3251   7451  RISE       1
I__333/O               InMux                        259              3510   7451  RISE       1
b_px_0_LC_6_2_7/in0    LogicCell40_SEQ_MODE_1000      0              3510   7451  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_px_0_LC_7_3_3/lcout
Path End         : r_px_0_LC_7_3_3/in1
Capture Clock    : r_px_0_LC_7_3_3/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
r_px_0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   7521  RISE       2
I__335/I               LocalMux                       0              2921   7521  RISE       1
I__335/O               LocalMux                     330              3251   7521  RISE       1
I__337/I               InMux                          0              3251   7521  RISE       1
I__337/O               InMux                        259              3510   7521  RISE       1
r_px_0_LC_7_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : g_px_0_LC_6_2_0/lcout
Path End         : g_px_0_LC_6_2_0/in1
Capture Clock    : g_px_0_LC_6_2_0/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
g_px_0_LC_6_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   7521  RISE       2
I__288/I               LocalMux                       0              2921   7521  RISE       1
I__288/O               LocalMux                     330              3251   7521  RISE       1
I__290/I               InMux                          0              3251   7521  RISE       1
I__290/O               InMux                        259              3510   7521  RISE       1
g_px_0_LC_6_2_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_9_LC_5_5_0/lcout
Path End         : vga_controller.h_counter_9_LC_5_5_0/in1
Capture Clock    : vga_controller.h_counter_9_LC_5_5_0/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__427/I                                            ClkMux                         0              2073  RISE       1
I__427/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_9_LC_5_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_9_LC_5_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3580  RISE       7
I__404/I                                   LocalMux                       0              2921   7521  RISE       1
I__404/O                                   LocalMux                     330              3251   7521  RISE       1
I__411/I                                   InMux                          0              3251   7521  RISE       1
I__411/O                                   InMux                        259              3510   7521  RISE       1
vga_controller.h_counter_9_LC_5_5_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__427/I                                            ClkMux                         0              2073  RISE       1
I__427/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_9_LC_5_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.h_counter_6_LC_5_4_5/in1
Capture Clock    : vga_controller.h_counter_6_LC_5_4_5/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4596  RISE      12
I__451/I                                   LocalMux                       0              2921   5971  RISE       1
I__451/O                                   LocalMux                     330              3251   5971  RISE       1
I__460/I                                   InMux                          0              3251   5971  RISE       1
I__460/O                                   InMux                        259              3510   5971  RISE       1
vga_controller.h_counter_6_LC_5_4_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_3_LC_5_4_2/lcout
Path End         : vga_controller.h_counter_3_LC_5_4_2/in1
Capture Clock    : vga_controller.h_counter_3_LC_5_4_2/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_3_LC_5_4_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_3_LC_5_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4344  RISE       4
I__263/I                                   LocalMux                       0              2921   5592  RISE       1
I__263/O                                   LocalMux                     330              3251   5592  RISE       1
I__267/I                                   InMux                          0              3251   5592  RISE       1
I__267/O                                   InMux                        259              3510   5592  RISE       1
vga_controller.h_counter_3_LC_5_4_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_3_LC_5_4_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_2_LC_5_4_1/lcout
Path End         : vga_controller.h_counter_2_LC_5_4_1/in1
Capture Clock    : vga_controller.h_counter_2_LC_5_4_1/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_2_LC_5_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_2_LC_5_4_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4274  RISE       4
I__270/I                                   LocalMux                       0              2921   5466  RISE       1
I__270/O                                   LocalMux                     330              3251   5466  RISE       1
I__274/I                                   InMux                          0              3251   5466  RISE       1
I__274/O                                   InMux                        259              3510   5466  RISE       1
vga_controller.h_counter_2_LC_5_4_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_2_LC_5_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_1_LC_4_3_4/lcout
Path End         : vga_controller.h_counter_1_LC_4_3_4/in1
Capture Clock    : vga_controller.h_counter_1_LC_4_3_4/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_1_LC_4_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4232  RISE       5
I__207/I                                   LocalMux                       0              2921   7521  RISE       1
I__207/O                                   LocalMux                     330              3251   7521  RISE       1
I__212/I                                   InMux                          0              3251   7521  RISE       1
I__212/O                                   InMux                        259              3510   7521  RISE       1
vga_controller.h_counter_1_LC_4_3_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_8_LC_4_3_0/lcout
Path End         : vga_controller.v_counter_8_LC_4_3_0/in1
Capture Clock    : vga_controller.v_counter_8_LC_4_3_0/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_8_LC_4_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_8_LC_4_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6210  RISE       3
I__150/I                                   LocalMux                       0              2921   6764  RISE       1
I__150/O                                   LocalMux                     330              3251   6764  RISE       1
I__153/I                                   InMux                          0              3251   6764  RISE       1
I__153/O                                   InMux                        259              3510   6764  RISE       1
vga_controller.v_counter_8_LC_4_3_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_8_LC_4_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_7_LC_4_2_7/lcout
Path End         : vga_controller.v_counter_7_LC_4_2_7/in1
Capture Clock    : vga_controller.v_counter_7_LC_4_2_7/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_7_LC_4_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_7_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6167  RISE       3
I__164/I                                   LocalMux                       0              2921   6441  RISE       1
I__164/O                                   LocalMux                     330              3251   6441  RISE       1
I__166/I                                   InMux                          0              3251   6441  RISE       1
I__166/O                                   InMux                        259              3510   6441  RISE       1
vga_controller.v_counter_7_LC_4_2_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_7_LC_4_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_5_LC_4_2_5/lcout
Path End         : vga_controller.v_counter_5_LC_4_2_5/in1
Capture Clock    : vga_controller.v_counter_5_LC_4_2_5/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_5_LC_4_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_5_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5543  RISE       5
I__245/I                                   LocalMux                       0              2921   6189  RISE       1
I__245/O                                   LocalMux                     330              3251   6189  RISE       1
I__249/I                                   InMux                          0              3251   6189  RISE       1
I__249/O                                   InMux                        259              3510   6189  RISE       1
vga_controller.v_counter_5_LC_4_2_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_5_LC_4_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_4_LC_4_2_4/lcout
Path End         : vga_controller.v_counter_4_LC_4_2_4/in1
Capture Clock    : vga_controller.v_counter_4_LC_4_2_4/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_4_LC_4_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6062  RISE       4
I__138/I                                   LocalMux                       0              2921   6062  RISE       1
I__138/O                                   LocalMux                     330              3251   6062  RISE       1
I__142/I                                   InMux                          0              3251   6062  RISE       1
I__142/O                                   InMux                        259              3510   6062  RISE       1
vga_controller.v_counter_4_LC_4_2_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_1_LC_4_2_1/lcout
Path End         : vga_controller.v_counter_1_LC_4_2_1/in1
Capture Clock    : vga_controller.v_counter_1_LC_4_2_1/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_1_LC_4_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_1_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5627  RISE       4
I__237/I                                   LocalMux                       0              2921   5684  RISE       1
I__237/O                                   LocalMux                     330              3251   5684  RISE       1
I__241/I                                   InMux                          0              3251   5684  RISE       1
I__241/O                                   InMux                        259              3510   5684  RISE       1
vga_controller.v_counter_1_LC_4_2_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_1_LC_4_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_6_LC_4_2_6/lcout
Path End         : vga_controller.v_counter_6_LC_4_2_6/in1
Capture Clock    : vga_controller.v_counter_6_LC_4_2_6/clk
Setup Constraint : 9050p
Path slack       : 7522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11032

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_6_LC_4_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5445  RISE       3
I__191/I                                   LocalMux                       0              2921   6315  RISE       1
I__191/O                                   LocalMux                     330              3251   6315  RISE       1
I__194/I                                   InMux                          0              3251   6315  RISE       1
I__194/O                                   InMux                        259              3510   6315  RISE       1
vga_controller.v_counter_6_LC_4_2_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   7521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : vga_controller.h_counter_0_LC_4_3_6/in3
Capture Clock    : vga_controller.h_counter_0_LC_4_3_6/clk
Setup Constraint : 9050p
Path slack       : 7648p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__218/I                                   LocalMux                       0              2921   7647  RISE       1
I__218/O                                   LocalMux                     330              3251   7647  RISE       1
I__223/I                                   InMux                          0              3251   7647  RISE       1
I__223/O                                   InMux                        259              3510   7647  RISE       1
vga_controller.h_counter_0_LC_4_3_6/in3    LogicCell40_SEQ_MODE_1000      0              3510   7647  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : vga_controller.h_counter_1_LC_4_3_4/in3
Capture Clock    : vga_controller.h_counter_1_LC_4_3_4/clk
Setup Constraint : 9050p
Path slack       : 7648p

Capture Clock Arrival Time (test_pattern|i_Clk:R#2)    9050
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
---------------------------------------------------   ----- 
End-of-path required time (ps)                        11158

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     589
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4239  RISE       6
I__218/I                                   LocalMux                       0              2921   7647  RISE       1
I__218/O                                   LocalMux                     330              3251   7647  RISE       1
I__224/I                                   InMux                          0              3251   7647  RISE       1
I__224/O                                   InMux                        259              3510   7647  RISE       1
vga_controller.h_counter_1_LC_4_3_4/in3    LogicCell40_SEQ_MODE_1000      0              3510   7647  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : vga_controller.r1_rst_LC_8_3_4/in0
Capture Clock    : vga_controller.r1_rst_LC_8_3_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2207
---------------------------------------   ---- 
End-of-path arrival time (ps)             2207
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           test_pattern                   0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__442/I                             Odrv4                          0               973   +INF  FALL       1
I__442/O                             Odrv4                        372              1345   +INF  FALL       1
I__443/I                             Span4Mux_s3_v                  0              1345   +INF  FALL       1
I__443/O                             Span4Mux_s3_v                337              1681   +INF  FALL       1
I__444/I                             LocalMux                       0              1681   +INF  FALL       1
I__444/O                             LocalMux                     309              1990   +INF  FALL       1
I__445/I                             InMux                          0              1990   +INF  FALL       1
I__445/O                             InMux                        217              2207   +INF  FALL       1
vga_controller.r1_rst_LC_8_3_4/in0   LogicCell40_SEQ_MODE_1000      0              2207   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__438/I                                            ClkMux                         0              2073  RISE       1
I__438/O                                            ClkMux                       309              2381  RISE       1
vga_controller.r1_rst_LC_8_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : o_VGA_Blu_0
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                    10545
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        13466
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       6
I__502/I                                            Odrv4                          0              2921   +INF  RISE       1
I__502/O                                            Odrv4                        351              3272   +INF  RISE       1
I__507/I                                            Span4Mux_s3_v                  0              3272   +INF  RISE       1
I__507/O                                            Span4Mux_s3_v                316              3588   +INF  RISE       1
I__510/I                                            LocalMux                       0              3588   +INF  RISE       1
I__510/O                                            LocalMux                     330              3917   +INF  RISE       1
I__512/I                                            InMux                          0              3917   +INF  RISE       1
I__512/O                                            InMux                        259              4177   +INF  RISE       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4177   +INF  RISE       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_0000    379              4556   +INF  FALL       1
I__229/I                                            Odrv4                          0              4556   +INF  FALL       1
I__229/O                                            Odrv4                        372              4927   +INF  FALL       1
I__230/I                                            LocalMux                       0              4927   +INF  FALL       1
I__230/O                                            LocalMux                     309              5236   +INF  FALL       1
I__231/I                                            InMux                          0              5236   +INF  FALL       1
I__231/O                                            InMux                        217              5453   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0    LogicCell40_SEQ_MODE_0000      0              5453   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    386              5839   +INF  FALL       1
I__114/I                                            LocalMux                       0              5839   +INF  FALL       1
I__114/O                                            LocalMux                     309              6148   +INF  FALL       1
I__115/I                                            InMux                          0              6148   +INF  FALL       1
I__115/O                                            InMux                        217              6365   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              6365   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              6744   +INF  FALL       3
I__353/I                                            LocalMux                       0              6744   +INF  FALL       1
I__353/O                                            LocalMux                     309              7052   +INF  FALL       1
I__355/I                                            InMux                          0              7052   +INF  FALL       1
I__355/O                                            InMux                        217              7270   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in0    LogicCell40_SEQ_MODE_0000      0              7270   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout  LogicCell40_SEQ_MODE_0000    386              7655   +INF  FALL       3
I__302/I                                            Odrv4                          0              7655   +INF  FALL       1
I__302/O                                            Odrv4                        372              8027   +INF  FALL       1
I__303/I                                            IoSpan4Mux                     0              8027   +INF  FALL       1
I__303/O                                            IoSpan4Mux                   323              8350   +INF  FALL       1
I__305/I                                            LocalMux                       0              8350   +INF  FALL       1
I__305/O                                            LocalMux                     309              8658   +INF  FALL       1
I__308/I                                            IoInMux                        0              8658   +INF  FALL       1
I__308/O                                            IoInMux                      217              8876   +INF  FALL       1
o_VGA_Blu_0_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              8876   +INF  FALL       1
o_VGA_Blu_0_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237             11113   +INF  FALL       1
o_VGA_Blu_0_obuf_iopad/DIN                          IO_PAD                         0             11113   +INF  FALL       1
o_VGA_Blu_0_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             13466   +INF  FALL       1
o_VGA_Blu_0                                         test_pattern                   0             13466   +INF  FALL       1


++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : o_VGA_Blu_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                    10524
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        13445
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       6
I__502/I                                            Odrv4                          0              2921   +INF  FALL       1
I__502/O                                            Odrv4                        372              3293   +INF  FALL       1
I__507/I                                            Span4Mux_s3_v                  0              3293   +INF  FALL       1
I__507/O                                            Span4Mux_s3_v                337              3630   +INF  FALL       1
I__510/I                                            LocalMux                       0              3630   +INF  FALL       1
I__510/O                                            LocalMux                     309              3938   +INF  FALL       1
I__512/I                                            InMux                          0              3938   +INF  FALL       1
I__512/O                                            InMux                        217              4156   +INF  FALL       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4156   +INF  FALL       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_0000    379              4534   +INF  FALL       1
I__229/I                                            Odrv4                          0              4534   +INF  FALL       1
I__229/O                                            Odrv4                        372              4906   +INF  FALL       1
I__230/I                                            LocalMux                       0              4906   +INF  FALL       1
I__230/O                                            LocalMux                     309              5215   +INF  FALL       1
I__231/I                                            InMux                          0              5215   +INF  FALL       1
I__231/O                                            InMux                        217              5432   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0    LogicCell40_SEQ_MODE_0000      0              5432   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    386              5818   +INF  FALL       1
I__114/I                                            LocalMux                       0              5818   +INF  FALL       1
I__114/O                                            LocalMux                     309              6127   +INF  FALL       1
I__115/I                                            InMux                          0              6127   +INF  FALL       1
I__115/O                                            InMux                        217              6344   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              6344   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              6723   +INF  FALL       3
I__353/I                                            LocalMux                       0              6723   +INF  FALL       1
I__353/O                                            LocalMux                     309              7031   +INF  FALL       1
I__355/I                                            InMux                          0              7031   +INF  FALL       1
I__355/O                                            InMux                        217              7249   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in0    LogicCell40_SEQ_MODE_0000      0              7249   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout  LogicCell40_SEQ_MODE_0000    386              7634   +INF  FALL       3
I__302/I                                            Odrv4                          0              7634   +INF  FALL       1
I__302/O                                            Odrv4                        372              8006   +INF  FALL       1
I__304/I                                            IoSpan4Mux                     0              8006   +INF  FALL       1
I__304/O                                            IoSpan4Mux                   323              8329   +INF  FALL       1
I__306/I                                            LocalMux                       0              8329   +INF  FALL       1
I__306/O                                            LocalMux                     309              8637   +INF  FALL       1
I__309/I                                            IoInMux                        0              8637   +INF  FALL       1
I__309/O                                            IoInMux                      217              8855   +INF  FALL       1
o_VGA_Blu_1_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              8855   +INF  FALL       1
o_VGA_Blu_1_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237             11092   +INF  FALL       1
o_VGA_Blu_1_obuf_iopad/DIN                          IO_PAD                         0             11092   +INF  FALL       1
o_VGA_Blu_1_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             13445   +INF  FALL       1
o_VGA_Blu_1                                         test_pattern                   0             13445   +INF  FALL       1


++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_px_0_LC_7_3_3/lcout
Path End         : o_VGA_Red_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    6484
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9405
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_px_0_LC_7_3_3/lcout                               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__336/I                                            Odrv12                         0              2921   +INF  RISE       1
I__336/O                                            Odrv12                       491              3412   +INF  RISE       1
I__338/I                                            LocalMux                       0              3412   +INF  RISE       1
I__338/O                                            LocalMux                     330              3742   +INF  RISE       1
I__339/I                                            InMux                          0              3742   +INF  RISE       1
I__339/O                                            InMux                        259              4001   +INF  RISE       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in3    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       3
I__345/I                                            LocalMux                       0              4289   +INF  FALL       1
I__345/O                                            LocalMux                     309              4598   +INF  FALL       1
I__348/I                                            IoInMux                        0              4598   +INF  FALL       1
I__348/O                                            IoInMux                      217              4815   +INF  FALL       1
o_VGA_Red_1_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4815   +INF  FALL       1
o_VGA_Red_1_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              7052   +INF  FALL       1
o_VGA_Red_1_obuf_iopad/DIN                          IO_PAD                         0              7052   +INF  FALL       1
o_VGA_Red_1_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353              9405   +INF  FALL       1
o_VGA_Red_1                                         test_pattern                   0              9405   +INF  FALL       1


++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_px_0_LC_7_3_3/lcout
Path End         : o_VGA_Red_0
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    6470
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9391
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_px_0_LC_7_3_3/lcout                               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__336/I                                            Odrv12                         0              2921   +INF  FALL       1
I__336/O                                            Odrv12                       540              3461   +INF  FALL       1
I__338/I                                            LocalMux                       0              3461   +INF  FALL       1
I__338/O                                            LocalMux                     309              3770   +INF  FALL       1
I__339/I                                            InMux                          0              3770   +INF  FALL       1
I__339/O                                            InMux                        217              3987   +INF  FALL       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in3    LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_0000    288              4275   +INF  FALL       3
I__346/I                                            LocalMux                       0              4275   +INF  FALL       1
I__346/O                                            LocalMux                     309              4584   +INF  FALL       1
I__349/I                                            IoInMux                        0              4584   +INF  FALL       1
I__349/O                                            IoInMux                      217              4801   +INF  FALL       1
o_VGA_Red_0_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4801   +INF  FALL       1
o_VGA_Red_0_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              7038   +INF  FALL       1
o_VGA_Red_0_obuf_iopad/DIN                          IO_PAD                         0              7038   +INF  FALL       1
o_VGA_Red_0_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353              9391   +INF  FALL       1
o_VGA_Red_0                                         test_pattern                   0              9391   +INF  FALL       1


++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_5_LC_6_4_7/lcout
Path End         : o_VGA_HSync
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     8196
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        11117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_5_LC_6_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       9
I__543/I                                            Odrv4                          0              2921   +INF  RISE       1
I__543/O                                            Odrv4                        351              3272   +INF  RISE       1
I__549/I                                            LocalMux                       0              3272   +INF  RISE       1
I__549/O                                            LocalMux                     330              3602   +INF  RISE       1
I__552/I                                            InMux                          0              3602   +INF  RISE       1
I__552/O                                            InMux                        259              3861   +INF  RISE       1
vga_controller.h_counter_RNI55831_5_LC_6_2_2/in1    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
vga_controller.h_counter_RNI55831_5_LC_6_2_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240   +INF  FALL       1
I__285/I                                            LocalMux                       0              4240   +INF  FALL       1
I__285/O                                            LocalMux                     309              4548   +INF  FALL       1
I__286/I                                            InMux                          0              4548   +INF  FALL       1
I__286/O                                            InMux                        217              4766   +INF  FALL       1
I__287/I                                            CascadeMux                     0              4766   +INF  FALL       1
I__287/O                                            CascadeMux                     0              4766   +INF  FALL       1
vga_controller.h_counter_RNI56P93_8_LC_6_1_1/in2    LogicCell40_SEQ_MODE_0000      0              4766   +INF  FALL       1
vga_controller.h_counter_RNI56P93_8_LC_6_1_1/lcout  LogicCell40_SEQ_MODE_0000    351              5117   +INF  FALL       1
I__311/I                                            Odrv4                          0              5117   +INF  FALL       1
I__311/O                                            Odrv4                        372              5488   +INF  FALL       1
I__312/I                                            Span4Mux_s0_v                  0              5488   +INF  FALL       1
I__312/O                                            Span4Mux_s0_v                189              5678   +INF  FALL       1
I__313/I                                            IoSpan4Mux                     0              5678   +INF  FALL       1
I__313/O                                            IoSpan4Mux                   323              6000   +INF  FALL       1
I__314/I                                            LocalMux                       0              6000   +INF  FALL       1
I__314/O                                            LocalMux                     309              6309   +INF  FALL       1
I__315/I                                            IoInMux                        0              6309   +INF  FALL       1
I__315/O                                            IoInMux                      217              6526   +INF  FALL       1
o_VGA_HSync_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              6526   +INF  FALL       1
o_VGA_HSync_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              8764   +INF  FALL       1
o_VGA_HSync_obuf_iopad/DIN                          IO_PAD                         0              8764   +INF  FALL       1
o_VGA_HSync_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             11117   +INF  FALL       1
o_VGA_HSync                                         test_pattern                   0             11117   +INF  FALL       1


++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_5_LC_6_4_7/lcout
Path End         : o_VGA_Blu_2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     9788
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        12709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_5_LC_6_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       9
I__544/I                                            LocalMux                       0              2921   +INF  FALL       1
I__544/O                                            LocalMux                     309              3230   +INF  FALL       1
I__550/I                                            InMux                          0              3230   +INF  FALL       1
I__550/O                                            InMux                        217              3447   +INF  FALL       1
I__555/I                                            CascadeMux                     0              3447   +INF  FALL       1
I__555/O                                            CascadeMux                     0              3447   +INF  FALL       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_0000    351              3798   +INF  FALL       1
I__229/I                                            Odrv4                          0              3798   +INF  FALL       1
I__229/O                                            Odrv4                        372              4170   +INF  FALL       1
I__230/I                                            LocalMux                       0              4170   +INF  FALL       1
I__230/O                                            LocalMux                     309              4478   +INF  FALL       1
I__231/I                                            InMux                          0              4478   +INF  FALL       1
I__231/O                                            InMux                        217              4696   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0    LogicCell40_SEQ_MODE_0000      0              4696   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    386              5082   +INF  FALL       1
I__114/I                                            LocalMux                       0              5082   +INF  FALL       1
I__114/O                                            LocalMux                     309              5390   +INF  FALL       1
I__115/I                                            InMux                          0              5390   +INF  FALL       1
I__115/O                                            InMux                        217              5608   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              5608   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              5986   +INF  FALL       3
I__353/I                                            LocalMux                       0              5986   +INF  FALL       1
I__353/O                                            LocalMux                     309              6295   +INF  FALL       1
I__355/I                                            InMux                          0              6295   +INF  FALL       1
I__355/O                                            InMux                        217              6512   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in0    LogicCell40_SEQ_MODE_0000      0              6512   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout  LogicCell40_SEQ_MODE_0000    386              6898   +INF  FALL       3
I__302/I                                            Odrv4                          0              6898   +INF  FALL       1
I__302/O                                            Odrv4                        372              7270   +INF  FALL       1
I__304/I                                            IoSpan4Mux                     0              7270   +INF  FALL       1
I__304/O                                            IoSpan4Mux                   323              7592   +INF  FALL       1
I__307/I                                            LocalMux                       0              7592   +INF  FALL       1
I__307/O                                            LocalMux                     309              7901   +INF  FALL       1
I__310/I                                            IoInMux                        0              7901   +INF  FALL       1
I__310/O                                            IoInMux                      217              8118   +INF  FALL       1
o_VGA_Blu_2_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              8118   +INF  FALL       1
o_VGA_Blu_2_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237             10356   +INF  FALL       1
o_VGA_Blu_2_obuf_iopad/DIN                          IO_PAD                         0             10356   +INF  FALL       1
o_VGA_Blu_2_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             12709   +INF  FALL       1
o_VGA_Blu_2                                         test_pattern                   0             12709   +INF  FALL       1


++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_7_LC_6_4_0/lcout
Path End         : o_VGA_Grn_2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     8252
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        11173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_7_LC_6_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__527/I                                            Odrv4                          0              2921   +INF  RISE       1
I__527/O                                            Odrv4                        351              3272   +INF  RISE       1
I__534/I                                            LocalMux                       0              3272   +INF  RISE       1
I__534/O                                            LocalMux                     330              3602   +INF  RISE       1
I__539/I                                            InMux                          0              3602   +INF  RISE       1
I__539/O                                            InMux                        259              3861   +INF  RISE       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in1    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240   +INF  FALL       1
I__114/I                                            LocalMux                       0              4240   +INF  FALL       1
I__114/O                                            LocalMux                     309              4548   +INF  FALL       1
I__115/I                                            InMux                          0              4548   +INF  FALL       1
I__115/O                                            InMux                        217              4766   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4766   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              5145   +INF  FALL       3
I__353/I                                            LocalMux                       0              5145   +INF  FALL       1
I__353/O                                            LocalMux                     309              5453   +INF  FALL       1
I__356/I                                            InMux                          0              5453   +INF  FALL       1
I__356/O                                            InMux                        217              5671   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in0    LogicCell40_SEQ_MODE_0000      0              5671   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout  LogicCell40_SEQ_MODE_0000    386              6056   +INF  FALL       3
I__292/I                                            LocalMux                       0              6056   +INF  FALL       1
I__292/O                                            LocalMux                     309              6365   +INF  FALL       1
I__295/I                                            IoInMux                        0              6365   +INF  FALL       1
I__295/O                                            IoInMux                      217              6582   +INF  FALL       1
o_VGA_Grn_2_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              6582   +INF  FALL       1
o_VGA_Grn_2_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              8820   +INF  FALL       1
o_VGA_Grn_2_obuf_iopad/DIN                          IO_PAD                         0              8820   +INF  FALL       1
o_VGA_Grn_2_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             11173   +INF  FALL       1
o_VGA_Grn_2                                         test_pattern                   0             11173   +INF  FALL       1


++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_7_LC_6_4_0/lcout
Path End         : o_VGA_Grn_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     8771
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        11692
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_7_LC_6_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__527/I                                            Odrv4                          0              2921   +INF  FALL       1
I__527/O                                            Odrv4                        372              3293   +INF  FALL       1
I__534/I                                            LocalMux                       0              3293   +INF  FALL       1
I__534/O                                            LocalMux                     309              3602   +INF  FALL       1
I__539/I                                            InMux                          0              3602   +INF  FALL       1
I__539/O                                            InMux                        217              3819   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in1    LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    379              4198   +INF  FALL       1
I__114/I                                            LocalMux                       0              4198   +INF  FALL       1
I__114/O                                            LocalMux                     309              4506   +INF  FALL       1
I__115/I                                            InMux                          0              4506   +INF  FALL       1
I__115/O                                            InMux                        217              4724   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4724   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              5103   +INF  FALL       3
I__353/I                                            LocalMux                       0              5103   +INF  FALL       1
I__353/O                                            LocalMux                     309              5411   +INF  FALL       1
I__356/I                                            InMux                          0              5411   +INF  FALL       1
I__356/O                                            InMux                        217              5629   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in0    LogicCell40_SEQ_MODE_0000      0              5629   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout  LogicCell40_SEQ_MODE_0000    386              6014   +INF  FALL       3
I__293/I                                            Odrv4                          0              6014   +INF  FALL       1
I__293/O                                            Odrv4                        372              6386   +INF  FALL       1
I__296/I                                            Span4Mux_s0_v                  0              6386   +INF  FALL       1
I__296/O                                            Span4Mux_s0_v                189              6575   +INF  FALL       1
I__298/I                                            LocalMux                       0              6575   +INF  FALL       1
I__298/O                                            LocalMux                     309              6884   +INF  FALL       1
I__300/I                                            IoInMux                        0              6884   +INF  FALL       1
I__300/O                                            IoInMux                      217              7101   +INF  FALL       1
o_VGA_Grn_1_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              7101   +INF  FALL       1
o_VGA_Grn_1_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              9339   +INF  FALL       1
o_VGA_Grn_1_obuf_iopad/DIN                          IO_PAD                         0              9339   +INF  FALL       1
o_VGA_Grn_1_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             11692   +INF  FALL       1
o_VGA_Grn_1                                         test_pattern                   0             11692   +INF  FALL       1


++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_8_LC_6_3_2/lcout
Path End         : o_VGA_Grn_0
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     8918
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        11839
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_8_LC_6_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       7
I__486/I                                            Odrv4                          0              2921   +INF  RISE       1
I__486/O                                            Odrv4                        351              3272   +INF  RISE       1
I__493/I                                            LocalMux                       0              3272   +INF  RISE       1
I__493/O                                            LocalMux                     330              3602   +INF  RISE       1
I__496/I                                            InMux                          0              3602   +INF  RISE       1
I__496/O                                            InMux                        259              3861   +INF  RISE       1
I__497/I                                            CascadeMux                     0              3861   +INF  RISE       1
I__497/O                                            CascadeMux                     0              3861   +INF  RISE       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in2    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    351              4212   +INF  FALL       1
I__114/I                                            LocalMux                       0              4212   +INF  FALL       1
I__114/O                                            LocalMux                     309              4520   +INF  FALL       1
I__115/I                                            InMux                          0              4520   +INF  FALL       1
I__115/O                                            InMux                        217              4738   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4738   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              5117   +INF  FALL       3
I__353/I                                            LocalMux                       0              5117   +INF  FALL       1
I__353/O                                            LocalMux                     309              5425   +INF  FALL       1
I__356/I                                            InMux                          0              5425   +INF  FALL       1
I__356/O                                            InMux                        217              5643   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in0    LogicCell40_SEQ_MODE_0000      0              5643   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout  LogicCell40_SEQ_MODE_0000    386              6028   +INF  FALL       3
I__294/I                                            Odrv4                          0              6028   +INF  FALL       1
I__294/O                                            Odrv4                        372              6400   +INF  FALL       1
I__297/I                                            IoSpan4Mux                     0              6400   +INF  FALL       1
I__297/O                                            IoSpan4Mux                   323              6723   +INF  FALL       1
I__299/I                                            LocalMux                       0              6723   +INF  FALL       1
I__299/O                                            LocalMux                     309              7031   +INF  FALL       1
I__301/I                                            IoInMux                        0              7031   +INF  FALL       1
I__301/O                                            IoInMux                      217              7249   +INF  FALL       1
o_VGA_Grn_0_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              7249   +INF  FALL       1
o_VGA_Grn_0_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              9486   +INF  FALL       1
o_VGA_Grn_0_obuf_iopad/DIN                          IO_PAD                         0              9486   +INF  FALL       1
o_VGA_Grn_0_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             11839   +INF  FALL       1
o_VGA_Grn_0                                         test_pattern                   0             11839   +INF  FALL       1


++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_8_LC_6_3_2/lcout
Path End         : o_VGA_Red_2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     9248
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        12169
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_8_LC_6_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       7
I__486/I                                            Odrv4                          0              2921   +INF  FALL       1
I__486/O                                            Odrv4                        372              3293   +INF  FALL       1
I__493/I                                            LocalMux                       0              3293   +INF  FALL       1
I__493/O                                            LocalMux                     309              3602   +INF  FALL       1
I__496/I                                            InMux                          0              3602   +INF  FALL       1
I__496/O                                            InMux                        217              3819   +INF  FALL       1
I__497/I                                            CascadeMux                     0              3819   +INF  FALL       1
I__497/O                                            CascadeMux                     0              3819   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in2    LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    351              4170   +INF  FALL       1
I__114/I                                            LocalMux                       0              4170   +INF  FALL       1
I__114/O                                            LocalMux                     309              4478   +INF  FALL       1
I__115/I                                            InMux                          0              4478   +INF  FALL       1
I__115/O                                            InMux                        217              4696   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4696   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              5074   +INF  FALL       3
I__354/I                                            Odrv4                          0              5074   +INF  FALL       1
I__354/O                                            Odrv4                        372              5446   +INF  FALL       1
I__357/I                                            LocalMux                       0              5446   +INF  FALL       1
I__357/O                                            LocalMux                     309              5755   +INF  FALL       1
I__358/I                                            InMux                          0              5755   +INF  FALL       1
I__358/O                                            InMux                        217              5972   +INF  FALL       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in0    LogicCell40_SEQ_MODE_0000      0              5972   +INF  FALL       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_0000    386              6358   +INF  FALL       3
I__347/I                                            Odrv4                          0              6358   +INF  FALL       1
I__347/O                                            Odrv4                        372              6730   +INF  FALL       1
I__350/I                                            IoSpan4Mux                     0              6730   +INF  FALL       1
I__350/O                                            IoSpan4Mux                   323              7052   +INF  FALL       1
I__351/I                                            LocalMux                       0              7052   +INF  FALL       1
I__351/O                                            LocalMux                     309              7361   +INF  FALL       1
I__352/I                                            IoInMux                        0              7361   +INF  FALL       1
I__352/O                                            IoInMux                      217              7578   +INF  FALL       1
o_VGA_Red_2_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              7578   +INF  FALL       1
o_VGA_Red_2_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              9816   +INF  FALL       1
o_VGA_Red_2_obuf_iopad/DIN                          IO_PAD                         0              9816   +INF  FALL       1
o_VGA_Red_2_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             12169   +INF  FALL       1
o_VGA_Red_2                                         test_pattern                   0             12169   +INF  FALL       1


++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_0_LC_5_2_6/lcout
Path End         : o_VGA_VSync
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    6891
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_0_LC_5_2_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       4
I__123/I                                            LocalMux                       0              2921   +INF  RISE       1
I__123/O                                            LocalMux                     330              3251   +INF  RISE       1
I__127/I                                            InMux                          0              3251   +INF  RISE       1
I__127/O                                            InMux                        259              3510   +INF  RISE       1
vga_controller.v_counter_RNILCKS_0_LC_4_1_5/in3     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
vga_controller.v_counter_RNILCKS_0_LC_4_1_5/ltout   LogicCell40_SEQ_MODE_0000    274              3784   +INF  FALL       1
I__110/I                                            CascadeMux                     0              3784   +INF  FALL       1
I__110/O                                            CascadeMux                     0              3784   +INF  FALL       1
vga_controller.v_counter_RNI52T81_3_LC_4_1_6/in2    LogicCell40_SEQ_MODE_0000      0              3784   +INF  FALL       1
vga_controller.v_counter_RNI52T81_3_LC_4_1_6/lcout  LogicCell40_SEQ_MODE_0000    351              4135   +INF  FALL       1
I__106/I                                            Odrv4                          0              4135   +INF  FALL       1
I__106/O                                            Odrv4                        372              4506   +INF  FALL       1
I__107/I                                            Span4Mux_s0_v                  0              4506   +INF  FALL       1
I__107/O                                            Span4Mux_s0_v                189              4696   +INF  FALL       1
I__108/I                                            LocalMux                       0              4696   +INF  FALL       1
I__108/O                                            LocalMux                     309              5004   +INF  FALL       1
I__109/I                                            IoInMux                        0              5004   +INF  FALL       1
I__109/O                                            IoInMux                      217              5222   +INF  FALL       1
o_VGA_VSync_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              5222   +INF  FALL       1
o_VGA_VSync_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              7459   +INF  FALL       1
o_VGA_VSync_obuf_iopad/DIN                          IO_PAD                         0              7459   +INF  FALL       1
o_VGA_VSync_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353              9812   +INF  FALL       1
o_VGA_VSync                                         test_pattern                   0              9812   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_px_0_LC_7_3_3/lcout
Path End         : r_px_0_LC_7_3_3/in1
Capture Clock    : r_px_0_LC_7_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
r_px_0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__335/I               LocalMux                       0              2921   1066  FALL       1
I__335/O               LocalMux                     309              3230   1066  FALL       1
I__337/I               InMux                          0              3230   1066  FALL       1
I__337/O               InMux                        217              3447   1066  FALL       1
r_px_0_LC_7_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b_px_0_LC_6_2_7/lcout
Path End         : b_px_0_LC_6_2_7/in0
Capture Clock    : b_px_0_LC_6_2_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
b_px_0_LC_6_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__331/I               LocalMux                       0              2921   1066  FALL       1
I__331/O               LocalMux                     309              3230   1066  FALL       1
I__333/I               InMux                          0              3230   1066  FALL       1
I__333/O               InMux                        217              3447   1066  FALL       1
b_px_0_LC_6_2_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : g_px_0_LC_6_2_0/lcout
Path End         : g_px_0_LC_6_2_0/in1
Capture Clock    : g_px_0_LC_6_2_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
g_px_0_LC_6_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__288/I               LocalMux                       0              2921   1066  FALL       1
I__288/O               LocalMux                     309              3230   1066  FALL       1
I__290/I               InMux                          0              3230   1066  FALL       1
I__290/O               InMux                        217              3447   1066  FALL       1
g_px_0_LC_6_2_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_9_LC_5_5_0/lcout
Path End         : vga_controller.h_counter_9_LC_5_5_0/in1
Capture Clock    : vga_controller.h_counter_9_LC_5_5_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__427/I                                            ClkMux                         0              2073  RISE       1
I__427/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_9_LC_5_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_9_LC_5_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__404/I                                   LocalMux                       0              2921   1066  FALL       1
I__404/O                                   LocalMux                     309              3230   1066  FALL       1
I__411/I                                   InMux                          0              3230   1066  FALL       1
I__411/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.h_counter_9_LC_5_5_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__427/I                                            ClkMux                         0              2073  RISE       1
I__427/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_9_LC_5_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.h_counter_6_LC_5_4_5/in1
Capture Clock    : vga_controller.h_counter_6_LC_5_4_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__451/I                                   LocalMux                       0              2921   1066  FALL       1
I__451/O                                   LocalMux                     309              3230   1066  FALL       1
I__460/I                                   InMux                          0              3230   1066  FALL       1
I__460/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.h_counter_6_LC_5_4_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_3_LC_5_4_2/lcout
Path End         : vga_controller.h_counter_3_LC_5_4_2/in1
Capture Clock    : vga_controller.h_counter_3_LC_5_4_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_3_LC_5_4_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_3_LC_5_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__263/I                                   LocalMux                       0              2921   1066  FALL       1
I__263/O                                   LocalMux                     309              3230   1066  FALL       1
I__267/I                                   InMux                          0              3230   1066  FALL       1
I__267/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.h_counter_3_LC_5_4_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_3_LC_5_4_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_2_LC_5_4_1/lcout
Path End         : vga_controller.h_counter_2_LC_5_4_1/in1
Capture Clock    : vga_controller.h_counter_2_LC_5_4_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_2_LC_5_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_2_LC_5_4_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__270/I                                   LocalMux                       0              2921   1066  FALL       1
I__270/O                                   LocalMux                     309              3230   1066  FALL       1
I__274/I                                   InMux                          0              3230   1066  FALL       1
I__274/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.h_counter_2_LC_5_4_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_2_LC_5_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : vga_controller.h_counter_0_LC_4_3_6/in3
Capture Clock    : vga_controller.h_counter_0_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__218/I                                   LocalMux                       0              2921   1066  FALL       1
I__218/O                                   LocalMux                     309              3230   1066  FALL       1
I__223/I                                   InMux                          0              3230   1066  FALL       1
I__223/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.h_counter_0_LC_4_3_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_1_LC_4_3_4/lcout
Path End         : vga_controller.h_counter_1_LC_4_3_4/in1
Capture Clock    : vga_controller.h_counter_1_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_1_LC_4_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__207/I                                   LocalMux                       0              2921   1066  FALL       1
I__207/O                                   LocalMux                     309              3230   1066  FALL       1
I__212/I                                   InMux                          0              3230   1066  FALL       1
I__212/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.h_counter_1_LC_4_3_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_8_LC_4_3_0/lcout
Path End         : vga_controller.v_counter_8_LC_4_3_0/in1
Capture Clock    : vga_controller.v_counter_8_LC_4_3_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_8_LC_4_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_8_LC_4_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__150/I                                   LocalMux                       0              2921   1066  FALL       1
I__150/O                                   LocalMux                     309              3230   1066  FALL       1
I__153/I                                   InMux                          0              3230   1066  FALL       1
I__153/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.v_counter_8_LC_4_3_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_8_LC_4_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_7_LC_4_2_7/lcout
Path End         : vga_controller.v_counter_7_LC_4_2_7/in1
Capture Clock    : vga_controller.v_counter_7_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_7_LC_4_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_7_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__164/I                                   LocalMux                       0              2921   1066  FALL       1
I__164/O                                   LocalMux                     309              3230   1066  FALL       1
I__166/I                                   InMux                          0              3230   1066  FALL       1
I__166/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.v_counter_7_LC_4_2_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_7_LC_4_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_6_LC_4_2_6/lcout
Path End         : vga_controller.v_counter_6_LC_4_2_6/in1
Capture Clock    : vga_controller.v_counter_6_LC_4_2_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_6_LC_4_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__191/I                                   LocalMux                       0              2921   1066  FALL       1
I__191/O                                   LocalMux                     309              3230   1066  FALL       1
I__194/I                                   InMux                          0              3230   1066  FALL       1
I__194/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.v_counter_6_LC_4_2_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_5_LC_4_2_5/lcout
Path End         : vga_controller.v_counter_5_LC_4_2_5/in1
Capture Clock    : vga_controller.v_counter_5_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_5_LC_4_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_5_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__245/I                                   LocalMux                       0              2921   1066  FALL       1
I__245/O                                   LocalMux                     309              3230   1066  FALL       1
I__249/I                                   InMux                          0              3230   1066  FALL       1
I__249/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.v_counter_5_LC_4_2_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_5_LC_4_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_4_LC_4_2_4/lcout
Path End         : vga_controller.v_counter_4_LC_4_2_4/in1
Capture Clock    : vga_controller.v_counter_4_LC_4_2_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_4_LC_4_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__138/I                                   LocalMux                       0              2921   1066  FALL       1
I__138/O                                   LocalMux                     309              3230   1066  FALL       1
I__142/I                                   InMux                          0              3230   1066  FALL       1
I__142/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.v_counter_4_LC_4_2_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_1_LC_4_2_1/lcout
Path End         : vga_controller.v_counter_1_LC_4_2_1/in1
Capture Clock    : vga_controller.v_counter_1_LC_4_2_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_1_LC_4_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_1_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__237/I                                   LocalMux                       0              2921   1066  FALL       1
I__237/O                                   LocalMux                     309              3230   1066  FALL       1
I__241/I                                   InMux                          0              3230   1066  FALL       1
I__241/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.v_counter_1_LC_4_2_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_1_LC_4_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_0_LC_4_3_6/lcout
Path End         : vga_controller.h_counter_1_LC_4_3_4/in3
Capture Clock    : vga_controller.h_counter_1_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     526
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_0_LC_4_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__218/I                                   LocalMux                       0              2921   1066  FALL       1
I__218/O                                   LocalMux                     309              3230   1066  FALL       1
I__224/I                                   InMux                          0              3230   1066  FALL       1
I__224/O                                   InMux                        217              3447   1066  FALL       1
vga_controller.h_counter_1_LC_4_3_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_4_LC_4_2_4/lcout
Path End         : vga_controller.v_counter_0_LC_5_2_6/in2
Capture Clock    : vga_controller.v_counter_0_LC_5_2_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     793
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_4_LC_4_2_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__139/I                                            LocalMux                       0              2921   1333  FALL       1
I__139/O                                            LocalMux                     309              3230   1333  FALL       1
I__143/I                                            InMux                          0              3230   1333  FALL       1
I__143/O                                            InMux                        217              3447   1333  FALL       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__128/I                                            CascadeMux                     0              3714   1333  RISE       1
I__128/O                                            CascadeMux                     0              3714   1333  RISE       1
vga_controller.v_counter_0_LC_5_2_6/in2             LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_9_LC_4_3_2/lcout
Path End         : vga_controller.v_counter_9_LC_4_3_2/in2
Capture Clock    : vga_controller.v_counter_9_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     849
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_9_LC_4_3_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       4
I__180/I                                         LocalMux                       0              2921   1389  FALL       1
I__180/O                                         LocalMux                     309              3230   1389  FALL       1
I__184/I                                         InMux                          0              3230   1389  FALL       1
I__184/O                                         InMux                        217              3447   1389  FALL       1
vga_controller.v_counter_RNO_0_9_LC_4_3_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
vga_controller.v_counter_RNO_0_9_LC_4_3_1/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__117/I                                         CascadeMux                     0              3770   1389  RISE       1
I__117/O                                         CascadeMux                     0              3770   1389  RISE       1
vga_controller.v_counter_9_LC_4_3_2/in2          LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.h_counter_fast_8_LC_5_3_5/in2
Capture Clock    : vga_controller.h_counter_fast_8_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     849
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__448/I                                            LocalMux                       0              2921   1389  FALL       1
I__448/O                                            LocalMux                     309              3230   1389  FALL       1
I__454/I                                            InMux                          0              3230   1389  FALL       1
I__454/O                                            InMux                        217              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__225/I                                            CascadeMux                     0              3770   1389  RISE       1
I__225/O                                            CascadeMux                     0              3770   1389  RISE       1
vga_controller.h_counter_fast_8_LC_5_3_5/in2        LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_8_LC_5_3_5/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_1_LC_4_3_4/lcout
Path End         : vga_controller.h_counter_2_LC_5_4_1/in3
Capture Clock    : vga_controller.h_counter_2_LC_5_4_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     877
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_1_LC_4_3_4/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__206/I                                                LocalMux                       0              2921   1417  FALL       1
I__206/O                                                LocalMux                     309              3230   1417  FALL       1
I__211/I                                                InMux                          0              3230   1417  FALL       1
I__211/O                                                InMux                        217              3447   1417  FALL       1
I__215/I                                                CascadeMux                     0              3447   1417  FALL       1
I__215/O                                                CascadeMux                     0              3447   1417  FALL       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__268/I                                                InMux                          0              3581   1417  FALL       1
I__268/O                                                InMux                        217              3798   1417  FALL       1
vga_controller.h_counter_2_LC_5_4_1/in3                 LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_2_LC_5_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.r1_rst_LC_8_3_4/lcout
Path End         : vga_controller.rst_sys_LC_5_3_1/in3
Capture Clock    : vga_controller.rst_sys_LC_5_3_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     898
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__438/I                                            ClkMux                         0              2073  RISE       1
I__438/O                                            ClkMux                       309              2381  RISE       1
vga_controller.r1_rst_LC_8_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.r1_rst_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       1
I__439/I                              Odrv4                          0              2921   1438  FALL       1
I__439/O                              Odrv4                        372              3293   1438  FALL       1
I__440/I                              LocalMux                       0              3293   1438  FALL       1
I__440/O                              LocalMux                     309              3602   1438  FALL       1
I__441/I                              InMux                          0              3602   1438  FALL       1
I__441/O                              InMux                        217              3819   1438  FALL       1
vga_controller.rst_sys_LC_5_3_1/in3   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_1_LC_4_3_4/lcout
Path End         : vga_controller.h_counter_3_LC_5_4_2/in3
Capture Clock    : vga_controller.h_counter_3_LC_5_4_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     982
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_1_LC_4_3_4/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__206/I                                                LocalMux                       0              2921   1417  FALL       1
I__206/O                                                LocalMux                     309              3230   1417  FALL       1
I__211/I                                                InMux                          0              3230   1417  FALL       1
I__211/O                                                InMux                        217              3447   1417  FALL       1
I__215/I                                                CascadeMux                     0              3447   1417  FALL       1
I__215/O                                                CascadeMux                     0              3447   1417  FALL       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
vga_controller.un4_h_counter_cry_1_c_LC_5_4_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
vga_controller.h_counter_2_LC_5_4_1/carryin             LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
vga_controller.h_counter_2_LC_5_4_1/carryout            LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__260/I                                                InMux                          0              3686   1522  FALL       1
I__260/O                                                InMux                        217              3903   1522  FALL       1
vga_controller.h_counter_3_LC_5_4_2/in3                 LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_3_LC_5_4_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_5_LC_6_4_7/lcout
Path End         : vga_controller.h_counter_6_LC_5_4_5/in3
Capture Clock    : vga_controller.h_counter_6_LC_5_4_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     989
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_5_LC_6_4_7/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       9
I__542/I                                                        LocalMux                       0              2921   1529  FALL       1
I__542/O                                                        LocalMux                     309              3230   1529  FALL       1
I__548/I                                                        InMux                          0              3230   1529  FALL       1
I__548/O                                                        InMux                        217              3447   1529  FALL       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__257/I                                                        InMux                          0              3693   1529  FALL       1
I__257/O                                                        InMux                        217              3910   1529  FALL       1
vga_controller.h_counter_6_LC_5_4_5/in3                         LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_0_LC_5_2_6/lcout
Path End         : vga_controller.v_counter_1_LC_4_2_1/in3
Capture Clock    : vga_controller.v_counter_1_LC_4_2_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     989
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_0_LC_5_2_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       4
I__120/I                                            LocalMux                       0              2921   1529  FALL       1
I__120/O                                            LocalMux                     309              3230   1529  FALL       1
I__124/I                                            InMux                          0              3230   1529  FALL       1
I__124/O                                            InMux                        217              3447   1529  FALL       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__105/I                                            InMux                          0              3693   1529  FALL       1
I__105/O                                            InMux                        217              3910   1529  FALL       1
vga_controller.v_counter_1_LC_4_2_1/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_1_LC_4_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_3_LC_5_2_3/lcout
Path End         : vga_controller.v_counter_4_LC_4_2_4/in3
Capture Clock    : vga_controller.v_counter_4_LC_4_2_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     989
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_3_LC_5_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_3_LC_5_2_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       4
I__169/I                                            LocalMux                       0              2921   1529  FALL       1
I__169/O                                            LocalMux                     309              3230   1529  FALL       1
I__173/I                                            InMux                          0              3230   1529  FALL       1
I__173/O                                            InMux                        217              3447   1529  FALL       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__102/I                                            InMux                          0              3693   1529  FALL       1
I__102/O                                            InMux                        217              3910   1529  FALL       1
vga_controller.v_counter_4_LC_4_2_4/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_6_LC_4_2_6/lcout
Path End         : vga_controller.v_counter_7_LC_4_2_7/in3
Capture Clock    : vga_controller.v_counter_7_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     989
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_6_LC_4_2_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__191/I                                      LocalMux                       0              2921   1066  FALL       1
I__191/O                                      LocalMux                     309              3230   1066  FALL       1
I__194/I                                      InMux                          0              3230   1066  FALL       1
I__194/O                                      InMux                        217              3447   1066  FALL       1
vga_controller.v_counter_6_LC_4_2_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
vga_controller.v_counter_6_LC_4_2_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__99/I                                       InMux                          0              3693   1529  FALL       1
I__99/O                                       InMux                        217              3910   1529  FALL       1
vga_controller.v_counter_7_LC_4_2_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_7_LC_4_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_5_LC_4_2_5/lcout
Path End         : vga_controller.v_counter_6_LC_4_2_6/in3
Capture Clock    : vga_controller.v_counter_6_LC_4_2_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     989
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_5_LC_4_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_5_LC_4_2_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__245/I                                      LocalMux                       0              2921   1066  FALL       1
I__245/O                                      LocalMux                     309              3230   1066  FALL       1
I__249/I                                      InMux                          0              3230   1066  FALL       1
I__249/O                                      InMux                        217              3447   1066  FALL       1
vga_controller.v_counter_5_LC_4_2_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
vga_controller.v_counter_5_LC_4_2_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__100/I                                      InMux                          0              3693   1529  FALL       1
I__100/O                                      InMux                        217              3910   1529  FALL       1
vga_controller.v_counter_6_LC_4_2_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_4_LC_4_2_4/lcout
Path End         : vga_controller.v_counter_5_LC_4_2_5/in3
Capture Clock    : vga_controller.v_counter_5_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                     989
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_4_LC_4_2_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__138/I                                      LocalMux                       0              2921   1066  FALL       1
I__138/O                                      LocalMux                     309              3230   1066  FALL       1
I__142/I                                      InMux                          0              3230   1066  FALL       1
I__142/O                                      InMux                        217              3447   1066  FALL       1
vga_controller.v_counter_4_LC_4_2_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
vga_controller.v_counter_4_LC_4_2_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__101/I                                      InMux                          0              3693   1529  FALL       1
I__101/O                                      InMux                        217              3910   1529  FALL       1
vga_controller.v_counter_5_LC_4_2_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_5_LC_4_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_8_LC_6_3_2/lcout
Path End         : vga_controller.h_counter_9_LC_5_5_0/in3
Capture Clock    : vga_controller.h_counter_9_LC_5_5_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1165
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_8_LC_6_3_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       7
I__483/I                                                        LocalMux                       0              2921   1704  FALL       1
I__483/O                                                        LocalMux                     309              3230   1704  FALL       1
I__490/I                                                        InMux                          0              3230   1704  FALL       1
I__490/O                                                        InMux                        217              3447   1704  FALL       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/in1       LogicCell40_SEQ_MODE_0000      0              3447   1704  FALL       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1704  FALL       1
IN_MUX_bfv_5_5_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_5_5_0_/carryinitout                                  ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__254/I                                                        InMux                          0              3868   1704  FALL       1
I__254/O                                                        InMux                        217              4086   1704  FALL       1
vga_controller.h_counter_9_LC_5_5_0/in3                         LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__427/I                                            ClkMux                         0              2073  RISE       1
I__427/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_9_LC_5_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_7_LC_4_2_7/lcout
Path End         : vga_controller.v_counter_8_LC_4_3_0/in3
Capture Clock    : vga_controller.v_counter_8_LC_4_3_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1165
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_7_LC_4_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_7_LC_4_2_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__164/I                                      LocalMux                       0              2921   1066  FALL       1
I__164/O                                      LocalMux                     309              3230   1066  FALL       1
I__166/I                                      InMux                          0              3230   1066  FALL       1
I__166/O                                      InMux                        217              3447   1066  FALL       1
vga_controller.v_counter_7_LC_4_2_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
vga_controller.v_counter_7_LC_4_2_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_4_3_0_/carryinitin                 ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_4_3_0_/carryinitout                ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__119/I                                      InMux                          0              3868   1704  FALL       1
I__119/O                                      InMux                        217              4086   1704  FALL       1
vga_controller.v_counter_8_LC_4_3_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_8_LC_4_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : b_px_0_LC_6_2_7/in2
Capture Clock    : b_px_0_LC_6_2_7/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1165
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__453/I                                           Odrv4                          0              2921   1704  FALL       1
I__453/O                                           Odrv4                        372              3293   1704  FALL       1
I__462/I                                           LocalMux                       0              3293   1704  FALL       1
I__462/O                                           LocalMux                     309              3602   1704  FALL       1
I__465/I                                           InMux                          0              3602   1704  FALL       1
I__465/O                                           InMux                        217              3819   1704  FALL       1
vga_controller.h_counter_RNI66OB_4_LC_6_2_6/in3    LogicCell40_SEQ_MODE_0000      0              3819   1704  FALL       1
vga_controller.h_counter_RNI66OB_4_LC_6_2_6/ltout  LogicCell40_SEQ_MODE_0000    267              4086   1704  RISE       1
I__276/I                                           CascadeMux                     0              4086   1704  RISE       1
I__276/O                                           CascadeMux                     0              4086   1704  RISE       1
b_px_0_LC_6_2_7/in2                                LogicCell40_SEQ_MODE_1000      0              4086   1704  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_4_LC_4_2_4/lcout
Path End         : vga_controller.v_counter_2_LC_5_2_1/in2
Capture Clock    : vga_controller.v_counter_2_LC_5_2_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_4_LC_4_2_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__139/I                                            LocalMux                       0              2921   1333  FALL       1
I__139/O                                            LocalMux                     309              3230   1333  FALL       1
I__143/I                                            InMux                          0              3230   1333  FALL       1
I__143/O                                            InMux                        217              3447   1333  FALL       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__131/I                                            LocalMux                       0              3735   1880  FALL       1
I__131/O                                            LocalMux                     309              4044   1880  FALL       1
I__133/I                                            InMux                          0              4044   1880  FALL       1
I__133/O                                            InMux                        217              4261   1880  FALL       1
I__136/I                                            CascadeMux                     0              4261   1880  FALL       1
I__136/O                                            CascadeMux                     0              4261   1880  FALL       1
vga_controller.v_counter_2_LC_5_2_1/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_2_LC_5_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_4_LC_4_2_4/lcout
Path End         : vga_controller.v_counter_9_LC_4_3_2/in1
Capture Clock    : vga_controller.v_counter_9_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_4_LC_4_2_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__139/I                                            LocalMux                       0              2921   1333  FALL       1
I__139/O                                            LocalMux                     309              3230   1333  FALL       1
I__143/I                                            InMux                          0              3230   1333  FALL       1
I__143/O                                            InMux                        217              3447   1333  FALL       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__132/I                                            LocalMux                       0              3735   1880  FALL       1
I__132/O                                            LocalMux                     309              4044   1880  FALL       1
I__135/I                                            InMux                          0              4044   1880  FALL       1
I__135/O                                            InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_9_LC_4_3_2/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_4_LC_4_2_4/lcout
Path End         : vga_controller.v_counter_3_LC_5_2_3/in2
Capture Clock    : vga_controller.v_counter_3_LC_5_2_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_4_LC_4_2_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__139/I                                            LocalMux                       0              2921   1333  FALL       1
I__139/O                                            LocalMux                     309              3230   1333  FALL       1
I__143/I                                            InMux                          0              3230   1333  FALL       1
I__143/O                                            InMux                        217              3447   1333  FALL       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
vga_controller.v_counter_RNIC9PE1_4_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__131/I                                            LocalMux                       0              3735   1880  FALL       1
I__131/O                                            LocalMux                     309              4044   1880  FALL       1
I__134/I                                            InMux                          0              4044   1880  FALL       1
I__134/O                                            InMux                        217              4261   1880  FALL       1
I__137/I                                            CascadeMux                     0              4261   1880  FALL       1
I__137/O                                            CascadeMux                     0              4261   1880  FALL       1
vga_controller.v_counter_3_LC_5_2_3/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_3_LC_5_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : b_px_0_LC_6_2_7/in1
Capture Clock    : b_px_0_LC_6_2_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1760  FALL       6
I__500/I                                            LocalMux                       0              2921   1880  FALL       1
I__500/O                                            LocalMux                     309              3230   1880  FALL       1
I__505/I                                            InMux                          0              3230   1880  FALL       1
I__505/O                                            InMux                        217              3447   1880  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__601/I                                            LocalMux                       0              3735   1880  FALL       1
I__601/O                                            LocalMux                     309              4044   1880  FALL       1
I__603/I                                            InMux                          0              4044   1880  FALL       1
I__603/O                                            InMux                        217              4261   1880  FALL       1
b_px_0_LC_6_2_7/in1                                 LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : g_px_0_LC_6_2_0/in2
Capture Clock    : g_px_0_LC_6_2_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1760  FALL       6
I__500/I                                            LocalMux                       0              2921   1880  FALL       1
I__500/O                                            LocalMux                     309              3230   1880  FALL       1
I__505/I                                            InMux                          0              3230   1880  FALL       1
I__505/O                                            InMux                        217              3447   1880  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__601/I                                            LocalMux                       0              3735   1880  FALL       1
I__601/O                                            LocalMux                     309              4044   1880  FALL       1
I__604/I                                            InMux                          0              4044   1880  FALL       1
I__604/O                                            InMux                        217              4261   1880  FALL       1
I__606/I                                            CascadeMux                     0              4261   1880  FALL       1
I__606/O                                            CascadeMux                     0              4261   1880  FALL       1
g_px_0_LC_6_2_0/in2                                 LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_5_LC_6_4_7/in0
Capture Clock    : vga_controller.h_counter_5_LC_6_4_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__563/I                                       LocalMux                       0              3735   1880  FALL       1
I__563/O                                       LocalMux                     309              4044   1880  FALL       1
I__574/I                                       InMux                          0              4044   1880  FALL       1
I__574/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.h_counter_5_LC_6_4_7/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_0_LC_4_3_6/in0
Capture Clock    : vga_controller.h_counter_0_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__565/I                                       LocalMux                       0              3735   1880  FALL       1
I__565/O                                       LocalMux                     309              4044   1880  FALL       1
I__580/I                                       InMux                          0              4044   1880  FALL       1
I__580/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.h_counter_0_LC_4_3_6/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_0_LC_4_3_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_2_LC_5_4_1/in0
Capture Clock    : vga_controller.h_counter_2_LC_5_4_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__566/I                                       LocalMux                       0              3735   1880  FALL       1
I__566/O                                       LocalMux                     309              4044   1880  FALL       1
I__584/I                                       InMux                          0              4044   1880  FALL       1
I__584/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.h_counter_2_LC_5_4_1/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_2_LC_5_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_0_LC_5_2_6/in0
Capture Clock    : vga_controller.v_counter_0_LC_5_2_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__567/I                                       LocalMux                       0              3735   1880  FALL       1
I__567/O                                       LocalMux                     309              4044   1880  FALL       1
I__586/I                                       InMux                          0              4044   1880  FALL       1
I__586/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_0_LC_5_2_6/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_1_LC_4_2_1/in0
Capture Clock    : vga_controller.v_counter_1_LC_4_2_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__568/I                                       LocalMux                       0              3735   1880  FALL       1
I__568/O                                       LocalMux                     309              4044   1880  FALL       1
I__589/I                                       InMux                          0              4044   1880  FALL       1
I__589/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_1_LC_4_2_1/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_1_LC_4_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_4_LC_4_2_4/in0
Capture Clock    : vga_controller.v_counter_4_LC_4_2_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__569/I                                       LocalMux                       0              3735   1880  FALL       1
I__569/O                                       LocalMux                     309              4044   1880  FALL       1
I__592/I                                       InMux                          0              4044   1880  FALL       1
I__592/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_4_LC_4_2_4/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_4_LC_4_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_fast_8_LC_5_3_5/in1
Capture Clock    : vga_controller.h_counter_fast_8_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__570/I                                       LocalMux                       0              3735   1880  FALL       1
I__570/O                                       LocalMux                     309              4044   1880  FALL       1
I__594/I                                       InMux                          0              4044   1880  FALL       1
I__594/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.h_counter_fast_8_LC_5_3_5/in1   LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_8_LC_5_3_5/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_3_LC_5_4_2/in0
Capture Clock    : vga_controller.h_counter_3_LC_5_4_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__571/I                                       LocalMux                       0              3735   1880  FALL       1
I__571/O                                       LocalMux                     309              4044   1880  FALL       1
I__595/I                                       InMux                          0              4044   1880  FALL       1
I__595/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.h_counter_3_LC_5_4_2/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_3_LC_5_4_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_fast_4_LC_6_4_1/in0
Capture Clock    : vga_controller.h_counter_fast_4_LC_6_4_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__563/I                                       LocalMux                       0              3735   1880  FALL       1
I__563/O                                       LocalMux                     309              4044   1880  FALL       1
I__575/I                                       InMux                          0              4044   1880  FALL       1
I__575/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.h_counter_fast_4_LC_6_4_1/in0   LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_4_LC_6_4_1/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_7_LC_6_4_0/in1
Capture Clock    : vga_controller.h_counter_7_LC_6_4_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__563/I                                       LocalMux                       0              3735   1880  FALL       1
I__563/O                                       LocalMux                     309              4044   1880  FALL       1
I__576/I                                       InMux                          0              4044   1880  FALL       1
I__576/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.h_counter_7_LC_6_4_0/in1        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_fast_7_LC_6_4_3/in2
Capture Clock    : vga_controller.h_counter_fast_7_LC_6_4_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__563/I                                       LocalMux                       0              3735   1880  FALL       1
I__563/O                                       LocalMux                     309              4044   1880  FALL       1
I__577/I                                       InMux                          0              4044   1880  FALL       1
I__577/O                                       InMux                        217              4261   1880  FALL       1
I__598/I                                       CascadeMux                     0              4261   1880  FALL       1
I__598/O                                       CascadeMux                     0              4261   1880  FALL       1
vga_controller.h_counter_fast_7_LC_6_4_3/in2   LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_fast_5_LC_6_4_2/in3
Capture Clock    : vga_controller.h_counter_fast_5_LC_6_4_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__563/I                                       LocalMux                       0              3735   1880  FALL       1
I__563/O                                       LocalMux                     309              4044   1880  FALL       1
I__578/I                                       InMux                          0              4044   1880  FALL       1
I__578/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.h_counter_fast_5_LC_6_4_2/in3   LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_5_LC_6_4_2/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_8_LC_4_3_0/in0
Capture Clock    : vga_controller.v_counter_8_LC_4_3_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__565/I                                       LocalMux                       0              3735   1880  FALL       1
I__565/O                                       LocalMux                     309              4044   1880  FALL       1
I__581/I                                       InMux                          0              4044   1880  FALL       1
I__581/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_8_LC_4_3_0/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_8_LC_4_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_9_LC_4_3_2/in0
Capture Clock    : vga_controller.v_counter_9_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__565/I                                       LocalMux                       0              3735   1880  FALL       1
I__565/O                                       LocalMux                     309              4044   1880  FALL       1
I__582/I                                       InMux                          0              4044   1880  FALL       1
I__582/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_9_LC_4_3_2/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_1_LC_4_3_4/in0
Capture Clock    : vga_controller.h_counter_1_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__565/I                                       LocalMux                       0              3735   1880  FALL       1
I__565/O                                       LocalMux                     309              4044   1880  FALL       1
I__583/I                                       InMux                          0              4044   1880  FALL       1
I__583/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.h_counter_1_LC_4_3_4/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_1_LC_4_3_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_6_LC_5_4_5/in0
Capture Clock    : vga_controller.h_counter_6_LC_5_4_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__566/I                                       LocalMux                       0              3735   1880  FALL       1
I__566/O                                       LocalMux                     309              4044   1880  FALL       1
I__585/I                                       InMux                          0              4044   1880  FALL       1
I__585/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.h_counter_6_LC_5_4_5/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_2_LC_5_2_1/in1
Capture Clock    : vga_controller.v_counter_2_LC_5_2_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__567/I                                       LocalMux                       0              3735   1880  FALL       1
I__567/O                                       LocalMux                     309              4044   1880  FALL       1
I__587/I                                       InMux                          0              4044   1880  FALL       1
I__587/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_2_LC_5_2_1/in1        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_2_LC_5_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_3_LC_5_2_3/in1
Capture Clock    : vga_controller.v_counter_3_LC_5_2_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__567/I                                       LocalMux                       0              3735   1880  FALL       1
I__567/O                                       LocalMux                     309              4044   1880  FALL       1
I__588/I                                       InMux                          0              4044   1880  FALL       1
I__588/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_3_LC_5_2_3/in1        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_3_LC_5_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_5_LC_4_2_5/in0
Capture Clock    : vga_controller.v_counter_5_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__568/I                                       LocalMux                       0              3735   1880  FALL       1
I__568/O                                       LocalMux                     309              4044   1880  FALL       1
I__590/I                                       InMux                          0              4044   1880  FALL       1
I__590/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_5_LC_4_2_5/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_5_LC_4_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_7_LC_4_2_7/in0
Capture Clock    : vga_controller.v_counter_7_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__568/I                                       LocalMux                       0              3735   1880  FALL       1
I__568/O                                       LocalMux                     309              4044   1880  FALL       1
I__591/I                                       InMux                          0              4044   1880  FALL       1
I__591/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_7_LC_4_2_7/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_7_LC_4_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.v_counter_6_LC_4_2_6/in0
Capture Clock    : vga_controller.v_counter_6_LC_4_2_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1340
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__569/I                                       LocalMux                       0              3735   1880  FALL       1
I__569/O                                       LocalMux                     309              4044   1880  FALL       1
I__593/I                                       InMux                          0              4044   1880  FALL       1
I__593/O                                       InMux                        217              4261   1880  FALL       1
vga_controller.v_counter_6_LC_4_2_6/in0        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__430/I                                            ClkMux                         0              2073  RISE       1
I__430/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_6_LC_4_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_8_LC_6_3_2/lcout
Path End         : vga_controller.h_counter_fast_8_LC_5_3_5/in3
Capture Clock    : vga_controller.h_counter_fast_8_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_8_LC_6_3_2/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       7
I__483/I                                                     LocalMux                       0              2921   1704  FALL       1
I__483/O                                                     LocalMux                     309              3230   1704  FALL       1
I__490/I                                                     InMux                          0              3230   1704  FALL       1
I__490/O                                                     InMux                        217              3447   1704  FALL       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1704  FALL       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__326/I                                                     LocalMux                       0              3826   1971  FALL       1
I__326/O                                                     LocalMux                     309              4135   1971  FALL       1
I__328/I                                                     InMux                          0              4135   1971  FALL       1
I__328/O                                                     InMux                        217              4352   1971  FALL       1
vga_controller.h_counter_fast_8_LC_5_3_5/in3                 LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_8_LC_5_3_5/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_5_LC_6_4_7/lcout
Path End         : vga_controller.h_counter_5_LC_6_4_7/in1
Capture Clock    : vga_controller.h_counter_5_LC_6_4_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_5_LC_6_4_7/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       9
I__542/I                                                     LocalMux                       0              2921   1529  FALL       1
I__542/O                                                     LocalMux                     309              3230   1529  FALL       1
I__548/I                                                     InMux                          0              3230   1529  FALL       1
I__548/O                                                     InMux                        217              3447   1529  FALL       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__380/I                                                     LocalMux                       0              3826   1971  FALL       1
I__380/O                                                     LocalMux                     309              4135   1971  FALL       1
I__381/I                                                     InMux                          0              4135   1971  FALL       1
I__381/O                                                     InMux                        217              4352   1971  FALL       1
vga_controller.h_counter_5_LC_6_4_7/in1                      LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.v_counter_2_LC_5_2_1/in0
Capture Clock    : vga_controller.v_counter_2_LC_5_2_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__448/I                                            LocalMux                       0              2921   1389  FALL       1
I__448/O                                            LocalMux                     309              3230   1389  FALL       1
I__454/I                                            InMux                          0              3230   1389  FALL       1
I__454/O                                            InMux                        217              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__362/I                                            LocalMux                       0              3826   1971  FALL       1
I__362/O                                            LocalMux                     309              4135   1971  FALL       1
I__370/I                                            InMux                          0              4135   1971  FALL       1
I__370/O                                            InMux                        217              4352   1971  FALL       1
vga_controller.v_counter_2_LC_5_2_1/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_2_LC_5_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_3_LC_5_2_3/lcout
Path End         : vga_controller.v_counter_3_LC_5_2_3/in3
Capture Clock    : vga_controller.v_counter_3_LC_5_2_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_3_LC_5_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_3_LC_5_2_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       4
I__169/I                                         LocalMux                       0              2921   1529  FALL       1
I__169/O                                         LocalMux                     309              3230   1529  FALL       1
I__173/I                                         InMux                          0              3230   1529  FALL       1
I__173/O                                         InMux                        217              3447   1529  FALL       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
vga_controller.v_counter_RNO_0_3_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__177/I                                         LocalMux                       0              3826   1971  FALL       1
I__177/O                                         LocalMux                     309              4135   1971  FALL       1
I__178/I                                         InMux                          0              4135   1971  FALL       1
I__178/O                                         InMux                        217              4352   1971  FALL       1
vga_controller.v_counter_3_LC_5_2_3/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_3_LC_5_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_0_LC_5_2_6/lcout
Path End         : vga_controller.v_counter_0_LC_5_2_6/in1
Capture Clock    : vga_controller.v_counter_0_LC_5_2_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_0_LC_5_2_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       4
I__120/I                                         LocalMux                       0              2921   1529  FALL       1
I__120/O                                         LocalMux                     309              3230   1529  FALL       1
I__124/I                                         InMux                          0              3230   1529  FALL       1
I__124/O                                         InMux                        217              3447   1529  FALL       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
vga_controller.v_counter_RNO_0_0_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__129/I                                         LocalMux                       0              3826   1971  FALL       1
I__129/O                                         LocalMux                     309              4135   1971  FALL       1
I__130/I                                         InMux                          0              4135   1971  FALL       1
I__130/O                                         InMux                        217              4352   1971  FALL       1
vga_controller.v_counter_0_LC_5_2_6/in1          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_8_LC_6_3_2/lcout
Path End         : vga_controller.h_counter_8_LC_6_3_2/in1
Capture Clock    : vga_controller.h_counter_8_LC_6_3_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_8_LC_6_3_2/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       7
I__483/I                                                     LocalMux                       0              2921   1704  FALL       1
I__483/O                                                     LocalMux                     309              3230   1704  FALL       1
I__490/I                                                     InMux                          0              3230   1704  FALL       1
I__490/O                                                     InMux                        217              3447   1704  FALL       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1704  FALL       1
vga_controller.un4_h_counter_cry_7_c_RNINS1H_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__327/I                                                     LocalMux                       0              3826   1971  FALL       1
I__327/O                                                     LocalMux                     309              4135   1971  FALL       1
I__329/I                                                     InMux                          0              4135   1971  FALL       1
I__329/O                                                     InMux                        217              4352   1971  FALL       1
vga_controller.h_counter_8_LC_6_3_2/in1                      LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.h_counter_fast_5_LC_6_4_2/in1
Capture Clock    : vga_controller.h_counter_fast_5_LC_6_4_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__448/I                                            LocalMux                       0              2921   1389  FALL       1
I__448/O                                            LocalMux                     309              3230   1389  FALL       1
I__454/I                                            InMux                          0              3230   1389  FALL       1
I__454/O                                            InMux                        217              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__363/I                                            LocalMux                       0              3826   1971  FALL       1
I__363/O                                            LocalMux                     309              4135   1971  FALL       1
I__373/I                                            InMux                          0              4135   1971  FALL       1
I__373/O                                            InMux                        217              4352   1971  FALL       1
vga_controller.h_counter_fast_5_LC_6_4_2/in1        LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_5_LC_6_4_2/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.h_counter_8_LC_6_3_2/in3
Capture Clock    : vga_controller.h_counter_8_LC_6_3_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__448/I                                            LocalMux                       0              2921   1389  FALL       1
I__448/O                                            LocalMux                     309              3230   1389  FALL       1
I__454/I                                            InMux                          0              3230   1389  FALL       1
I__454/O                                            InMux                        217              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__364/I                                            LocalMux                       0              3826   1971  FALL       1
I__364/O                                            LocalMux                     309              4135   1971  FALL       1
I__374/I                                            InMux                          0              4135   1971  FALL       1
I__374/O                                            InMux                        217              4352   1971  FALL       1
vga_controller.h_counter_8_LC_6_3_2/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.v_counter_9_LC_4_3_2/in3
Capture Clock    : vga_controller.v_counter_9_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__448/I                                            LocalMux                       0              2921   1389  FALL       1
I__448/O                                            LocalMux                     309              3230   1389  FALL       1
I__454/I                                            InMux                          0              3230   1389  FALL       1
I__454/O                                            InMux                        217              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__365/I                                            LocalMux                       0              3826   1971  FALL       1
I__365/O                                            LocalMux                     309              4135   1971  FALL       1
I__375/I                                            InMux                          0              4135   1971  FALL       1
I__375/O                                            InMux                        217              4352   1971  FALL       1
vga_controller.v_counter_9_LC_4_3_2/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__428/I                                            ClkMux                         0              2073  RISE       1
I__428/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_9_LC_4_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.h_counter_5_LC_6_4_7/in3
Capture Clock    : vga_controller.h_counter_5_LC_6_4_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__448/I                                            LocalMux                       0              2921   1389  FALL       1
I__448/O                                            LocalMux                     309              3230   1389  FALL       1
I__454/I                                            InMux                          0              3230   1389  FALL       1
I__454/O                                            InMux                        217              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__366/I                                            LocalMux                       0              3826   1971  FALL       1
I__366/O                                            LocalMux                     309              4135   1971  FALL       1
I__376/I                                            InMux                          0              4135   1971  FALL       1
I__376/O                                            InMux                        217              4352   1971  FALL       1
vga_controller.h_counter_5_LC_6_4_7/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_7_LC_6_4_0/lcout
Path End         : vga_controller.h_counter_7_LC_6_4_0/in3
Capture Clock    : vga_controller.h_counter_7_LC_6_4_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_7_LC_6_4_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       8
I__524/I                                                     LocalMux                       0              2921   1809  FALL       1
I__524/O                                                     LocalMux                     309              3230   1809  FALL       1
I__531/I                                                     InMux                          0              3230   1809  FALL       1
I__531/O                                                     InMux                        217              3447   1809  FALL       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1809  FALL       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__422/I                                                     LocalMux                       0              3826   1971  FALL       1
I__422/O                                                     LocalMux                     309              4135   1971  FALL       1
I__423/I                                                     InMux                          0              4135   1971  FALL       1
I__423/O                                                     InMux                        217              4352   1971  FALL       1
vga_controller.h_counter_7_LC_6_4_0/in3                      LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_2_LC_5_2_1/lcout
Path End         : vga_controller.v_counter_2_LC_5_2_1/in3
Capture Clock    : vga_controller.v_counter_2_LC_5_2_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_2_LC_5_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_2_LC_5_2_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       4
I__156/I                                         LocalMux                       0              2921   1634  FALL       1
I__156/O                                         LocalMux                     309              3230   1634  FALL       1
I__160/I                                         InMux                          0              3230   1634  FALL       1
I__160/O                                         InMux                        217              3447   1634  FALL       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
vga_controller.v_counter_RNO_0_2_LC_4_2_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__196/I                                         LocalMux                       0              3826   1971  FALL       1
I__196/O                                         LocalMux                     309              4135   1971  FALL       1
I__197/I                                         InMux                          0              4135   1971  FALL       1
I__197/O                                         InMux                        217              4352   1971  FALL       1
vga_controller.v_counter_2_LC_5_2_1/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_2_LC_5_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_8_LC_6_3_2/lcout
Path End         : g_px_0_LC_6_2_0/in3
Capture Clock    : g_px_0_LC_6_2_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_8_LC_6_3_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       7
I__484/I                                           LocalMux                       0              2921   1971  FALL       1
I__484/O                                           LocalMux                     309              3230   1971  FALL       1
I__491/I                                           InMux                          0              3230   1971  FALL       1
I__491/O                                           InMux                        217              3447   1971  FALL       1
vga_controller.h_counter_RNIEEKH_8_LC_6_2_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
vga_controller.h_counter_RNIEEKH_8_LC_6_2_3/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__283/I                                           LocalMux                       0              3826   1971  FALL       1
I__283/O                                           LocalMux                     309              4135   1971  FALL       1
I__284/I                                           InMux                          0              4135   1971  FALL       1
I__284/O                                           InMux                        217              4352   1971  FALL       1
g_px_0_LC_6_2_0/in3                                LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.v_counter_3_LC_5_2_3/in0
Capture Clock    : vga_controller.v_counter_3_LC_5_2_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__448/I                                            LocalMux                       0              2921   1389  FALL       1
I__448/O                                            LocalMux                     309              3230   1389  FALL       1
I__454/I                                            InMux                          0              3230   1389  FALL       1
I__454/O                                            InMux                        217              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__362/I                                            LocalMux                       0              3826   1971  FALL       1
I__362/O                                            LocalMux                     309              4135   1971  FALL       1
I__371/I                                            InMux                          0              4135   1971  FALL       1
I__371/O                                            InMux                        217              4352   1971  FALL       1
vga_controller.v_counter_3_LC_5_2_3/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_3_LC_5_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.v_counter_0_LC_5_2_6/in3
Capture Clock    : vga_controller.v_counter_0_LC_5_2_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__448/I                                            LocalMux                       0              2921   1389  FALL       1
I__448/O                                            LocalMux                     309              3230   1389  FALL       1
I__454/I                                            InMux                          0              3230   1389  FALL       1
I__454/O                                            InMux                        217              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__362/I                                            LocalMux                       0              3826   1971  FALL       1
I__362/O                                            LocalMux                     309              4135   1971  FALL       1
I__372/I                                            InMux                          0              4135   1971  FALL       1
I__372/O                                            InMux                        217              4352   1971  FALL       1
vga_controller.v_counter_0_LC_5_2_6/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_5_LC_6_4_7/lcout
Path End         : vga_controller.h_counter_fast_5_LC_6_4_2/in2
Capture Clock    : vga_controller.h_counter_fast_5_LC_6_4_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_5_LC_6_4_7/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       9
I__542/I                                                     LocalMux                       0              2921   1529  FALL       1
I__542/O                                                     LocalMux                     309              3230   1529  FALL       1
I__548/I                                                     InMux                          0              3230   1529  FALL       1
I__548/O                                                     InMux                        217              3447   1529  FALL       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
vga_controller.un4_h_counter_cry_4_c_RNIHJUG_LC_5_4_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__380/I                                                     LocalMux                       0              3826   1971  FALL       1
I__380/O                                                     LocalMux                     309              4135   1971  FALL       1
I__382/I                                                     InMux                          0              4135   1971  FALL       1
I__382/O                                                     InMux                        217              4352   1971  FALL       1
I__383/I                                                     CascadeMux                     0              4352   1971  FALL       1
I__383/O                                                     CascadeMux                     0              4352   1971  FALL       1
vga_controller.h_counter_fast_5_LC_6_4_2/in2                 LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_5_LC_6_4_2/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_7_LC_6_4_0/lcout
Path End         : vga_controller.h_counter_fast_7_LC_6_4_3/in0
Capture Clock    : vga_controller.h_counter_fast_7_LC_6_4_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1431
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_7_LC_6_4_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       8
I__524/I                                                     LocalMux                       0              2921   1809  FALL       1
I__524/O                                                     LocalMux                     309              3230   1809  FALL       1
I__531/I                                                     InMux                          0              3230   1809  FALL       1
I__531/O                                                     InMux                        217              3447   1809  FALL       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1809  FALL       1
vga_controller.un4_h_counter_cry_6_c_RNILP0H_LC_5_4_6/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__422/I                                                     LocalMux                       0              3826   1971  FALL       1
I__422/O                                                     LocalMux                     309              4135   1971  FALL       1
I__424/I                                                     InMux                          0              4135   1971  FALL       1
I__424/O                                                     InMux                        217              4352   1971  FALL       1
vga_controller.h_counter_fast_7_LC_6_4_3/in0                 LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_7_LC_6_4_3/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : r_px_0_LC_7_3_3/in3
Capture Clock    : r_px_0_LC_7_3_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1670
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__449/I                                             LocalMux                       0              2921   1978  FALL       1
I__449/O                                             LocalMux                     309              3230   1978  FALL       1
I__458/I                                             InMux                          0              3230   2209  FALL       1
I__458/O                                             InMux                        217              3447   2209  FALL       1
vga_controller.h_counter_RNIE57V_0_7_LC_6_3_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
vga_controller.h_counter_RNIE57V_0_7_LC_6_3_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__316/I                                             CascadeMux                     0              3714   2209  RISE       1
I__316/O                                             CascadeMux                     0              3714   2209  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       3
I__340/I                                             LocalMux                       0              4065   2209  FALL       1
I__340/O                                             LocalMux                     309              4373   2209  FALL       1
I__342/I                                             InMux                          0              4373   2209  FALL       1
I__342/O                                             InMux                        217              4591   2209  FALL       1
r_px_0_LC_7_3_3/in3                                  LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : b_px_0_LC_6_2_7/in3
Capture Clock    : b_px_0_LC_6_2_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1670
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__449/I                                             LocalMux                       0              2921   1978  FALL       1
I__449/O                                             LocalMux                     309              3230   1978  FALL       1
I__458/I                                             InMux                          0              3230   2209  FALL       1
I__458/O                                             InMux                        217              3447   2209  FALL       1
vga_controller.h_counter_RNIE57V_0_7_LC_6_3_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
vga_controller.h_counter_RNIE57V_0_7_LC_6_3_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__316/I                                             CascadeMux                     0              3714   2209  RISE       1
I__316/O                                             CascadeMux                     0              3714   2209  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       3
I__341/I                                             LocalMux                       0              4065   2209  FALL       1
I__341/O                                             LocalMux                     309              4373   2209  FALL       1
I__343/I                                             InMux                          0              4373   2209  FALL       1
I__343/O                                             InMux                        217              4591   2209  FALL       1
b_px_0_LC_6_2_7/in3                                  LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
b_px_0_LC_6_2_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : g_px_0_LC_6_2_0/in0
Capture Clock    : g_px_0_LC_6_2_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1670
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__449/I                                             LocalMux                       0              2921   1978  FALL       1
I__449/O                                             LocalMux                     309              3230   1978  FALL       1
I__458/I                                             InMux                          0              3230   2209  FALL       1
I__458/O                                             InMux                        217              3447   2209  FALL       1
vga_controller.h_counter_RNIE57V_0_7_LC_6_3_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
vga_controller.h_counter_RNIE57V_0_7_LC_6_3_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__316/I                                             CascadeMux                     0              3714   2209  RISE       1
I__316/O                                             CascadeMux                     0              3714   2209  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
vga_controller.h_counter_RNI13BP4_7_LC_6_3_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       3
I__341/I                                             LocalMux                       0              4065   2209  FALL       1
I__341/O                                             LocalMux                     309              4373   2209  FALL       1
I__344/I                                             InMux                          0              4373   2209  FALL       1
I__344/O                                             InMux                        217              4591   2209  FALL       1
g_px_0_LC_6_2_0/in0                                  LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__436/I                                            ClkMux                         0              2073  RISE       1
I__436/O                                            ClkMux                       309              2381  RISE       1
g_px_0_LC_6_2_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_9_LC_5_5_0/in0
Capture Clock    : vga_controller.h_counter_9_LC_5_5_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1712
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__564/I                                       Odrv4                          0              3735   2251  FALL       1
I__564/O                                       Odrv4                        372              4107   2251  FALL       1
I__579/I                                       LocalMux                       0              4107   2251  FALL       1
I__579/O                                       LocalMux                     309              4415   2251  FALL       1
I__599/I                                       InMux                          0              4415   2251  FALL       1
I__599/O                                       InMux                        217              4633   2251  FALL       1
vga_controller.h_counter_9_LC_5_5_0/in0        LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__427/I                                            ClkMux                         0              2073  RISE       1
I__427/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_9_LC_5_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : r_px_0_LC_7_3_3/in0
Capture Clock    : r_px_0_LC_7_3_3/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1712
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__452/I                                            Odrv4                          0              2921   2251  FALL       1
I__452/O                                            Odrv4                        372              3293   2251  FALL       1
I__461/I                                            LocalMux                       0              3293   2251  FALL       1
I__461/O                                            LocalMux                     309              3602   2251  FALL       1
I__464/I                                            InMux                          0              3602   2251  FALL       1
I__464/O                                            InMux                        217              3819   2251  FALL       1
vga_controller.h_counter_RNIK3RA4_6_LC_7_4_7/in3    LogicCell40_SEQ_MODE_0000      0              3819   2251  FALL       1
vga_controller.h_counter_RNIK3RA4_6_LC_7_4_7/lcout  LogicCell40_SEQ_MODE_0000    288              4107   2251  FALL       1
I__446/I                                            LocalMux                       0              4107   2251  FALL       1
I__446/O                                            LocalMux                     309              4415   2251  FALL       1
I__447/I                                            InMux                          0              4415   2251  FALL       1
I__447/O                                            InMux                        217              4633   2251  FALL       1
r_px_0_LC_7_3_3/in0                                 LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_3_LC_5_4_2/lcout
Path End         : vga_controller.h_counter_fast_4_LC_6_4_1/in3
Capture Clock    : vga_controller.h_counter_fast_4_LC_6_4_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1803
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_3_LC_5_4_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_3_LC_5_4_2/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__263/I                                                     LocalMux                       0              2921   1066  FALL       1
I__263/O                                                     LocalMux                     309              3230   1066  FALL       1
I__267/I                                                     InMux                          0              3230   1066  FALL       1
I__267/O                                                     InMux                        217              3447   1066  FALL       1
vga_controller.h_counter_3_LC_5_4_2/in1                      LogicCell40_SEQ_MODE_1000      0              3447   1739  FALL       1
vga_controller.h_counter_3_LC_5_4_2/carryout                 LogicCell40_SEQ_MODE_1000    245              3693   1739  FALL       2
I__259/I                                                     InMux                          0              3693   2342  FALL       1
I__259/O                                                     InMux                        217              3910   2342  FALL       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       2
I__556/I                                                     LocalMux                       0              4198   2342  FALL       1
I__556/O                                                     LocalMux                     309              4506   2342  FALL       1
I__558/I                                                     InMux                          0              4506   2342  FALL       1
I__558/O                                                     InMux                        217              4724   2342  FALL       1
vga_controller.h_counter_fast_4_LC_6_4_1/in3                 LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_fast_4_LC_6_4_1/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_8_LC_6_3_2/in0
Capture Clock    : vga_controller.h_counter_8_LC_6_3_2/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1880
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4801
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__562/I                                       Odrv12                         0              3735   2420  FALL       1
I__562/O                                       Odrv12                       540              4275   2420  FALL       1
I__573/I                                       LocalMux                       0              4275   2420  FALL       1
I__573/O                                       LocalMux                     309              4584   2420  FALL       1
I__597/I                                       InMux                          0              4584   2420  FALL       1
I__597/O                                       InMux                        217              4801   2420  FALL       1
vga_controller.h_counter_8_LC_6_3_2/in0        LogicCell40_SEQ_MODE_1000      0              4801   2420  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_6_LC_5_4_5/lcout
Path End         : vga_controller.h_counter_9_LC_5_5_0/in2
Capture Clock    : vga_controller.h_counter_9_LC_5_5_0/clk
Hold Constraint  : 0p
Path slack       : 2511p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    1971
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4892
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_6_LC_5_4_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_6_LC_5_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__448/I                                            LocalMux                       0              2921   1389  FALL       1
I__448/O                                            LocalMux                     309              3230   1389  FALL       1
I__454/I                                            InMux                          0              3230   1389  FALL       1
I__454/O                                            InMux                        217              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
vga_controller.h_counter_RNIDRDU1_6_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__361/I                                            Odrv12                         0              3826   2511  FALL       1
I__361/O                                            Odrv12                       540              4366   2511  FALL       1
I__369/I                                            LocalMux                       0              4366   2511  FALL       1
I__369/O                                            LocalMux                     309              4675   2511  FALL       1
I__378/I                                            InMux                          0              4675   2511  FALL       1
I__378/O                                            InMux                        217              4892   2511  FALL       1
I__379/I                                            CascadeMux                     0              4892   2511  FALL       1
I__379/O                                            CascadeMux                     0              4892   2511  FALL       1
vga_controller.h_counter_9_LC_5_5_0/in2             LogicCell40_SEQ_MODE_1000      0              4892   2511  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__427/I                                            ClkMux                         0              2073  RISE       1
I__427/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_9_LC_5_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.rst_sys_LC_5_3_1/lcout
Path End         : vga_controller.h_counter_4_LC_7_4_1/in1
Capture Clock    : vga_controller.h_counter_4_LC_7_4_1/clk
Hold Constraint  : 0p
Path slack       : 2567p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2027
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4948
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__431/I                                            ClkMux                         0              2073  RISE       1
I__431/O                                            ClkMux                       309              2381  RISE       1
vga_controller.rst_sys_LC_5_3_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.rst_sys_LC_5_3_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__232/I                                       LocalMux                       0              2921   1880  FALL       1
I__232/O                                       LocalMux                     309              3230   1880  FALL       1
I__233/I                                       InMux                          0              3230   1880  FALL       1
I__233/O                                       InMux                        217              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.rst_sys_RNI61NB_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__561/I                                       Odrv4                          0              3735   2567  FALL       1
I__561/O                                       Odrv4                        372              4107   2567  FALL       1
I__572/I                                       Span4Mux_h                     0              4107   2567  FALL       1
I__572/O                                       Span4Mux_h                   316              4422   2567  FALL       1
I__596/I                                       LocalMux                       0              4422   2567  FALL       1
I__596/O                                       LocalMux                     309              4731   2567  FALL       1
I__600/I                                       InMux                          0              4731   2567  FALL       1
I__600/O                                       InMux                        217              4948   2567  FALL       1
vga_controller.h_counter_4_LC_7_4_1/in1        LogicCell40_SEQ_MODE_1000      0              4948   2567  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_3_LC_5_4_2/lcout
Path End         : vga_controller.h_counter_4_LC_7_4_1/in3
Capture Clock    : vga_controller.h_counter_4_LC_7_4_1/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2381

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2175
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        5096
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__429/I                                            ClkMux                         0              2073  RISE       1
I__429/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_3_LC_5_4_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_3_LC_5_4_2/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__263/I                                                     LocalMux                       0              2921   1066  FALL       1
I__263/O                                                     LocalMux                     309              3230   1066  FALL       1
I__267/I                                                     InMux                          0              3230   1066  FALL       1
I__267/O                                                     InMux                        217              3447   1066  FALL       1
vga_controller.h_counter_3_LC_5_4_2/in1                      LogicCell40_SEQ_MODE_1000      0              3447   1739  FALL       1
vga_controller.h_counter_3_LC_5_4_2/carryout                 LogicCell40_SEQ_MODE_1000    245              3693   1739  FALL       2
I__259/I                                                     InMux                          0              3693   2342  FALL       1
I__259/O                                                     InMux                        217              3910   2342  FALL       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
vga_controller.un4_h_counter_cry_3_c_RNIFGTG_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       2
I__557/I                                                     Odrv4                          0              4198   2714  FALL       1
I__557/O                                                     Odrv4                        372              4570   2714  FALL       1
I__559/I                                                     LocalMux                       0              4570   2714  FALL       1
I__559/O                                                     LocalMux                     309              4878   2714  FALL       1
I__560/I                                                     InMux                          0              4878   2714  FALL       1
I__560/O                                                     InMux                        217              5096   2714  FALL       1
vga_controller.h_counter_4_LC_7_4_1/in3                      LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : r_px_0_LC_7_3_3/sr
Capture Clock    : r_px_0_LC_7_3_3/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2184

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    2020
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1760  FALL       6
I__500/I                                            LocalMux                       0              2921   1880  FALL       1
I__500/O                                            LocalMux                     309              3230   1880  FALL       1
I__505/I                                            InMux                          0              3230   1880  FALL       1
I__505/O                                            InMux                        217              3447   1880  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vga_controller.h_counter_RNI62MR1_4_LC_6_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__602/I                                            Odrv12                         0              3735   2757  FALL       1
I__602/O                                            Odrv12                       540              4275   2757  FALL       1
I__605/I                                            LocalMux                       0              4275   2757  FALL       1
I__605/O                                            LocalMux                     309              4584   2757  FALL       1
I__607/I                                            SRMux                          0              4584   2757  FALL       1
I__607/O                                            SRMux                        358              4941   2757  FALL       1
r_px_0_LC_7_3_3/sr                                  LogicCell40_SEQ_MODE_1000      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : vga_controller.r1_rst_LC_8_3_4/in0
Capture Clock    : vga_controller.r1_rst_LC_8_3_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (test_pattern|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2207
---------------------------------------   ---- 
End-of-path arrival time (ps)             2207
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           test_pattern                   0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__442/I                             Odrv4                          0               973   +INF  FALL       1
I__442/O                             Odrv4                        372              1345   +INF  FALL       1
I__443/I                             Span4Mux_s3_v                  0              1345   +INF  FALL       1
I__443/O                             Span4Mux_s3_v                337              1681   +INF  FALL       1
I__444/I                             LocalMux                       0              1681   +INF  FALL       1
I__444/O                             LocalMux                     309              1990   +INF  FALL       1
I__445/I                             InMux                          0              1990   +INF  FALL       1
I__445/O                             InMux                        217              2207   +INF  FALL       1
vga_controller.r1_rst_LC_8_3_4/in0   LogicCell40_SEQ_MODE_1000      0              2207   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__438/I                                            ClkMux                         0              2073  RISE       1
I__438/O                                            ClkMux                       309              2381  RISE       1
vga_controller.r1_rst_LC_8_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : o_VGA_Blu_0
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                    10545
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        13466
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       6
I__502/I                                            Odrv4                          0              2921   +INF  RISE       1
I__502/O                                            Odrv4                        351              3272   +INF  RISE       1
I__507/I                                            Span4Mux_s3_v                  0              3272   +INF  RISE       1
I__507/O                                            Span4Mux_s3_v                316              3588   +INF  RISE       1
I__510/I                                            LocalMux                       0              3588   +INF  RISE       1
I__510/O                                            LocalMux                     330              3917   +INF  RISE       1
I__512/I                                            InMux                          0              3917   +INF  RISE       1
I__512/O                                            InMux                        259              4177   +INF  RISE       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4177   +INF  RISE       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_0000    379              4556   +INF  FALL       1
I__229/I                                            Odrv4                          0              4556   +INF  FALL       1
I__229/O                                            Odrv4                        372              4927   +INF  FALL       1
I__230/I                                            LocalMux                       0              4927   +INF  FALL       1
I__230/O                                            LocalMux                     309              5236   +INF  FALL       1
I__231/I                                            InMux                          0              5236   +INF  FALL       1
I__231/O                                            InMux                        217              5453   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0    LogicCell40_SEQ_MODE_0000      0              5453   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    386              5839   +INF  FALL       1
I__114/I                                            LocalMux                       0              5839   +INF  FALL       1
I__114/O                                            LocalMux                     309              6148   +INF  FALL       1
I__115/I                                            InMux                          0              6148   +INF  FALL       1
I__115/O                                            InMux                        217              6365   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              6365   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              6744   +INF  FALL       3
I__353/I                                            LocalMux                       0              6744   +INF  FALL       1
I__353/O                                            LocalMux                     309              7052   +INF  FALL       1
I__355/I                                            InMux                          0              7052   +INF  FALL       1
I__355/O                                            InMux                        217              7270   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in0    LogicCell40_SEQ_MODE_0000      0              7270   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout  LogicCell40_SEQ_MODE_0000    386              7655   +INF  FALL       3
I__302/I                                            Odrv4                          0              7655   +INF  FALL       1
I__302/O                                            Odrv4                        372              8027   +INF  FALL       1
I__303/I                                            IoSpan4Mux                     0              8027   +INF  FALL       1
I__303/O                                            IoSpan4Mux                   323              8350   +INF  FALL       1
I__305/I                                            LocalMux                       0              8350   +INF  FALL       1
I__305/O                                            LocalMux                     309              8658   +INF  FALL       1
I__308/I                                            IoInMux                        0              8658   +INF  FALL       1
I__308/O                                            IoInMux                      217              8876   +INF  FALL       1
o_VGA_Blu_0_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              8876   +INF  FALL       1
o_VGA_Blu_0_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237             11113   +INF  FALL       1
o_VGA_Blu_0_obuf_iopad/DIN                          IO_PAD                         0             11113   +INF  FALL       1
o_VGA_Blu_0_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             13466   +INF  FALL       1
o_VGA_Blu_0                                         test_pattern                   0             13466   +INF  FALL       1


++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_4_LC_7_4_1/lcout
Path End         : o_VGA_Blu_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                    10524
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        13445
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__435/I                                            ClkMux                         0              2073  RISE       1
I__435/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_4_LC_7_4_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_4_LC_7_4_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       6
I__502/I                                            Odrv4                          0              2921   +INF  FALL       1
I__502/O                                            Odrv4                        372              3293   +INF  FALL       1
I__507/I                                            Span4Mux_s3_v                  0              3293   +INF  FALL       1
I__507/O                                            Span4Mux_s3_v                337              3630   +INF  FALL       1
I__510/I                                            LocalMux                       0              3630   +INF  FALL       1
I__510/O                                            LocalMux                     309              3938   +INF  FALL       1
I__512/I                                            InMux                          0              3938   +INF  FALL       1
I__512/O                                            InMux                        217              4156   +INF  FALL       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4156   +INF  FALL       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_0000    379              4534   +INF  FALL       1
I__229/I                                            Odrv4                          0              4534   +INF  FALL       1
I__229/O                                            Odrv4                        372              4906   +INF  FALL       1
I__230/I                                            LocalMux                       0              4906   +INF  FALL       1
I__230/O                                            LocalMux                     309              5215   +INF  FALL       1
I__231/I                                            InMux                          0              5215   +INF  FALL       1
I__231/O                                            InMux                        217              5432   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0    LogicCell40_SEQ_MODE_0000      0              5432   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    386              5818   +INF  FALL       1
I__114/I                                            LocalMux                       0              5818   +INF  FALL       1
I__114/O                                            LocalMux                     309              6127   +INF  FALL       1
I__115/I                                            InMux                          0              6127   +INF  FALL       1
I__115/O                                            InMux                        217              6344   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              6344   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              6723   +INF  FALL       3
I__353/I                                            LocalMux                       0              6723   +INF  FALL       1
I__353/O                                            LocalMux                     309              7031   +INF  FALL       1
I__355/I                                            InMux                          0              7031   +INF  FALL       1
I__355/O                                            InMux                        217              7249   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in0    LogicCell40_SEQ_MODE_0000      0              7249   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout  LogicCell40_SEQ_MODE_0000    386              7634   +INF  FALL       3
I__302/I                                            Odrv4                          0              7634   +INF  FALL       1
I__302/O                                            Odrv4                        372              8006   +INF  FALL       1
I__304/I                                            IoSpan4Mux                     0              8006   +INF  FALL       1
I__304/O                                            IoSpan4Mux                   323              8329   +INF  FALL       1
I__306/I                                            LocalMux                       0              8329   +INF  FALL       1
I__306/O                                            LocalMux                     309              8637   +INF  FALL       1
I__309/I                                            IoInMux                        0              8637   +INF  FALL       1
I__309/O                                            IoInMux                      217              8855   +INF  FALL       1
o_VGA_Blu_1_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              8855   +INF  FALL       1
o_VGA_Blu_1_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237             11092   +INF  FALL       1
o_VGA_Blu_1_obuf_iopad/DIN                          IO_PAD                         0             11092   +INF  FALL       1
o_VGA_Blu_1_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             13445   +INF  FALL       1
o_VGA_Blu_1                                         test_pattern                   0             13445   +INF  FALL       1


++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_px_0_LC_7_3_3/lcout
Path End         : o_VGA_Red_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    6484
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9405
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_px_0_LC_7_3_3/lcout                               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__336/I                                            Odrv12                         0              2921   +INF  RISE       1
I__336/O                                            Odrv12                       491              3412   +INF  RISE       1
I__338/I                                            LocalMux                       0              3412   +INF  RISE       1
I__338/O                                            LocalMux                     330              3742   +INF  RISE       1
I__339/I                                            InMux                          0              3742   +INF  RISE       1
I__339/O                                            InMux                        259              4001   +INF  RISE       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in3    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       3
I__345/I                                            LocalMux                       0              4289   +INF  FALL       1
I__345/O                                            LocalMux                     309              4598   +INF  FALL       1
I__348/I                                            IoInMux                        0              4598   +INF  FALL       1
I__348/O                                            IoInMux                      217              4815   +INF  FALL       1
o_VGA_Red_1_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4815   +INF  FALL       1
o_VGA_Red_1_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              7052   +INF  FALL       1
o_VGA_Red_1_obuf_iopad/DIN                          IO_PAD                         0              7052   +INF  FALL       1
o_VGA_Red_1_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353              9405   +INF  FALL       1
o_VGA_Red_1                                         test_pattern                   0              9405   +INF  FALL       1


++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_px_0_LC_7_3_3/lcout
Path End         : o_VGA_Red_0
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    6470
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9391
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__437/I                                            ClkMux                         0              2073  RISE       1
I__437/O                                            ClkMux                       309              2381  RISE       1
r_px_0_LC_7_3_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_px_0_LC_7_3_3/lcout                               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__336/I                                            Odrv12                         0              2921   +INF  FALL       1
I__336/O                                            Odrv12                       540              3461   +INF  FALL       1
I__338/I                                            LocalMux                       0              3461   +INF  FALL       1
I__338/O                                            LocalMux                     309              3770   +INF  FALL       1
I__339/I                                            InMux                          0              3770   +INF  FALL       1
I__339/O                                            InMux                        217              3987   +INF  FALL       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in3    LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_0000    288              4275   +INF  FALL       3
I__346/I                                            LocalMux                       0              4275   +INF  FALL       1
I__346/O                                            LocalMux                     309              4584   +INF  FALL       1
I__349/I                                            IoInMux                        0              4584   +INF  FALL       1
I__349/O                                            IoInMux                      217              4801   +INF  FALL       1
o_VGA_Red_0_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4801   +INF  FALL       1
o_VGA_Red_0_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              7038   +INF  FALL       1
o_VGA_Red_0_obuf_iopad/DIN                          IO_PAD                         0              7038   +INF  FALL       1
o_VGA_Red_0_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353              9391   +INF  FALL       1
o_VGA_Red_0                                         test_pattern                   0              9391   +INF  FALL       1


++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_5_LC_6_4_7/lcout
Path End         : o_VGA_HSync
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     8196
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        11117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_5_LC_6_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       9
I__543/I                                            Odrv4                          0              2921   +INF  RISE       1
I__543/O                                            Odrv4                        351              3272   +INF  RISE       1
I__549/I                                            LocalMux                       0              3272   +INF  RISE       1
I__549/O                                            LocalMux                     330              3602   +INF  RISE       1
I__552/I                                            InMux                          0              3602   +INF  RISE       1
I__552/O                                            InMux                        259              3861   +INF  RISE       1
vga_controller.h_counter_RNI55831_5_LC_6_2_2/in1    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
vga_controller.h_counter_RNI55831_5_LC_6_2_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240   +INF  FALL       1
I__285/I                                            LocalMux                       0              4240   +INF  FALL       1
I__285/O                                            LocalMux                     309              4548   +INF  FALL       1
I__286/I                                            InMux                          0              4548   +INF  FALL       1
I__286/O                                            InMux                        217              4766   +INF  FALL       1
I__287/I                                            CascadeMux                     0              4766   +INF  FALL       1
I__287/O                                            CascadeMux                     0              4766   +INF  FALL       1
vga_controller.h_counter_RNI56P93_8_LC_6_1_1/in2    LogicCell40_SEQ_MODE_0000      0              4766   +INF  FALL       1
vga_controller.h_counter_RNI56P93_8_LC_6_1_1/lcout  LogicCell40_SEQ_MODE_0000    351              5117   +INF  FALL       1
I__311/I                                            Odrv4                          0              5117   +INF  FALL       1
I__311/O                                            Odrv4                        372              5488   +INF  FALL       1
I__312/I                                            Span4Mux_s0_v                  0              5488   +INF  FALL       1
I__312/O                                            Span4Mux_s0_v                189              5678   +INF  FALL       1
I__313/I                                            IoSpan4Mux                     0              5678   +INF  FALL       1
I__313/O                                            IoSpan4Mux                   323              6000   +INF  FALL       1
I__314/I                                            LocalMux                       0              6000   +INF  FALL       1
I__314/O                                            LocalMux                     309              6309   +INF  FALL       1
I__315/I                                            IoInMux                        0              6309   +INF  FALL       1
I__315/O                                            IoInMux                      217              6526   +INF  FALL       1
o_VGA_HSync_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              6526   +INF  FALL       1
o_VGA_HSync_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              8764   +INF  FALL       1
o_VGA_HSync_obuf_iopad/DIN                          IO_PAD                         0              8764   +INF  FALL       1
o_VGA_HSync_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             11117   +INF  FALL       1
o_VGA_HSync                                         test_pattern                   0             11117   +INF  FALL       1


++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_5_LC_6_4_7/lcout
Path End         : o_VGA_Blu_2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     9788
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        12709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_5_LC_6_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_5_LC_6_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       9
I__544/I                                            LocalMux                       0              2921   +INF  FALL       1
I__544/O                                            LocalMux                     309              3230   +INF  FALL       1
I__550/I                                            InMux                          0              3230   +INF  FALL       1
I__550/O                                            InMux                        217              3447   +INF  FALL       1
I__555/I                                            CascadeMux                     0              3447   +INF  FALL       1
I__555/O                                            CascadeMux                     0              3447   +INF  FALL       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
vga_controller.h_counter_RNI77491_4_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_0000    351              3798   +INF  FALL       1
I__229/I                                            Odrv4                          0              3798   +INF  FALL       1
I__229/O                                            Odrv4                        372              4170   +INF  FALL       1
I__230/I                                            LocalMux                       0              4170   +INF  FALL       1
I__230/O                                            LocalMux                     309              4478   +INF  FALL       1
I__231/I                                            InMux                          0              4478   +INF  FALL       1
I__231/O                                            InMux                        217              4696   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in0    LogicCell40_SEQ_MODE_0000      0              4696   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    386              5082   +INF  FALL       1
I__114/I                                            LocalMux                       0              5082   +INF  FALL       1
I__114/O                                            LocalMux                     309              5390   +INF  FALL       1
I__115/I                                            InMux                          0              5390   +INF  FALL       1
I__115/O                                            InMux                        217              5608   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              5608   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              5986   +INF  FALL       3
I__353/I                                            LocalMux                       0              5986   +INF  FALL       1
I__353/O                                            LocalMux                     309              6295   +INF  FALL       1
I__355/I                                            InMux                          0              6295   +INF  FALL       1
I__355/O                                            InMux                        217              6512   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/in0    LogicCell40_SEQ_MODE_0000      0              6512   +INF  FALL       1
vga_controller.v_counter_RNIL4LI3_9_LC_6_1_3/lcout  LogicCell40_SEQ_MODE_0000    386              6898   +INF  FALL       3
I__302/I                                            Odrv4                          0              6898   +INF  FALL       1
I__302/O                                            Odrv4                        372              7270   +INF  FALL       1
I__304/I                                            IoSpan4Mux                     0              7270   +INF  FALL       1
I__304/O                                            IoSpan4Mux                   323              7592   +INF  FALL       1
I__307/I                                            LocalMux                       0              7592   +INF  FALL       1
I__307/O                                            LocalMux                     309              7901   +INF  FALL       1
I__310/I                                            IoInMux                        0              7901   +INF  FALL       1
I__310/O                                            IoInMux                      217              8118   +INF  FALL       1
o_VGA_Blu_2_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              8118   +INF  FALL       1
o_VGA_Blu_2_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237             10356   +INF  FALL       1
o_VGA_Blu_2_obuf_iopad/DIN                          IO_PAD                         0             10356   +INF  FALL       1
o_VGA_Blu_2_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             12709   +INF  FALL       1
o_VGA_Blu_2                                         test_pattern                   0             12709   +INF  FALL       1


++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_7_LC_6_4_0/lcout
Path End         : o_VGA_Grn_2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     8252
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        11173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_7_LC_6_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__527/I                                            Odrv4                          0              2921   +INF  RISE       1
I__527/O                                            Odrv4                        351              3272   +INF  RISE       1
I__534/I                                            LocalMux                       0              3272   +INF  RISE       1
I__534/O                                            LocalMux                     330              3602   +INF  RISE       1
I__539/I                                            InMux                          0              3602   +INF  RISE       1
I__539/O                                            InMux                        259              3861   +INF  RISE       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in1    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240   +INF  FALL       1
I__114/I                                            LocalMux                       0              4240   +INF  FALL       1
I__114/O                                            LocalMux                     309              4548   +INF  FALL       1
I__115/I                                            InMux                          0              4548   +INF  FALL       1
I__115/O                                            InMux                        217              4766   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4766   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              5145   +INF  FALL       3
I__353/I                                            LocalMux                       0              5145   +INF  FALL       1
I__353/O                                            LocalMux                     309              5453   +INF  FALL       1
I__356/I                                            InMux                          0              5453   +INF  FALL       1
I__356/O                                            InMux                        217              5671   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in0    LogicCell40_SEQ_MODE_0000      0              5671   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout  LogicCell40_SEQ_MODE_0000    386              6056   +INF  FALL       3
I__292/I                                            LocalMux                       0              6056   +INF  FALL       1
I__292/O                                            LocalMux                     309              6365   +INF  FALL       1
I__295/I                                            IoInMux                        0              6365   +INF  FALL       1
I__295/O                                            IoInMux                      217              6582   +INF  FALL       1
o_VGA_Grn_2_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              6582   +INF  FALL       1
o_VGA_Grn_2_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              8820   +INF  FALL       1
o_VGA_Grn_2_obuf_iopad/DIN                          IO_PAD                         0              8820   +INF  FALL       1
o_VGA_Grn_2_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             11173   +INF  FALL       1
o_VGA_Grn_2                                         test_pattern                   0             11173   +INF  FALL       1


++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_7_LC_6_4_0/lcout
Path End         : o_VGA_Grn_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     8771
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        11692
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__432/I                                            ClkMux                         0              2073  RISE       1
I__432/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_7_LC_6_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_7_LC_6_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__527/I                                            Odrv4                          0              2921   +INF  FALL       1
I__527/O                                            Odrv4                        372              3293   +INF  FALL       1
I__534/I                                            LocalMux                       0              3293   +INF  FALL       1
I__534/O                                            LocalMux                     309              3602   +INF  FALL       1
I__539/I                                            InMux                          0              3602   +INF  FALL       1
I__539/O                                            InMux                        217              3819   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in1    LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    379              4198   +INF  FALL       1
I__114/I                                            LocalMux                       0              4198   +INF  FALL       1
I__114/O                                            LocalMux                     309              4506   +INF  FALL       1
I__115/I                                            InMux                          0              4506   +INF  FALL       1
I__115/O                                            InMux                        217              4724   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4724   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              5103   +INF  FALL       3
I__353/I                                            LocalMux                       0              5103   +INF  FALL       1
I__353/O                                            LocalMux                     309              5411   +INF  FALL       1
I__356/I                                            InMux                          0              5411   +INF  FALL       1
I__356/O                                            InMux                        217              5629   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in0    LogicCell40_SEQ_MODE_0000      0              5629   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout  LogicCell40_SEQ_MODE_0000    386              6014   +INF  FALL       3
I__293/I                                            Odrv4                          0              6014   +INF  FALL       1
I__293/O                                            Odrv4                        372              6386   +INF  FALL       1
I__296/I                                            Span4Mux_s0_v                  0              6386   +INF  FALL       1
I__296/O                                            Span4Mux_s0_v                189              6575   +INF  FALL       1
I__298/I                                            LocalMux                       0              6575   +INF  FALL       1
I__298/O                                            LocalMux                     309              6884   +INF  FALL       1
I__300/I                                            IoInMux                        0              6884   +INF  FALL       1
I__300/O                                            IoInMux                      217              7101   +INF  FALL       1
o_VGA_Grn_1_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              7101   +INF  FALL       1
o_VGA_Grn_1_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              9339   +INF  FALL       1
o_VGA_Grn_1_obuf_iopad/DIN                          IO_PAD                         0              9339   +INF  FALL       1
o_VGA_Grn_1_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             11692   +INF  FALL       1
o_VGA_Grn_1                                         test_pattern                   0             11692   +INF  FALL       1


++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_8_LC_6_3_2/lcout
Path End         : o_VGA_Grn_0
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     8918
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        11839
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_8_LC_6_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       7
I__486/I                                            Odrv4                          0              2921   +INF  RISE       1
I__486/O                                            Odrv4                        351              3272   +INF  RISE       1
I__493/I                                            LocalMux                       0              3272   +INF  RISE       1
I__493/O                                            LocalMux                     330              3602   +INF  RISE       1
I__496/I                                            InMux                          0              3602   +INF  RISE       1
I__496/O                                            InMux                        259              3861   +INF  RISE       1
I__497/I                                            CascadeMux                     0              3861   +INF  RISE       1
I__497/O                                            CascadeMux                     0              3861   +INF  RISE       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in2    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    351              4212   +INF  FALL       1
I__114/I                                            LocalMux                       0              4212   +INF  FALL       1
I__114/O                                            LocalMux                     309              4520   +INF  FALL       1
I__115/I                                            InMux                          0              4520   +INF  FALL       1
I__115/O                                            InMux                        217              4738   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4738   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              5117   +INF  FALL       3
I__353/I                                            LocalMux                       0              5117   +INF  FALL       1
I__353/O                                            LocalMux                     309              5425   +INF  FALL       1
I__356/I                                            InMux                          0              5425   +INF  FALL       1
I__356/O                                            InMux                        217              5643   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/in0    LogicCell40_SEQ_MODE_0000      0              5643   +INF  FALL       1
vga_controller.v_counter_RNIQ21P3_9_LC_6_1_5/lcout  LogicCell40_SEQ_MODE_0000    386              6028   +INF  FALL       3
I__294/I                                            Odrv4                          0              6028   +INF  FALL       1
I__294/O                                            Odrv4                        372              6400   +INF  FALL       1
I__297/I                                            IoSpan4Mux                     0              6400   +INF  FALL       1
I__297/O                                            IoSpan4Mux                   323              6723   +INF  FALL       1
I__299/I                                            LocalMux                       0              6723   +INF  FALL       1
I__299/O                                            LocalMux                     309              7031   +INF  FALL       1
I__301/I                                            IoInMux                        0              7031   +INF  FALL       1
I__301/O                                            IoInMux                      217              7249   +INF  FALL       1
o_VGA_Grn_0_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              7249   +INF  FALL       1
o_VGA_Grn_0_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              9486   +INF  FALL       1
o_VGA_Grn_0_obuf_iopad/DIN                          IO_PAD                         0              9486   +INF  FALL       1
o_VGA_Grn_0_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             11839   +INF  FALL       1
o_VGA_Grn_0                                         test_pattern                   0             11839   +INF  FALL       1


++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.h_counter_8_LC_6_3_2/lcout
Path End         : o_VGA_Red_2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     9248
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        12169
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__434/I                                            ClkMux                         0              2073  RISE       1
I__434/O                                            ClkMux                       309              2381  RISE       1
vga_controller.h_counter_8_LC_6_3_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.h_counter_8_LC_6_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       7
I__486/I                                            Odrv4                          0              2921   +INF  FALL       1
I__486/O                                            Odrv4                        372              3293   +INF  FALL       1
I__493/I                                            LocalMux                       0              3293   +INF  FALL       1
I__493/O                                            LocalMux                     309              3602   +INF  FALL       1
I__496/I                                            InMux                          0              3602   +INF  FALL       1
I__496/O                                            InMux                        217              3819   +INF  FALL       1
I__497/I                                            CascadeMux                     0              3819   +INF  FALL       1
I__497/O                                            CascadeMux                     0              3819   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/in2    LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
vga_controller.h_counter_RNIPPOQ1_9_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    351              4170   +INF  FALL       1
I__114/I                                            LocalMux                       0              4170   +INF  FALL       1
I__114/O                                            LocalMux                     309              4478   +INF  FALL       1
I__115/I                                            InMux                          0              4478   +INF  FALL       1
I__115/O                                            InMux                        217              4696   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4696   +INF  FALL       1
vga_controller.v_counter_RNI4RRB3_9_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_0000    379              5074   +INF  FALL       3
I__354/I                                            Odrv4                          0              5074   +INF  FALL       1
I__354/O                                            Odrv4                        372              5446   +INF  FALL       1
I__357/I                                            LocalMux                       0              5446   +INF  FALL       1
I__357/O                                            LocalMux                     309              5755   +INF  FALL       1
I__358/I                                            InMux                          0              5755   +INF  FALL       1
I__358/O                                            InMux                        217              5972   +INF  FALL       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/in0    LogicCell40_SEQ_MODE_0000      0              5972   +INF  FALL       1
vga_controller.v_counter_RNI558Q3_9_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_0000    386              6358   +INF  FALL       3
I__347/I                                            Odrv4                          0              6358   +INF  FALL       1
I__347/O                                            Odrv4                        372              6730   +INF  FALL       1
I__350/I                                            IoSpan4Mux                     0              6730   +INF  FALL       1
I__350/O                                            IoSpan4Mux                   323              7052   +INF  FALL       1
I__351/I                                            LocalMux                       0              7052   +INF  FALL       1
I__351/O                                            LocalMux                     309              7361   +INF  FALL       1
I__352/I                                            IoInMux                        0              7361   +INF  FALL       1
I__352/O                                            IoInMux                      217              7578   +INF  FALL       1
o_VGA_Red_2_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              7578   +INF  FALL       1
o_VGA_Red_2_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              9816   +INF  FALL       1
o_VGA_Red_2_obuf_iopad/DIN                          IO_PAD                         0              9816   +INF  FALL       1
o_VGA_Red_2_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353             12169   +INF  FALL       1
o_VGA_Red_2                                         test_pattern                   0             12169   +INF  FALL       1


++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller.v_counter_0_LC_5_2_6/lcout
Path End         : o_VGA_VSync
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test_pattern|i_Clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2381
+ Clock To Q                                          540
+ Data Path Delay                                    6891
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               test_pattern                   0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__425/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__425/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__426/I                                            GlobalMux                      0              1918  RISE       1
I__426/O                                            GlobalMux                    154              2073  RISE       1
I__433/I                                            ClkMux                         0              2073  RISE       1
I__433/O                                            ClkMux                       309              2381  RISE       1
vga_controller.v_counter_0_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vga_controller.v_counter_0_LC_5_2_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       4
I__123/I                                            LocalMux                       0              2921   +INF  RISE       1
I__123/O                                            LocalMux                     330              3251   +INF  RISE       1
I__127/I                                            InMux                          0              3251   +INF  RISE       1
I__127/O                                            InMux                        259              3510   +INF  RISE       1
vga_controller.v_counter_RNILCKS_0_LC_4_1_5/in3     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
vga_controller.v_counter_RNILCKS_0_LC_4_1_5/ltout   LogicCell40_SEQ_MODE_0000    274              3784   +INF  FALL       1
I__110/I                                            CascadeMux                     0              3784   +INF  FALL       1
I__110/O                                            CascadeMux                     0              3784   +INF  FALL       1
vga_controller.v_counter_RNI52T81_3_LC_4_1_6/in2    LogicCell40_SEQ_MODE_0000      0              3784   +INF  FALL       1
vga_controller.v_counter_RNI52T81_3_LC_4_1_6/lcout  LogicCell40_SEQ_MODE_0000    351              4135   +INF  FALL       1
I__106/I                                            Odrv4                          0              4135   +INF  FALL       1
I__106/O                                            Odrv4                        372              4506   +INF  FALL       1
I__107/I                                            Span4Mux_s0_v                  0              4506   +INF  FALL       1
I__107/O                                            Span4Mux_s0_v                189              4696   +INF  FALL       1
I__108/I                                            LocalMux                       0              4696   +INF  FALL       1
I__108/O                                            LocalMux                     309              5004   +INF  FALL       1
I__109/I                                            IoInMux                        0              5004   +INF  FALL       1
I__109/O                                            IoInMux                      217              5222   +INF  FALL       1
o_VGA_VSync_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              5222   +INF  FALL       1
o_VGA_VSync_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              7459   +INF  FALL       1
o_VGA_VSync_obuf_iopad/DIN                          IO_PAD                         0              7459   +INF  FALL       1
o_VGA_VSync_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2353              9812   +INF  FALL       1
o_VGA_VSync                                         test_pattern                   0              9812   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

