#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Feb 27 21:52:02 2017
# Process ID: 24793
# Current directory: /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4
# Command line: vivado tb_3.xpr
# Log file: /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/vivado.log
# Journal file: /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tb_3.xpr
INFO: [Project 1-313] Project file moved from '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-3/d/dezfoul2/ece532/img_processing_ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5866.848 ; gain = 122.320 ; free physical = 4238 ; free virtual = 38579
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_1/sim/tb_3_led_detect_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-91] in_write_pointer is not declared [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:76]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M00_AXIS_tready_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:83]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M00_AXIS_tready_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:83]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tvalid_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tvalid_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tdata_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tdata_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tstrb_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:90]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tstrb_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:90]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_1/sim/tb_3_led_detect_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tvalid_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:86]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tvalid_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:86]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tdata_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:87]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tdata_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:87]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tstrb_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S00_AXIS_tstrb_tb is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:88]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_1/sim/tb_3_led_detect_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1ed486eb1ed64d5fbfb4aeb230fe046d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXI(AXIS_TDA...
Compiling module xil_defaultlib.led_detect_v1_0_M00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0
Compiling module xil_defaultlib.tb_3_led_detect_0_1
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg
WARNING: Simulation object /tb/in_write_pointer was not found in the design.
WARNING: Simulation object /tb/in_fifo_wren was not found in the design.
WARNING: Simulation object /tb/in_data_stream was not found in the design.
WARNING: Simulation object /tb/stream_from_fifo was not found in the design.
WARNING: Simulation object /tb/M_AXIS_TREADY was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
open_bd_design {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd}
Adding cell -- user:user:led_detect:1.0 - led_detect_0
Successfully read diagram <tb_3> from BD file </nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd>
ipx::edit_ip_in_project -upgrade true -name led_detect_v1_0_project -directory /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.tmp/led_detect_v1_0_project /nfs/ug/homes-3/d/dezfoul2/ece532/img_processing_ip/ip_repo/led_detect_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 6050.512 ; gain = 0.000 ; free physical = 4892 ; free virtual = 39238
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-3/d/dezfoul2/ece532/img_processing_ip/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 6052.512 ; gain = 2.000 ; free physical = 4903 ; free virtual = 39251
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-3/d/dezfoul2/ece532/img_processing_ip/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-3/d/dezfoul2/ece532/img_processing_ip/ip_repo'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  tb_3_led_detect_0_1] -no_script -reset -quiet
upgrade_ip -vlnv user:user:led_detect:1.0 [get_ips  tb_3_led_detect_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd'
INFO: [IP_Flow 19-3422] Upgraded tb_3_led_detect_0_1 (led_detect_v1.0 1.0) from revision 6 to revision 7
Wrote  : </nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/ip_upgrade.log'.
generate_target all [get_files  /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd]
CRITICAL WARNING: [BD 41-1356] Address block </led_detect_0/S00_AXI/S00_AXI_reg> is not mapped into </S00_AXI>. Please use Address Editor to either map or exclude it.
Verilog Output written to : /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/hdl/tb_3.v
Verilog Output written to : /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/hdl/tb_3_wrapper.v
Wrote  : </nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_detect_0 .
Exporting to file /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/hw_handoff/tb_3.hwh
Generated Block Design Tcl file /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/hw_handoff/tb_3_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/hdl/tb_3.hwdef
export_ip_user_files -of_objects [get_files /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd] -directory /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files -ipstatic_source_dir /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
save_wave_config {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_1/sim/tb_3_led_detect_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1ed486eb1ed64d5fbfb4aeb230fe046d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXI(AXIS_TDA...
Compiling module xil_defaultlib.led_detect_v1_0_M00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0
Compiling module xil_defaultlib.tb_3_led_detect_0_1
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_bd_design {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd}
delete_bd_objs [get_bd_intf_nets S00_AXIS_1] [get_bd_nets m00_axis_aclk_1] [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets led_detect_0_M00_AXIS] [get_bd_nets m00_axis_aresetn_1] [get_bd_cells led_detect_0]
startgroup
create_bd_cell -type ip -vlnv user:user:led_detect:1.0 led_detect_0
endgroup
connect_bd_intf_net [get_bd_intf_ports M00_AXIS] [get_bd_intf_pins led_detect_0/M00_AXIS]
connect_bd_intf_net [get_bd_intf_ports S00_AXI] [get_bd_intf_pins led_detect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_ports S00_AXIS] [get_bd_intf_pins led_detect_0/S00_AXIS]
connect_bd_net [get_bd_ports m00_axis_aclk] [get_bd_pins led_detect_0/m00_axis_aclk]
connect_bd_net [get_bd_ports m00_axis_aclk] [get_bd_pins led_detect_0/s00_axi_aclk]
connect_bd_net [get_bd_ports m00_axis_aclk] [get_bd_pins led_detect_0/s00_axis_aclk]
connect_bd_net [get_bd_ports m00_axis_aresetn] [get_bd_pins led_detect_0/m00_axis_aresetn]
connect_bd_net [get_bd_ports m00_axis_aresetn] [get_bd_pins led_detect_0/s00_axi_aresetn]
connect_bd_net [get_bd_ports m00_axis_aresetn] [get_bd_pins led_detect_0/s00_axis_aresetn]
set_property location {1 9 104} [get_bd_cells led_detect_0]
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd]
CRITICAL WARNING: [BD 41-1356] Address block </led_detect_0/S00_AXI/S00_AXI_reg> is not mapped into </S00_AXI>. Please use Address Editor to either map or exclude it.
Verilog Output written to : /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/hdl/tb_3.v
Verilog Output written to : /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/hdl/tb_3_wrapper.v
Wrote  : </nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_detect_0 .
Exporting to file /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/hw_handoff/tb_3.hwh
Generated Block Design Tcl file /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/hw_handoff/tb_3_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/hdl/tb_3.hwdef
export_ip_user_files -of_objects [get_files /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sources_1/bd/tb_3/tb_3.bd] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_0/sim/tb_3_led_detect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1ed486eb1ed64d5fbfb4aeb230fe046d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXI(AXIS_TDA...
Compiling module xil_defaultlib.led_detect_v1_0_M00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0
Compiling module xil_defaultlib.tb_3_led_detect_0_0
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg
WARNING: Simulation object /tb/ip_dut/led_detect_0/inst/led_detect_v1_0_S00_AXI_inst/detected was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_0/sim/tb_3_led_detect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1ed486eb1ed64d5fbfb4aeb230fe046d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXI(AXIS_TDA...
Compiling module xil_defaultlib.led_detect_v1_0_M00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0
Compiling module xil_defaultlib.tb_3_led_detect_0_0
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg
WARNING: Simulation object /tb/ip_dut/led_detect_0/inst/led_detect_v1_0_S00_AXI_inst/detected was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
save_wave_config {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_0/sim/tb_3_led_detect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1ed486eb1ed64d5fbfb4aeb230fe046d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-93] write_pointer is not declared under prefix led_detect_v1_0_M00_AXIS_inst [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:82]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_0/sim/tb_3_led_detect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1ed486eb1ed64d5fbfb4aeb230fe046d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_pointer is not permitted, left-hand side should be reg/integer/time/genvar [/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v:82]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_0/sim/tb_3_led_detect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1ed486eb1ed64d5fbfb4aeb230fe046d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXI(AXIS_TDA...
Compiling module xil_defaultlib.led_detect_v1_0_M00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0
Compiling module xil_defaultlib.tb_3_led_detect_0_0
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_0/sim/tb_3_led_detect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1ed486eb1ed64d5fbfb4aeb230fe046d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXI(AXIS_TDA...
Compiling module xil_defaultlib.led_detect_v1_0_M00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0
Compiling module xil_defaultlib.tb_3_led_detect_0_0
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
save_wave_config {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/test1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.ip_user_files/bd/tb_3/ip/tb_3_led_detect_0_0/sim/tb_3_led_detect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1ed486eb1ed64d5fbfb4aeb230fe046d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXI(AXIS_TDA...
Compiling module xil_defaultlib.led_detect_v1_0_M00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0_S00_AXIS(FRAME_W...
Compiling module xil_defaultlib.led_detect_v1_0
Compiling module xil_defaultlib.tb_3_led_detect_0_0
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /nfs/ug/homes-3/d/dezfoul2/ece532/tb_4/tb_behav.wcfg
WARNING: Simulation object /tb/write_pointer was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
