\hypertarget{dir_403716cd79a43e1e972b00df67b8492f}{}\section{cmsis\+\_\+boot Directory Reference}
\label{dir_403716cd79a43e1e972b00df67b8492f}\index{cmsis\+\_\+boot Directory Reference@{cmsis\+\_\+boot Directory Reference}}
\subsection*{Directories}
\begin{DoxyCompactItemize}
\end{DoxyCompactItemize}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F4xx devices. \end{DoxyCompactList}\item 
file \hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\+T\+M32\+F4xx devices, and is generated by the clock configuration tool stm32f4xx\+\_\+\+Clock\+\_\+\+Configuration\+\_\+\+V1.\+0.\+0.\+xls. \end{DoxyCompactList}\item 
file \hyperlink{system__stm32f4xx_8h}{system\+\_\+stm32f4xx.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M4 Device System Source File for S\+T\+M32\+F4xx devices. \end{DoxyCompactList}\end{DoxyCompactItemize}
