#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec 22 21:43:49 2023
# Process ID: 17372
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/bluex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12920 E:\Xilinx\FPGA_Prjs\dzy\bluex\bluex.xpr
# Log file: E:/Xilinx/FPGA_Prjs/dzy/bluex/vivado.log
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/bluex\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.srcs/sources_1/bd/bluex/bluex.bd}
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.srcs/sources_1/bd/bluex/bluex.bd}
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.srcs/sources_1/bd/bluex/bluex.bd}
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.srcs/sources_1/bd/bluex/bluex.bd}
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.srcs/sources_1/bd/bluex/bluex.bd}
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.srcs/sources_1/bd/bluex/bluex.bd}
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.srcs/sources_1/bd/bluex/bluex.bd}
close_bd_design [get_bd_designs bluex]
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.srcs/sources_1/bd/bluex/bluex.bd}
