$date
	Sun Oct 23 09:09:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#390912
b10010 !
1"
#390914
b10010 &
b10010 %
1$
#390915
0"
#390918
b1001 &
b1001 %
#390922
b11100 &
b11100 %
#390926
b1110 &
b1110 %
#390930
b111 &
b111 %
#390934
b10110 &
b10110 %
#390938
b1011 &
b1011 %
#390942
b100010 &
b100010 %
#390946
b10001 &
b10001 %
#390950
b110100 &
b110100 %
#390954
b11010 &
b11010 %
#390958
b1101 &
b1101 %
#390962
b101000 &
b101000 %
#390966
b10100 &
b10100 %
#390970
b1010 &
b1010 %
#390974
b101 &
b101 %
#390978
b10000 &
b10000 %
#390982
b1000 &
b1000 %
#390986
b100 &
b100 %
#390990
b10 &
b10 %
#390994
b1 &
b1 %
1#
#390998
b0 &
0#
b0 %
0$
#1409045
b11 !
1"
#1409046
b11 &
b11 %
1$
#1409047
0"
#1409050
b1010 &
b1010 %
#1409054
b101 &
b101 %
#1409058
b10000 &
b10000 %
#1409062
b1000 &
b1000 %
#1409066
b100 &
b100 %
#1409070
b10 &
b10 %
#1409074
b1 &
b1 %
1#
#1409078
b0 &
0#
b0 %
0$
#2480884
1"
#2480886
b11 &
b11 %
1$
#2480887
0"
#2480890
b1010 &
b1010 %
#2480894
b101 &
b101 %
#2480898
b10000 &
b10000 %
#2480902
b1000 &
b1000 %
#2480906
b100 &
b100 %
#2480910
b10 &
b10 %
#2480914
b1 &
b1 %
1#
#2480918
b0 &
0#
b0 %
0$
#4500012
