
*** Running vivado
    with args -log VendingMachine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VendingMachine.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source VendingMachine.tcl -notrace
Command: synth_design -top VendingMachine -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 316427
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2327.934 ; gain = 0.000 ; free physical = 18007 ; free virtual = 84623
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VendingMachine' [/home/sonia/VendingMachine/VendingMachine.srcs/sources_1/new/VendingMachine.vhd:17]
INFO: [Synth 8-3491] module 'Frequency_Divider' declared at '/home/sonia/Frequency_Divider/Frequency_Divider.srcs/sources_1/new/Frequency_Divider.vhd:5' bound to instance 'freqDiv' of component 'Frequency_Divider' [/home/sonia/VendingMachine/VendingMachine.srcs/sources_1/new/VendingMachine.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Frequency_Divider' [/home/sonia/Frequency_Divider/Frequency_Divider.srcs/sources_1/new/Frequency_Divider.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Frequency_Divider' (1#1) [/home/sonia/Frequency_Divider/Frequency_Divider.srcs/sources_1/new/Frequency_Divider.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'VendingMachine' (2#1) [/home/sonia/VendingMachine/VendingMachine.srcs/sources_1/new/VendingMachine.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2327.934 ; gain = 0.000 ; free physical = 17946 ; free virtual = 84558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2327.934 ; gain = 0.000 ; free physical = 18389 ; free virtual = 85007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2327.934 ; gain = 0.000 ; free physical = 18389 ; free virtual = 85007
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.934 ; gain = 0.000 ; free physical = 18389 ; free virtual = 85007
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sonia/VendingMachine/VendingMachine.srcs/constrs_1/new/VendingMachine_constr.xdc]
Finished Parsing XDC File [/home/sonia/VendingMachine/VendingMachine.srcs/constrs_1/new/VendingMachine_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sonia/VendingMachine/VendingMachine.srcs/constrs_1/new/VendingMachine_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VendingMachine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VendingMachine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.891 ; gain = 0.000 ; free physical = 18426 ; free virtual = 85053
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.891 ; gain = 0.000 ; free physical = 18426 ; free virtual = 85053
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18443 ; free virtual = 85065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18443 ; free virtual = 85065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18443 ; free virtual = 85065
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'VendingMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     st0 |                       0000000001 |                             0000
                    st10 |                       0000000010 |                             0010
                    st20 |                       0000000100 |                             0100
                    st30 |                       0000001000 |                             0110
                     st5 |                       0000010000 |                             0001
                    st15 |                       0000100000 |                             0011
                    st40 |                       0001000000 |                             1000
                    st45 |                       0010000000 |                             1001
                    st35 |                       0100000000 |                             0111
                    st25 |                       1000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'VendingMachine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18443 ; free virtual = 85066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18442 ; free virtual = 85071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18394 ; free virtual = 85023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18394 ; free virtual = 85023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18379 ; free virtual = 85007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18388 ; free virtual = 85023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18388 ; free virtual = 85023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18388 ; free virtual = 85023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18388 ; free virtual = 85023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18388 ; free virtual = 85023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18388 ; free virtual = 85023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |     6|
|6     |LUT4   |     6|
|7     |LUT5   |    10|
|8     |LUT6   |     2|
|9     |FDCE   |    12|
|10    |FDPE   |     1|
|11    |FDRE   |    39|
|12    |IBUF   |     5|
|13    |OBUF   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18388 ; free virtual = 85023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2391.891 ; gain = 0.000 ; free physical = 18396 ; free virtual = 85031
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2391.891 ; gain = 63.957 ; free physical = 18396 ; free virtual = 85031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.891 ; gain = 0.000 ; free physical = 18453 ; free virtual = 85080
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.891 ; gain = 0.000 ; free physical = 18457 ; free virtual = 85078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2391.891 ; gain = 64.031 ; free physical = 18581 ; free virtual = 85203
INFO: [Common 17-1381] The checkpoint '/home/sonia/VendingMachine/VendingMachine.runs/synth_1/VendingMachine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VendingMachine_utilization_synth.rpt -pb VendingMachine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  4 16:19:09 2025...
