# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\GoTouch\Documents\GitHub\Lab4\Lab4Modules.csv
# Generated on: Fri Mar 29 03:51:35 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
Estado_1,Output,PIN_V16,4A,B4A_N0,,,,,,,,,,,,,,
Estado_2,Output,PIN_W16,4A,B4A_N0,,,,,,,,,,,,,,
Estado_3,Output,PIN_V17,4A,B4A_N0,,,,,,,,,,,,,,
Estado_4,Output,PIN_V18,4A,B4A_N0,,,,,,,,,,,,,,
Exponente_suma[7],Output,,,,,,,,,,,,,,,,,
Exponente_suma[6],Output,,,,,,,,,,,,,,,,,
Exponente_suma[5],Output,,,,,,,,,,,,,,,,,
Exponente_suma[4],Output,,,,,,,,,,,,,,,,,
Exponente_suma[3],Output,,,,,,,,,,,,,,,,,
Exponente_suma[2],Output,,,,,,,,,,,,,,,,,
Exponente_suma[1],Output,,,,,,,,,,,,,,,,,
Exponente_suma[0],Output,,,,,,,,,,,,,,,,,
Hex1[6],Output,PIN_AE26,5A,B5A_N0,,,,,,,,,,,,,,
Hex1[5],Output,PIN_AE27,5A,B5A_N0,,,,,,,,,,,,,,
Hex1[4],Output,PIN_AE28,5A,B5A_N0,,,,,,,,,,,,,,
Hex1[3],Output,PIN_AG27,5A,B5A_N0,,,,,,,,,,,,,,
Hex1[2],Output,PIN_AF28,5A,B5A_N0,,,,,,,,,,,,,,
Hex1[1],Output,PIN_AG28,5A,B5A_N0,,,,,,,,,,,,,,
Hex1[0],Output,PIN_AH28,5A,B5A_N0,,,,,,,,,,,,,,
Hex2[6],Output,PIN_AJ29,5A,B5A_N0,,,,,,,,,,,,,,
Hex2[5],Output,PIN_AH29,5A,B5A_N0,,,,,,,,,,,,,,
Hex2[4],Output,PIN_AH30,5A,B5A_N0,,,,,,,,,,,,,,
Hex2[3],Output,PIN_AG30,5A,B5A_N0,,,,,,,,,,,,,,
Hex2[2],Output,PIN_AF29,5A,B5A_N0,,,,,,,,,,,,,,
Hex2[1],Output,PIN_AF30,5A,B5A_N0,,,,,,,,,,,,,,
Hex2[0],Output,PIN_AD27,5A,B5A_N0,,,,,,,,,,,,,,
Hex3[6],Output,PIN_AB23,5A,B5A_N0,,,,,,,,,,,,,,
Hex3[5],Output,PIN_AE29,5B,B5B_N0,,,,,,,,,,,,,,
Hex3[4],Output,PIN_AD29,5B,B5B_N0,,,,,,,,,,,,,,
Hex3[3],Output,PIN_AC28,5B,B5B_N0,,,,,,,,,,,,,,
Hex3[2],Output,PIN_AD30,5B,B5B_N0,,,,,,,,,,,,,,
Hex3[1],Output,PIN_AC29,5B,B5B_N0,,,,,,,,,,,,,,
Hex3[0],Output,PIN_AC30,5B,B5B_N0,,,,,,,,,,,,,,
Hex4[6],Output,PIN_AD26,5A,B5A_N0,,,,,,,,,,,,,,
Hex4[5],Output,PIN_AC27,5A,B5A_N0,,,,,,,,,,,,,,
Hex4[4],Output,PIN_AD25,5A,B5A_N0,,,,,,,,,,,,,,
Hex4[3],Output,PIN_AC25,5A,B5A_N0,,,,,,,,,,,,,,
Hex4[2],Output,PIN_AB28,5B,B5B_N0,,,,,,,,,,,,,,
Hex4[1],Output,PIN_AB25,5A,B5A_N0,,,,,,,,,,,,,,
Hex4[0],Output,PIN_AB22,5A,B5A_N0,,,,,,,,,,,,,,
Hex5[6],Output,PIN_AA24,5A,B5A_N0,,,,,,,,,,,,,,
Hex5[5],Output,PIN_Y23,5A,B5A_N0,,,,,,,,,,,,,,
Hex5[4],Output,PIN_Y24,5A,B5A_N0,,,,,,,,,,,,,,
Hex5[3],Output,PIN_W22,5A,B5A_N0,,,,,,,,,,,,,,
Hex5[2],Output,PIN_W24,5A,B5A_N0,,,,,,,,,,,,,,
Hex5[1],Output,PIN_V23,5A,B5A_N0,,,,,,,,,,,,,,
Hex5[0],Output,PIN_W25,5B,B5B_N0,,,,,,,,,,,,,,
Hex6[6],Output,PIN_V25,5B,B5B_N0,,,,,,,,,,,,,,
Hex6[5],Output,PIN_AA28,5B,B5B_N0,,,,,,,,,,,,,,
Hex6[4],Output,PIN_Y27,5B,B5B_N0,,,,,,,,,,,,,,
Hex6[3],Output,PIN_AB27,5B,B5B_N0,,,,,,,,,,,,,,
Hex6[2],Output,PIN_AB26,5A,B5A_N0,,,,,,,,,,,,,,
Hex6[1],Output,PIN_AA26,5B,B5B_N0,,,,,,,,,,,,,,
Hex6[0],Output,PIN_AA25,5A,B5A_N0,,,,,,,,,,,,,,
Mantisa_suma[22],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[21],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[20],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[19],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[18],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[17],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[16],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[15],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[14],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[13],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[12],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[11],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[10],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[9],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[8],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[7],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[6],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[5],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[4],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[3],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[2],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[1],Output,,,,,,,,,,,,,,,,,
Mantisa_suma[0],Output,,,,,,,,,,,,,,,,,
Overflow,Output,,,,,,,,,,,,,,,,,
Signo_suma,Output,,,,,,,,,,,,,,,,,
clk,Input,PIN_AF14,3B,B3B_N0,,,,,,,,,,,,,,
manual,Input,PIN_AD12,3A,B3A_N0,,,,,,,,,,,,,,
reset,Input,PIN_AD11,3A,B3A_N0,,,,,,,,,,,,,,
sw1,Input,PIN_AB12,3A,B3A_N0,,,,,,,,,,,,,,
sw2,Input,PIN_AC12,3A,B3A_N0,,,,,,,,,,,,,,
sw3,Input,PIN_AF9,3A,B3A_N0,,,,,,,,,,,,,,
sw4,Input,PIN_AF10,3A,B3A_N0,,,,,,,,,,,,,,
