Running: J:\xilinx_ise\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/vhdl_test_ise-/Test_2/test_clock_isim_beh.exe -prj D:/vhdl_test_ise-/Test_2/test_clock_beh.prj work.test_clock 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/vhdl_test_ise-/Test_2/test_clock.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity test_clock
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable D:/vhdl_test_ise-/Test_2/test_clock_isim_beh.exe
Fuse Memory Usage: 28492 KB
Fuse CPU Usage: 390 ms
