digraph "0_linux_0b79459b482e85cb7426aa7da683a9f2c97aeae1_2@pointer" {
"1000522" [label="(Call,set_msr_hyperv_pw(vcpu, msr, data))"];
"1000509" [label="(Call,kvm_hv_msr_partition_wide(msr))"];
"1000520" [label="(Call,r = set_msr_hyperv_pw(vcpu, msr, data))"];
"1000533" [label="(Return,return r;)"];
"1000510" [label="(Identifier,msr)"];
"1000537" [label="(Call,set_msr_hyperv(vcpu, msr, data))"];
"1000632" [label="(MethodReturn,int)"];
"1000523" [label="(Identifier,vcpu)"];
"1000524" [label="(Identifier,msr)"];
"1000508" [label="(ControlStructure,if (kvm_hv_msr_partition_wide(msr)))"];
"1000521" [label="(Identifier,r)"];
"1000534" [label="(Identifier,r)"];
"1000530" [label="(Identifier,vcpu)"];
"1000520" [label="(Call,r = set_msr_hyperv_pw(vcpu, msr, data))"];
"1000511" [label="(Block,)"];
"1000533" [label="(Return,return r;)"];
"1000517" [label="(Identifier,vcpu)"];
"1000522" [label="(Call,set_msr_hyperv_pw(vcpu, msr, data))"];
"1000509" [label="(Call,kvm_hv_msr_partition_wide(msr))"];
"1000538" [label="(Identifier,vcpu)"];
"1000525" [label="(Identifier,data)"];
"1000522" -> "1000520"  [label="AST: "];
"1000522" -> "1000525"  [label="CFG: "];
"1000523" -> "1000522"  [label="AST: "];
"1000524" -> "1000522"  [label="AST: "];
"1000525" -> "1000522"  [label="AST: "];
"1000520" -> "1000522"  [label="CFG: "];
"1000522" -> "1000632"  [label="DDG: data"];
"1000522" -> "1000632"  [label="DDG: msr"];
"1000522" -> "1000632"  [label="DDG: vcpu"];
"1000522" -> "1000520"  [label="DDG: vcpu"];
"1000522" -> "1000520"  [label="DDG: msr"];
"1000522" -> "1000520"  [label="DDG: data"];
"1000509" -> "1000522"  [label="DDG: msr"];
"1000509" -> "1000508"  [label="AST: "];
"1000509" -> "1000510"  [label="CFG: "];
"1000510" -> "1000509"  [label="AST: "];
"1000517" -> "1000509"  [label="CFG: "];
"1000538" -> "1000509"  [label="CFG: "];
"1000509" -> "1000632"  [label="DDG: kvm_hv_msr_partition_wide(msr)"];
"1000509" -> "1000537"  [label="DDG: msr"];
"1000520" -> "1000511"  [label="AST: "];
"1000521" -> "1000520"  [label="AST: "];
"1000530" -> "1000520"  [label="CFG: "];
"1000520" -> "1000632"  [label="DDG: set_msr_hyperv_pw(vcpu, msr, data)"];
"1000520" -> "1000632"  [label="DDG: r"];
"1000520" -> "1000533"  [label="DDG: r"];
"1000533" -> "1000511"  [label="AST: "];
"1000533" -> "1000534"  [label="CFG: "];
"1000534" -> "1000533"  [label="AST: "];
"1000632" -> "1000533"  [label="CFG: "];
"1000533" -> "1000632"  [label="DDG: <RET>"];
"1000534" -> "1000533"  [label="DDG: r"];
}
