// Seed: 3787988462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5 = id_3;
  assign id_5 = id_1;
  supply0 id_6 = 1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_7 = id_4;
  wor id_8;
  wire id_9;
  assign id_5 = 1;
  assign id_8 = 1;
  assign id_6[~""] = id_7[1];
  assign id_3 = id_8;
  module_0(
      id_1, id_9, id_5, id_9
  );
endprogram
