
Final_Master.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000320  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000374  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  00000374  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000003a4  2**2
                  CONTENTS, READONLY
  4 .debug_info   000004e6  00000000  00000000  000003e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 000004a3  00000000  00000000  000008c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000115  00000000  00000000  00000d69  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_str    00000196  00000000  00000000  00000e7e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a0 36       	cpi	r26, 0x60	; 96
  6c:	b2 07       	cpc	r27, r18
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 41 01 	call	0x282	; 0x282 <main>
  74:	0c 94 8e 01 	jmp	0x31c	; 0x31c <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <DIO_SetPinDirection>:
  7c:	44 23       	and	r20, r20
  7e:	79 f1       	breq	.+94     	; 0xde <DIO_SetPinDirection+0x62>
  80:	41 30       	cpi	r20, 0x01	; 1
  82:	09 f0       	breq	.+2      	; 0x86 <DIO_SetPinDirection+0xa>
  84:	5f c0       	rjmp	.+190    	; 0x144 <DIO_SetPinDirection+0xc8>
  86:	81 30       	cpi	r24, 0x01	; 1
  88:	79 f0       	breq	.+30     	; 0xa8 <DIO_SetPinDirection+0x2c>
  8a:	28 f0       	brcs	.+10     	; 0x96 <DIO_SetPinDirection+0x1a>
  8c:	82 30       	cpi	r24, 0x02	; 2
  8e:	a9 f0       	breq	.+42     	; 0xba <DIO_SetPinDirection+0x3e>
  90:	83 30       	cpi	r24, 0x03	; 3
  92:	e1 f0       	breq	.+56     	; 0xcc <DIO_SetPinDirection+0x50>
  94:	08 95       	ret
  96:	2a b3       	in	r18, 0x1a	; 26
  98:	81 e0       	ldi	r24, 0x01	; 1
  9a:	90 e0       	ldi	r25, 0x00	; 0
  9c:	01 c0       	rjmp	.+2      	; 0xa0 <DIO_SetPinDirection+0x24>
  9e:	88 0f       	add	r24, r24
  a0:	6a 95       	dec	r22
  a2:	ea f7       	brpl	.-6      	; 0x9e <DIO_SetPinDirection+0x22>
  a4:	82 2b       	or	r24, r18
  a6:	2c c0       	rjmp	.+88     	; 0x100 <DIO_SetPinDirection+0x84>
  a8:	27 b3       	in	r18, 0x17	; 23
  aa:	81 e0       	ldi	r24, 0x01	; 1
  ac:	90 e0       	ldi	r25, 0x00	; 0
  ae:	01 c0       	rjmp	.+2      	; 0xb2 <DIO_SetPinDirection+0x36>
  b0:	88 0f       	add	r24, r24
  b2:	6a 95       	dec	r22
  b4:	ea f7       	brpl	.-6      	; 0xb0 <DIO_SetPinDirection+0x34>
  b6:	82 2b       	or	r24, r18
  b8:	2e c0       	rjmp	.+92     	; 0x116 <DIO_SetPinDirection+0x9a>
  ba:	24 b3       	in	r18, 0x14	; 20
  bc:	81 e0       	ldi	r24, 0x01	; 1
  be:	90 e0       	ldi	r25, 0x00	; 0
  c0:	01 c0       	rjmp	.+2      	; 0xc4 <DIO_SetPinDirection+0x48>
  c2:	88 0f       	add	r24, r24
  c4:	6a 95       	dec	r22
  c6:	ea f7       	brpl	.-6      	; 0xc2 <DIO_SetPinDirection+0x46>
  c8:	82 2b       	or	r24, r18
  ca:	30 c0       	rjmp	.+96     	; 0x12c <DIO_SetPinDirection+0xb0>
  cc:	21 b3       	in	r18, 0x11	; 17
  ce:	81 e0       	ldi	r24, 0x01	; 1
  d0:	90 e0       	ldi	r25, 0x00	; 0
  d2:	01 c0       	rjmp	.+2      	; 0xd6 <DIO_SetPinDirection+0x5a>
  d4:	88 0f       	add	r24, r24
  d6:	6a 95       	dec	r22
  d8:	ea f7       	brpl	.-6      	; 0xd4 <DIO_SetPinDirection+0x58>
  da:	82 2b       	or	r24, r18
  dc:	32 c0       	rjmp	.+100    	; 0x142 <DIO_SetPinDirection+0xc6>
  de:	81 30       	cpi	r24, 0x01	; 1
  e0:	89 f0       	breq	.+34     	; 0x104 <DIO_SetPinDirection+0x88>
  e2:	28 f0       	brcs	.+10     	; 0xee <DIO_SetPinDirection+0x72>
  e4:	82 30       	cpi	r24, 0x02	; 2
  e6:	c9 f0       	breq	.+50     	; 0x11a <DIO_SetPinDirection+0x9e>
  e8:	83 30       	cpi	r24, 0x03	; 3
  ea:	11 f1       	breq	.+68     	; 0x130 <DIO_SetPinDirection+0xb4>
  ec:	08 95       	ret
  ee:	2a b3       	in	r18, 0x1a	; 26
  f0:	81 e0       	ldi	r24, 0x01	; 1
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	01 c0       	rjmp	.+2      	; 0xf8 <DIO_SetPinDirection+0x7c>
  f6:	88 0f       	add	r24, r24
  f8:	6a 95       	dec	r22
  fa:	ea f7       	brpl	.-6      	; 0xf6 <DIO_SetPinDirection+0x7a>
  fc:	80 95       	com	r24
  fe:	82 23       	and	r24, r18
 100:	8a bb       	out	0x1a, r24	; 26
 102:	08 95       	ret
 104:	27 b3       	in	r18, 0x17	; 23
 106:	81 e0       	ldi	r24, 0x01	; 1
 108:	90 e0       	ldi	r25, 0x00	; 0
 10a:	01 c0       	rjmp	.+2      	; 0x10e <DIO_SetPinDirection+0x92>
 10c:	88 0f       	add	r24, r24
 10e:	6a 95       	dec	r22
 110:	ea f7       	brpl	.-6      	; 0x10c <DIO_SetPinDirection+0x90>
 112:	80 95       	com	r24
 114:	82 23       	and	r24, r18
 116:	87 bb       	out	0x17, r24	; 23
 118:	08 95       	ret
 11a:	24 b3       	in	r18, 0x14	; 20
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	01 c0       	rjmp	.+2      	; 0x124 <DIO_SetPinDirection+0xa8>
 122:	88 0f       	add	r24, r24
 124:	6a 95       	dec	r22
 126:	ea f7       	brpl	.-6      	; 0x122 <DIO_SetPinDirection+0xa6>
 128:	80 95       	com	r24
 12a:	82 23       	and	r24, r18
 12c:	84 bb       	out	0x14, r24	; 20
 12e:	08 95       	ret
 130:	21 b3       	in	r18, 0x11	; 17
 132:	81 e0       	ldi	r24, 0x01	; 1
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	01 c0       	rjmp	.+2      	; 0x13a <DIO_SetPinDirection+0xbe>
 138:	88 0f       	add	r24, r24
 13a:	6a 95       	dec	r22
 13c:	ea f7       	brpl	.-6      	; 0x138 <DIO_SetPinDirection+0xbc>
 13e:	80 95       	com	r24
 140:	82 23       	and	r24, r18
 142:	81 bb       	out	0x11, r24	; 17
 144:	08 95       	ret

00000146 <DIO_SetPinValue>:
 146:	44 23       	and	r20, r20
 148:	79 f1       	breq	.+94     	; 0x1a8 <DIO_SetPinValue+0x62>
 14a:	41 30       	cpi	r20, 0x01	; 1
 14c:	09 f0       	breq	.+2      	; 0x150 <DIO_SetPinValue+0xa>
 14e:	5f c0       	rjmp	.+190    	; 0x20e <DIO_SetPinValue+0xc8>
 150:	81 30       	cpi	r24, 0x01	; 1
 152:	79 f0       	breq	.+30     	; 0x172 <DIO_SetPinValue+0x2c>
 154:	28 f0       	brcs	.+10     	; 0x160 <DIO_SetPinValue+0x1a>
 156:	82 30       	cpi	r24, 0x02	; 2
 158:	a9 f0       	breq	.+42     	; 0x184 <DIO_SetPinValue+0x3e>
 15a:	83 30       	cpi	r24, 0x03	; 3
 15c:	e1 f0       	breq	.+56     	; 0x196 <DIO_SetPinValue+0x50>
 15e:	08 95       	ret
 160:	2b b3       	in	r18, 0x1b	; 27
 162:	81 e0       	ldi	r24, 0x01	; 1
 164:	90 e0       	ldi	r25, 0x00	; 0
 166:	01 c0       	rjmp	.+2      	; 0x16a <DIO_SetPinValue+0x24>
 168:	88 0f       	add	r24, r24
 16a:	6a 95       	dec	r22
 16c:	ea f7       	brpl	.-6      	; 0x168 <DIO_SetPinValue+0x22>
 16e:	82 2b       	or	r24, r18
 170:	2c c0       	rjmp	.+88     	; 0x1ca <DIO_SetPinValue+0x84>
 172:	28 b3       	in	r18, 0x18	; 24
 174:	81 e0       	ldi	r24, 0x01	; 1
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	01 c0       	rjmp	.+2      	; 0x17c <DIO_SetPinValue+0x36>
 17a:	88 0f       	add	r24, r24
 17c:	6a 95       	dec	r22
 17e:	ea f7       	brpl	.-6      	; 0x17a <DIO_SetPinValue+0x34>
 180:	82 2b       	or	r24, r18
 182:	2e c0       	rjmp	.+92     	; 0x1e0 <DIO_SetPinValue+0x9a>
 184:	25 b3       	in	r18, 0x15	; 21
 186:	81 e0       	ldi	r24, 0x01	; 1
 188:	90 e0       	ldi	r25, 0x00	; 0
 18a:	01 c0       	rjmp	.+2      	; 0x18e <DIO_SetPinValue+0x48>
 18c:	88 0f       	add	r24, r24
 18e:	6a 95       	dec	r22
 190:	ea f7       	brpl	.-6      	; 0x18c <DIO_SetPinValue+0x46>
 192:	82 2b       	or	r24, r18
 194:	30 c0       	rjmp	.+96     	; 0x1f6 <DIO_SetPinValue+0xb0>
 196:	22 b3       	in	r18, 0x12	; 18
 198:	81 e0       	ldi	r24, 0x01	; 1
 19a:	90 e0       	ldi	r25, 0x00	; 0
 19c:	01 c0       	rjmp	.+2      	; 0x1a0 <DIO_SetPinValue+0x5a>
 19e:	88 0f       	add	r24, r24
 1a0:	6a 95       	dec	r22
 1a2:	ea f7       	brpl	.-6      	; 0x19e <DIO_SetPinValue+0x58>
 1a4:	82 2b       	or	r24, r18
 1a6:	32 c0       	rjmp	.+100    	; 0x20c <DIO_SetPinValue+0xc6>
 1a8:	81 30       	cpi	r24, 0x01	; 1
 1aa:	89 f0       	breq	.+34     	; 0x1ce <DIO_SetPinValue+0x88>
 1ac:	28 f0       	brcs	.+10     	; 0x1b8 <DIO_SetPinValue+0x72>
 1ae:	82 30       	cpi	r24, 0x02	; 2
 1b0:	c9 f0       	breq	.+50     	; 0x1e4 <DIO_SetPinValue+0x9e>
 1b2:	83 30       	cpi	r24, 0x03	; 3
 1b4:	11 f1       	breq	.+68     	; 0x1fa <DIO_SetPinValue+0xb4>
 1b6:	08 95       	ret
 1b8:	2b b3       	in	r18, 0x1b	; 27
 1ba:	81 e0       	ldi	r24, 0x01	; 1
 1bc:	90 e0       	ldi	r25, 0x00	; 0
 1be:	01 c0       	rjmp	.+2      	; 0x1c2 <DIO_SetPinValue+0x7c>
 1c0:	88 0f       	add	r24, r24
 1c2:	6a 95       	dec	r22
 1c4:	ea f7       	brpl	.-6      	; 0x1c0 <DIO_SetPinValue+0x7a>
 1c6:	80 95       	com	r24
 1c8:	82 23       	and	r24, r18
 1ca:	8b bb       	out	0x1b, r24	; 27
 1cc:	08 95       	ret
 1ce:	28 b3       	in	r18, 0x18	; 24
 1d0:	81 e0       	ldi	r24, 0x01	; 1
 1d2:	90 e0       	ldi	r25, 0x00	; 0
 1d4:	01 c0       	rjmp	.+2      	; 0x1d8 <DIO_SetPinValue+0x92>
 1d6:	88 0f       	add	r24, r24
 1d8:	6a 95       	dec	r22
 1da:	ea f7       	brpl	.-6      	; 0x1d6 <DIO_SetPinValue+0x90>
 1dc:	80 95       	com	r24
 1de:	82 23       	and	r24, r18
 1e0:	88 bb       	out	0x18, r24	; 24
 1e2:	08 95       	ret
 1e4:	25 b3       	in	r18, 0x15	; 21
 1e6:	81 e0       	ldi	r24, 0x01	; 1
 1e8:	90 e0       	ldi	r25, 0x00	; 0
 1ea:	01 c0       	rjmp	.+2      	; 0x1ee <DIO_SetPinValue+0xa8>
 1ec:	88 0f       	add	r24, r24
 1ee:	6a 95       	dec	r22
 1f0:	ea f7       	brpl	.-6      	; 0x1ec <DIO_SetPinValue+0xa6>
 1f2:	80 95       	com	r24
 1f4:	82 23       	and	r24, r18
 1f6:	85 bb       	out	0x15, r24	; 21
 1f8:	08 95       	ret
 1fa:	22 b3       	in	r18, 0x12	; 18
 1fc:	81 e0       	ldi	r24, 0x01	; 1
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	01 c0       	rjmp	.+2      	; 0x204 <DIO_SetPinValue+0xbe>
 202:	88 0f       	add	r24, r24
 204:	6a 95       	dec	r22
 206:	ea f7       	brpl	.-6      	; 0x202 <DIO_SetPinValue+0xbc>
 208:	80 95       	com	r24
 20a:	82 23       	and	r24, r18
 20c:	82 bb       	out	0x12, r24	; 18
 20e:	08 95       	ret

00000210 <DIO_TogglePin>:
 210:	81 30       	cpi	r24, 0x01	; 1
 212:	81 f0       	breq	.+32     	; 0x234 <DIO_TogglePin+0x24>
 214:	28 f0       	brcs	.+10     	; 0x220 <DIO_TogglePin+0x10>
 216:	82 30       	cpi	r24, 0x02	; 2
 218:	b9 f0       	breq	.+46     	; 0x248 <DIO_TogglePin+0x38>
 21a:	83 30       	cpi	r24, 0x03	; 3
 21c:	f9 f0       	breq	.+62     	; 0x25c <DIO_TogglePin+0x4c>
 21e:	08 95       	ret
 220:	2b b3       	in	r18, 0x1b	; 27
 222:	81 e0       	ldi	r24, 0x01	; 1
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	01 c0       	rjmp	.+2      	; 0x22a <DIO_TogglePin+0x1a>
 228:	88 0f       	add	r24, r24
 22a:	6a 95       	dec	r22
 22c:	ea f7       	brpl	.-6      	; 0x228 <DIO_TogglePin+0x18>
 22e:	82 27       	eor	r24, r18
 230:	8b bb       	out	0x1b, r24	; 27
 232:	08 95       	ret
 234:	28 b3       	in	r18, 0x18	; 24
 236:	81 e0       	ldi	r24, 0x01	; 1
 238:	90 e0       	ldi	r25, 0x00	; 0
 23a:	01 c0       	rjmp	.+2      	; 0x23e <DIO_TogglePin+0x2e>
 23c:	88 0f       	add	r24, r24
 23e:	6a 95       	dec	r22
 240:	ea f7       	brpl	.-6      	; 0x23c <DIO_TogglePin+0x2c>
 242:	82 27       	eor	r24, r18
 244:	88 bb       	out	0x18, r24	; 24
 246:	08 95       	ret
 248:	25 b3       	in	r18, 0x15	; 21
 24a:	81 e0       	ldi	r24, 0x01	; 1
 24c:	90 e0       	ldi	r25, 0x00	; 0
 24e:	01 c0       	rjmp	.+2      	; 0x252 <DIO_TogglePin+0x42>
 250:	88 0f       	add	r24, r24
 252:	6a 95       	dec	r22
 254:	ea f7       	brpl	.-6      	; 0x250 <DIO_TogglePin+0x40>
 256:	82 27       	eor	r24, r18
 258:	85 bb       	out	0x15, r24	; 21
 25a:	08 95       	ret
 25c:	22 b3       	in	r18, 0x12	; 18
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	90 e0       	ldi	r25, 0x00	; 0
 262:	01 c0       	rjmp	.+2      	; 0x266 <DIO_TogglePin+0x56>
 264:	88 0f       	add	r24, r24
 266:	6a 95       	dec	r22
 268:	ea f7       	brpl	.-6      	; 0x264 <DIO_TogglePin+0x54>
 26a:	82 27       	eor	r24, r18
 26c:	82 bb       	out	0x12, r24	; 18
 26e:	08 95       	ret

00000270 <LED0_Init>:
 270:	41 e0       	ldi	r20, 0x01	; 1
 272:	62 e0       	ldi	r22, 0x02	; 2
 274:	80 e0       	ldi	r24, 0x00	; 0
 276:	0c 94 3e 00 	jmp	0x7c	; 0x7c <DIO_SetPinDirection>

0000027a <LED0_Toggle>:
 27a:	62 e0       	ldi	r22, 0x02	; 2
 27c:	80 e0       	ldi	r24, 0x00	; 0
 27e:	0c 94 08 01 	jmp	0x210	; 0x210 <DIO_TogglePin>

00000282 <main>:
 282:	0e 94 77 01 	call	0x2ee	; 0x2ee <UART_Init>
 286:	0e 94 38 01 	call	0x270	; 0x270 <LED0_Init>
 28a:	0e 94 52 01 	call	0x2a4	; 0x2a4 <SPI_MasterInit>
 28e:	0e 94 72 01 	call	0x2e4	; 0x2e4 <SPI_InitTrans>
 292:	0e 94 8a 01 	call	0x314	; 0x314 <UART_Recive_Byte>
 296:	88 23       	and	r24, r24
 298:	e1 f3       	breq	.-8      	; 0x292 <main+0x10>
 29a:	0e 94 6e 01 	call	0x2dc	; 0x2dc <SPI_Trans>
 29e:	0e 94 3d 01 	call	0x27a	; 0x27a <LED0_Toggle>
 2a2:	f7 cf       	rjmp	.-18     	; 0x292 <main+0x10>

000002a4 <SPI_MasterInit>:
 2a4:	41 e0       	ldi	r20, 0x01	; 1
 2a6:	64 e0       	ldi	r22, 0x04	; 4
 2a8:	81 e0       	ldi	r24, 0x01	; 1
 2aa:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_SetPinDirection>
 2ae:	41 e0       	ldi	r20, 0x01	; 1
 2b0:	65 e0       	ldi	r22, 0x05	; 5
 2b2:	81 e0       	ldi	r24, 0x01	; 1
 2b4:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_SetPinDirection>
 2b8:	40 e0       	ldi	r20, 0x00	; 0
 2ba:	66 e0       	ldi	r22, 0x06	; 6
 2bc:	81 e0       	ldi	r24, 0x01	; 1
 2be:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_SetPinDirection>
 2c2:	41 e0       	ldi	r20, 0x01	; 1
 2c4:	67 e0       	ldi	r22, 0x07	; 7
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_SetPinDirection>
 2cc:	68 9a       	sbi	0x0d, 0	; 13
 2ce:	69 9a       	sbi	0x0d, 1	; 13
 2d0:	6a 98       	cbi	0x0d, 2	; 13
 2d2:	6b 98       	cbi	0x0d, 3	; 13
 2d4:	6c 9a       	sbi	0x0d, 4	; 13
 2d6:	6d 98       	cbi	0x0d, 5	; 13
 2d8:	6e 9a       	sbi	0x0d, 6	; 13
 2da:	08 95       	ret

000002dc <SPI_Trans>:
 2dc:	8f b9       	out	0x0f, r24	; 15
 2de:	77 9b       	sbis	0x0e, 7	; 14
 2e0:	fe cf       	rjmp	.-4      	; 0x2de <SPI_Trans+0x2>
 2e2:	08 95       	ret

000002e4 <SPI_InitTrans>:
 2e4:	40 e0       	ldi	r20, 0x00	; 0
 2e6:	64 e0       	ldi	r22, 0x04	; 4
 2e8:	81 e0       	ldi	r24, 0x01	; 1
 2ea:	0c 94 a3 00 	jmp	0x146	; 0x146 <DIO_SetPinValue>

000002ee <UART_Init>:
 2ee:	40 e0       	ldi	r20, 0x00	; 0
 2f0:	60 e0       	ldi	r22, 0x00	; 0
 2f2:	83 e0       	ldi	r24, 0x03	; 3
 2f4:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_SetPinDirection>
 2f8:	41 e0       	ldi	r20, 0x01	; 1
 2fa:	61 e0       	ldi	r22, 0x01	; 1
 2fc:	83 e0       	ldi	r24, 0x03	; 3
 2fe:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_SetPinDirection>
 302:	8a b1       	in	r24, 0x0a	; 10
 304:	88 61       	ori	r24, 0x18	; 24
 306:	8a b9       	out	0x0a, r24	; 10
 308:	80 b5       	in	r24, 0x20	; 32
 30a:	86 68       	ori	r24, 0x86	; 134
 30c:	80 bd       	out	0x20, r24	; 32
 30e:	83 e3       	ldi	r24, 0x33	; 51
 310:	89 b9       	out	0x09, r24	; 9
 312:	08 95       	ret

00000314 <UART_Recive_Byte>:
 314:	5f 9b       	sbis	0x0b, 7	; 11
 316:	fe cf       	rjmp	.-4      	; 0x314 <UART_Recive_Byte>
 318:	8c b1       	in	r24, 0x0c	; 12
 31a:	08 95       	ret

0000031c <_exit>:
 31c:	f8 94       	cli

0000031e <__stop_program>:
 31e:	ff cf       	rjmp	.-2      	; 0x31e <__stop_program>
