
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202003synp2, Build 170R, Built Oct 21 2020 10:52:30, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
34       D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44)

*******************************************************************
Modules that may have changed as a result of file changes: 34
MID:  lib.cell.view
55       work.GEN_DDS.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
15       work.adc96.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
16       work.adc_controller.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
17       work.adc_pcm_gear.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
18       work.bigfifo.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
19       work.clock_divider.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
20       work.cordic.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
22       work.crc16.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
23       work.crc7.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
24       work.dop_gear.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
25       work.down_441.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
26       work.down_882.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
27       work.down_rom.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
28       work.dsd128_176.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
29       work.dsd128_rom.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
30       work.dsd_input_gear.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
31       work.dsd_tx.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
32       work.dsdout.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
33       work.i2s32_input_gear.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
34       work.inctrl.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
35       work.kill_dc176.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
36       work.mem_controller.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
37       work.outctrl.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
38       work.pcm2dsd.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
39       work.pcm_tx.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
40       work.pcmin.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
42       work.ram_2p.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
43       work.sd_data.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
44       work.sdtop.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
45       work.simple_pcm_gear.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
46       work.spdif_tx.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
47       work.sync_logic.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)
48       work.test.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (module definition)
54       work.wavegen.verilog may have changed because the following files changed:
                        D:\820\igloo\work\test.v (2021-08-04 15:24:52, 2021-08-04 15:39:44) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 35
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v (2020-11-03 15:58:10)
1        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\hypermods.v (2020-11-03 15:58:13)
2        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_objects.v (2020-11-03 15:58:13)
3        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_pipes.svh (2020-11-03 15:58:13)
4        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\umr_capim.v (2020-11-03 15:58:13)
5        D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v (2021-07-22 15:48:19)
6        D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v (2021-07-22 15:48:19)
7        D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v (2021-07-22 15:48:19)
8        D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v (2021-07-22 15:48:19)
9        D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v (2021-07-22 15:48:19)
10       D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v (2021-07-22 15:48:19)
11       D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v (2021-07-22 15:48:19)
12       D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2021-07-22 15:48:19)
13       D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2021-07-22 15:48:19)
14       D:\820\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2021-07-22 15:48:21)
15       D:\820\igloo\soc\sdio25\component\work\u8\u8.v (2021-08-04 11:17:31)
16       D:\820\igloo\soc\sdio25\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v (2021-08-03 17:16:40)
17       D:\820\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v (2021-08-03 17:16:42)
18       D:\820\igloo\soc\sdio25\component\work\u8_sb\u8_sb.v (2021-08-03 17:16:42)
19       D:\820\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v (2021-08-03 17:16:36)
20       D:\820\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v (2021-08-03 17:16:36)
36       D:\820\igloo\work\GEN_DDS.v (2021-08-03 20:28:55)
21       D:\820\igloo\work\adc96.v (2021-08-03 20:29:21)
22       D:\820\igloo\work\bigfifo.v (2017-10-25 19:52:43)
23       D:\820\igloo\work\cordic.v (2021-07-27 13:48:30)
24       D:\820\igloo\work\crc7.v (2017-10-25 19:52:43)
25       D:\820\igloo\work\down441.v (2021-07-29 20:22:45)
26       D:\820\igloo\work\down882.v (2021-07-29 20:22:45)
27       D:\820\igloo\work\down_rom.v (2021-07-29 20:22:45)
28       D:\820\igloo\work\dsd128_rom.v (2021-07-29 20:22:45)
29       D:\820\igloo\work\dsd128filter.v (2021-07-29 20:22:45)
31       D:\820\igloo\work\ram.v (2021-07-29 20:22:45)
32       D:\820\igloo\work\sd.v (2021-08-03 20:46:18)
33       D:\820\igloo\work\sound.v (2021-08-03 19:43:07)
35       D:\820\igloo\work\wavegen.v (2021-07-27 13:48:30)

*******************************************************************
Unchanged modules: 21
MID:  lib.cell.view
0        COREAHBLITE_LIB.COREAHBLITE_ADDRDEC.verilog
1        COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM.verilog
2        COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE.verilog
3        COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16.verilog
4        COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER.verilog
5        COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE.verilog
6        COREAHBLITE_LIB.CoreAHBLite.verilog
7        work.CoreResetP.verilog
8        work.MSS_025.verilog
9        work.RCOSC_1MHZ.verilog
10       work.RCOSC_1MHZ_FAB.verilog
11       work.RCOSC_25_50MHZ.verilog
12       work.RCOSC_25_50MHZ_FAB.verilog
13       work.XTLOSC.verilog
14       work.XTLOSC_FAB.verilog
21       work.coreresetp_pcie_hotreset.verilog
49       work.u8.verilog
50       work.u8_sb.verilog
51       work.u8_sb_CCC_0_FCCC.verilog
52       work.u8_sb_FABOSC_0_OSC.verilog
53       work.u8_sb_HPMS.verilog
