{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623060485437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623060485443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 13:08:05 2021 " "Processing started: Mon Jun 07 13:08:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623060485443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060485443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_16_bit -c alu_16_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_16_bit -c alu_16_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060485443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623060485929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623060485929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_16_bit-structural " "Found design unit 1: alu_16_bit-structural" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/alu_16_bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493252 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_16_bit " "Found entity 1: alu_16_bit" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/alu_16_bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060493252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1_bit-structural " "Found design unit 1: alu_1_bit-structural" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/alu_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493254 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1_bit " "Found entity 1: alu_1_bit" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/alu_1_bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060493254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_components.vhd 9 4 " "Found 9 design units, including 4 entities, in source file basic_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_components " "Found design unit 1: basic_components" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 one_bit_adder-model_conc " "Found design unit 2: one_bit_adder-model_conc" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux2_to_1-model_conc " "Found design unit 3: mux2_to_1-model_conc" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux4_to_1-model_conc " "Found design unit 4: mux4_to_1-model_conc" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 control_circuit-model_conc " "Found design unit 5: control_circuit-model_conc" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493256 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_adder " "Found entity 1: one_bit_adder" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493256 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_to_1 " "Found entity 2: mux2_to_1" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493256 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4_to_1 " "Found entity 3: mux4_to_1" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493256 ""} { "Info" "ISGN_ENTITY_NAME" "4 control_circuit " "Found entity 4: control_circuit" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623060493256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060493256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_16_bit " "Elaborating entity \"alu_16_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623060493309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_circuit control_circuit:Init " "Elaborating entity \"control_circuit\" for hierarchy \"control_circuit:Init\"" {  } { { "alu_16_bit.vhd" "Init" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/alu_16_bit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623060493324 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op basic_components.vhd(96) " "VHDL Process Statement warning at basic_components.vhd(96): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623060493335 "|alu_16_bit|control_circuit:Init"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ainv basic_components.vhd(96) " "VHDL Process Statement warning at basic_components.vhd(96): inferring latch(es) for signal or variable \"ainv\", which holds its previous value in one or more paths through the process" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623060493335 "|alu_16_bit|control_circuit:Init"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "binv basic_components.vhd(96) " "VHDL Process Statement warning at basic_components.vhd(96): inferring latch(es) for signal or variable \"binv\", which holds its previous value in one or more paths through the process" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623060493335 "|alu_16_bit|control_circuit:Init"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cin basic_components.vhd(96) " "VHDL Process Statement warning at basic_components.vhd(96): inferring latch(es) for signal or variable \"cin\", which holds its previous value in one or more paths through the process" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623060493335 "|alu_16_bit|control_circuit:Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cin basic_components.vhd(96) " "Inferred latch for \"cin\" at basic_components.vhd(96)" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060493335 "|alu_16_bit|control_circuit:Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binv basic_components.vhd(96) " "Inferred latch for \"binv\" at basic_components.vhd(96)" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060493336 "|alu_16_bit|control_circuit:Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ainv basic_components.vhd(96) " "Inferred latch for \"ainv\" at basic_components.vhd(96)" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060493336 "|alu_16_bit|control_circuit:Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] basic_components.vhd(96) " "Inferred latch for \"op\[0\]\" at basic_components.vhd(96)" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060493336 "|alu_16_bit|control_circuit:Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] basic_components.vhd(96) " "Inferred latch for \"op\[1\]\" at basic_components.vhd(96)" {  } { { "basic_components.vhd" "" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/basic_components.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060493336 "|alu_16_bit|control_circuit:Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bit alu_1_bit:Stage0 " "Elaborating entity \"alu_1_bit\" for hierarchy \"alu_1_bit:Stage0\"" {  } { { "alu_16_bit.vhd" "Stage0" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/alu_16_bit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623060493336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_to_1 alu_1_bit:Stage0\|mux2_to_1:Step0 " "Elaborating entity \"mux2_to_1\" for hierarchy \"alu_1_bit:Stage0\|mux2_to_1:Step0\"" {  } { { "alu_1_bit.vhd" "Step0" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/alu_1_bit.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623060493351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_adder alu_1_bit:Stage0\|one_bit_adder:Step4 " "Elaborating entity \"one_bit_adder\" for hierarchy \"alu_1_bit:Stage0\|one_bit_adder:Step4\"" {  } { { "alu_1_bit.vhd" "Step4" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/alu_1_bit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623060493375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_to_1 alu_1_bit:Stage0\|mux4_to_1:Step6 " "Elaborating entity \"mux4_to_1\" for hierarchy \"alu_1_bit:Stage0\|mux4_to_1:Step6\"" {  } { { "alu_1_bit.vhd" "Step6" { Text "C:/Users/nikol/OneDrive/Documents/school/Quartus/ergasia2.2/alu_1_bit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623060493390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623060494076 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623060494076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623060494076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623060494076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623060494230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 13:08:14 2021 " "Processing ended: Mon Jun 07 13:08:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623060494230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623060494230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623060494230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623060494230 ""}
