{"vcs1":{"timestamp_begin":1742290578.698966075, "rt":4.10, "ut":3.84, "st":0.20}}
{"vcselab":{"timestamp_begin":1742290582.876767879, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1742290583.208124705, "rt":0.26, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742290578.384931320}
{"VCS_COMP_START_TIME": 1742290578.384931320}
{"VCS_COMP_END_TIME": 1742290583.538698780}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 359728}}
{"vcselab": {"peak_mem": 158276}}
