-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pointwise_conv2d_fix is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce1 : OUT STD_LOGIC;
    input_r_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pointwise_conv2d_fix is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv14_310 : STD_LOGIC_VECTOR (13 downto 0) := "00001100010000";
    constant ap_const_lv27_310 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001100010000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000111";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv16_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001001";
    constant ap_const_lv16_A : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001010";
    constant ap_const_lv16_B : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001011";
    constant ap_const_lv16_C : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001100";
    constant ap_const_lv16_D : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001101";
    constant ap_const_lv16_E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001110";
    constant ap_const_lv16_F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal SeparableConv2D_0_b_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_0_b_s_ce0 : STD_LOGIC;
    signal SeparableConv2D_0_b_s_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal SeparableConv2D_0_w_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_0_w_s_ce0 : STD_LOGIC;
    signal SeparableConv2D_0_w_s_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal SeparableConv2D_0_w_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_0_w_s_ce1 : STD_LOGIC;
    signal SeparableConv2D_0_w_s_q1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln23_fu_497_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_459 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln18_fu_6979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln16_fu_500_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln16_reg_831 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal out_d_fu_498_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_reg_836 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_h_fu_482_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_h_reg_999 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal out_w_fu_486_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_reg_1252 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_476_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln23_34_reg_1426 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_490_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln23_3_reg_1429 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln20_reg_7760 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln30_fu_474_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln30_reg_1708 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln20_1_fu_7040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_469_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln23_39_reg_2169 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln23_37_fu_484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln23_37_reg_2431 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal add_ln23_36_fu_478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln23_36_reg_2434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal reg_2440 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fu_472_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_470_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_496_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln23_40_reg_2849 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_488_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln23_44_reg_3054 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_473_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln23_43_reg_3057 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fu_495_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln23_46_reg_3331 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal zext_ln16_fu_6920_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln16_reg_7701 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln16_fu_6924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln30_1_fu_6935_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln30_1_reg_7714 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sext_ln19_fu_6939_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln19_reg_7730 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln23_fu_6973_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln23_reg_7738 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln17_fu_6943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln23_fu_6990_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln23_reg_7746 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln20_fu_6994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal out_d_0_reg_392 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul_reg_404 : STD_LOGIC_VECTOR (13 downto 0);
    signal out_h_0_reg_415 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_0_reg_426 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal buffer_0_0_reg_437 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_d_0_0_reg_447 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln19_fu_6930_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_7_fu_7014_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_8_fu_7019_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_11_fu_7060_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_12_fu_7065_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_15_fu_7116_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_16_fu_7121_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_19_fu_7146_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_20_fu_7151_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_23_fu_7196_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_24_fu_7201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_27_fu_7226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_28_fu_7231_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_31_fu_7276_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_32_fu_7281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_33_fu_7306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_34_fu_7311_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_35_fu_7356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_36_fu_7361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_37_fu_7386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_38_fu_7391_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_39_fu_7436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_40_fu_7441_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_41_fu_7466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_42_fu_7471_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_43_fu_7516_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_44_fu_7521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_45_fu_7546_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_46_fu_7551_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_47_fu_7596_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_48_fu_7601_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_49_fu_7626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_50_fu_7631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln30_fu_7696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_469_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3655_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_469_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_470_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_493_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_470_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_29_fu_7262_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_471_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3662_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_472_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_472_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_17_fu_7132_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_473_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3646_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_489_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_473_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln30_fu_7070_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_475_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_5_fu_7000_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_67_fu_7612_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_476_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_476_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_477_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_9_fu_7046_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_57_fu_7422_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_479_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3659_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3663_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_481_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_481_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_53_fu_7342_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3637_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln23_4_fu_6832_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln23_5_fu_6854_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3660_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_487_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln23_12_fu_3648_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_487_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln23_61_fu_7502_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_488_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_488_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_489_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_489_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_21_fu_7182_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_490_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_490_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_65_fu_7582_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_491_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_25_fu_7212_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_63_fu_7532_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_492_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_493_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_493_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_13_fu_7102_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_494_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_55_fu_7372_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_59_fu_7452_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_495_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_481_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_495_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_51_fu_7292_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_496_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_496_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln23_4_fu_6985_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3633_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_11_fu_7166_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_29_fu_7406_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3633_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln23_12_fu_7171_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_30_fu_7411_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3634_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_20_fu_7316_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_38_fu_7556_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3634_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln23_21_fu_7321_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_39_fu_7561_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln23_3_fu_3635_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln23_3_fu_3635_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3637_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln23_22_fu_7187_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln23_54_fu_7347_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln23_68_fu_7617_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3642_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_17_fu_7246_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_35_fu_7486_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3642_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln23_18_fu_7251_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_36_fu_7491_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3646_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln23_6_fu_7005_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln23_58_fu_7427_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3647_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_14_fu_7236_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_32_fu_7476_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3647_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln23_15_fu_7241_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_33_fu_7481_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln23_12_fu_3648_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3649_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_23_fu_7326_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_41_fu_7566_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3649_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln23_24_fu_7331_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_42_fu_7571_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3655_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln23_52_fu_7297_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln23_64_fu_7537_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3656_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_8_fu_7156_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_26_fu_7396_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3656_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln23_9_fu_7161_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_27_fu_7401_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3659_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln23_26_fu_7217_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln23_56_fu_7377_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3660_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln23_18_fu_7137_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln23_66_fu_7587_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3662_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln23_10_fu_7051_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln23_60_fu_7457_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln23_47_fu_7646_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3662_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln23_48_fu_7651_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3663_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln23_14_fu_7107_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln23_62_fu_7507_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3664_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_2_fu_7024_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_44_fu_7636_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3664_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln23_3_fu_7029_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln23_45_fu_7641_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3664_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3656_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3633_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3647_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3642_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3634_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3649_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln_fu_6949_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln23_1_fu_6961_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln23_2_fu_6957_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln23_3_fu_6969_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln23_1_fu_7010_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_475_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln20_fu_7034_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_471_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln23_4_fu_7056_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_477_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln30_fu_7070_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln23_3_fu_3635_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal or_ln20_1_fu_7096_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_480_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln23_7_fu_7112_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln20_2_fu_7126_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_485_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln23_10_fu_7142_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln20_3_fu_7176_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_483_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln23_13_fu_7192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln20_4_fu_7206_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_492_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln23_16_fu_7222_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_491_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln20_5_fu_7256_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_487_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln23_19_fu_7272_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln20_6_fu_7286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_22_fu_7302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln20_7_fu_7336_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln23_18_fu_499_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln23_25_fu_7352_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln20_8_fu_7366_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_479_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln23_28_fu_7382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_494_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln20_9_fu_7416_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_31_fu_7432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln20_10_fu_7446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_34_fu_7462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln20_11_fu_7496_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_37_fu_7512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln23_44_fu_7521_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln20_12_fu_7526_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_40_fu_7542_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln20_13_fu_7576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_43_fu_7592_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln20_14_fu_7606_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln23_46_fu_7622_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_7671_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln27_fu_7667_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln27_fu_7679_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln30_1_fu_7692_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_481_p01 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_481_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_489_p01 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_489_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_490_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln23_12_fu_3648_p00 : STD_LOGIC_VECTOR (26 downto 0);

    component pointwise_conv2d_fix_SeparableConv2D_0_b_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component pointwise_conv2d_fix_SeparableConv2D_0_w_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    SeparableConv2D_0_b_s_U : component pointwise_conv2d_fix_SeparableConv2D_0_b_s
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => SeparableConv2D_0_b_s_address0,
        ce0 => SeparableConv2D_0_b_s_ce0,
        q0 => SeparableConv2D_0_b_s_q0);

    SeparableConv2D_0_w_s_U : component pointwise_conv2d_fix_SeparableConv2D_0_w_s
    generic map (
        DataWidth => 15,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => SeparableConv2D_0_w_s_address0,
        ce0 => SeparableConv2D_0_w_s_ce0,
        q0 => SeparableConv2D_0_w_s_q0,
        address1 => SeparableConv2D_0_w_s_address1,
        ce1 => SeparableConv2D_0_w_s_ce1,
        q1 => SeparableConv2D_0_w_s_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    buffer_0_0_reg_437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                buffer_0_0_reg_437 <= grp_fu_470_p2(16 - 1 downto 0);
            elsif (((icmp_ln18_fu_6979_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                buffer_0_0_reg_437 <= sext_ln19_reg_7730;
            end if; 
        end if;
    end process;

    in_d_0_0_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                in_d_0_0_reg_447 <= reg_2440;
            elsif (((icmp_ln18_fu_6979_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                in_d_0_0_reg_447 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    out_d_0_reg_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln17_fu_6943_p2 = ap_const_lv1_1))) then 
                out_d_0_reg_392 <= out_d_reg_836;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                out_d_0_reg_392 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_h_0_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_fu_6979_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                out_h_0_reg_415 <= out_h_reg_999;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                out_h_0_reg_415 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_w_0_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_fu_6943_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                out_w_0_reg_426 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                out_w_0_reg_426 <= out_w_reg_1252;
            end if; 
        end if;
    end process;

    phi_mul_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln17_fu_6943_p2 = ap_const_lv1_1))) then 
                phi_mul_reg_404 <= add_ln16_reg_831;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_reg_404 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    reg_2440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                reg_2440 <= grp_fu_472_p2(16 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                reg_2440 <= grp_fu_476_p2;
            end if; 
        end if;
    end process;

    reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_7760 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln20_1_fu_7040_p2 = ap_const_lv1_1))) then 
                reg_459 <= grp_fu_490_p2(16 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln20_fu_6994_p2 = ap_const_lv1_1))) then 
                reg_459 <= buffer_0_0_reg_437;
            elsif (((icmp_ln18_fu_6979_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                reg_459 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln23_fu_497_p2),16));
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln16_reg_831 <= add_ln16_fu_500_p2;
                out_d_reg_836 <= out_d_fu_498_p2;
                    zext_ln16_reg_7701(13 downto 0) <= zext_ln16_fu_6920_p1(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln23_34_reg_1426 <= grp_fu_476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln23_36_reg_2434 <= add_ln23_36_fu_478_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln23_37_reg_2431 <= add_ln23_37_fu_484_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add_ln23_39_reg_2169 <= grp_fu_469_p2(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_7760 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                add_ln23_3_reg_1429 <= grp_fu_490_p2(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                add_ln23_40_reg_2849 <= grp_fu_496_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln23_43_reg_3057 <= grp_fu_473_p2(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln23_44_reg_3054 <= grp_fu_488_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                add_ln23_46_reg_3331 <= grp_fu_495_p2(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and ((icmp_ln20_1_fu_7040_p2 = ap_const_lv1_1) or (icmp_ln20_reg_7760 = ap_const_lv1_1)))) then
                add_ln30_reg_1708 <= add_ln30_fu_474_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                icmp_ln20_reg_7760 <= icmp_ln20_fu_6994_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                out_h_reg_999 <= out_h_fu_482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                out_w_reg_1252 <= out_w_fu_486_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                sext_ln19_reg_7730 <= sext_ln19_fu_6939_p1;
                    zext_ln30_1_reg_7714(4 downto 0) <= zext_ln30_1_fu_6935_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_fu_6979_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                sext_ln23_reg_7746 <= sext_ln23_fu_6990_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_fu_6943_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    sub_ln23_reg_7738(10 downto 2) <= sub_ln23_fu_6973_p2(10 downto 2);
            end if;
        end if;
    end process;
    zext_ln16_reg_7701(14) <= '0';
    zext_ln30_1_reg_7714(16 downto 5) <= "000000000000";
    sub_ln23_reg_7738(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln18_fu_6979_p2, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state7, icmp_ln20_reg_7760, icmp_ln20_1_fu_7040_p2, icmp_ln16_fu_6924_p2, icmp_ln17_fu_6943_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln16_fu_6924_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln17_fu_6943_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln18_fu_6979_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and ((icmp_ln20_1_fu_7040_p2 = ap_const_lv1_1) or (icmp_ln20_reg_7760 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    SeparableConv2D_0_b_s_address0 <= zext_ln19_fu_6930_p1(4 - 1 downto 0);

    SeparableConv2D_0_b_s_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            SeparableConv2D_0_b_s_ce0 <= ap_const_logic_1;
        else 
            SeparableConv2D_0_b_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SeparableConv2D_0_w_s_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state13, ap_CS_fsm_state6, zext_ln23_8_fu_7019_p1, zext_ln23_12_fu_7065_p1, zext_ln23_16_fu_7121_p1, zext_ln23_24_fu_7201_p1, zext_ln23_32_fu_7281_p1, zext_ln23_36_fu_7361_p1, zext_ln23_40_fu_7441_p1, zext_ln23_44_fu_7521_p1, zext_ln23_48_fu_7601_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            SeparableConv2D_0_w_s_address0 <= zext_ln23_48_fu_7601_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            SeparableConv2D_0_w_s_address0 <= zext_ln23_44_fu_7521_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            SeparableConv2D_0_w_s_address0 <= zext_ln23_40_fu_7441_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            SeparableConv2D_0_w_s_address0 <= zext_ln23_36_fu_7361_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            SeparableConv2D_0_w_s_address0 <= zext_ln23_32_fu_7281_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            SeparableConv2D_0_w_s_address0 <= zext_ln23_24_fu_7201_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            SeparableConv2D_0_w_s_address0 <= zext_ln23_16_fu_7121_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            SeparableConv2D_0_w_s_address0 <= zext_ln23_12_fu_7065_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            SeparableConv2D_0_w_s_address0 <= zext_ln23_8_fu_7019_p1(4 - 1 downto 0);
        else 
            SeparableConv2D_0_w_s_address0 <= "XXXX";
        end if; 
    end process;


    SeparableConv2D_0_w_s_address1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state13, zext_ln23_20_fu_7151_p1, zext_ln23_28_fu_7231_p1, zext_ln23_34_fu_7311_p1, zext_ln23_38_fu_7391_p1, zext_ln23_42_fu_7471_p1, zext_ln23_46_fu_7551_p1, zext_ln23_50_fu_7631_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            SeparableConv2D_0_w_s_address1 <= zext_ln23_50_fu_7631_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            SeparableConv2D_0_w_s_address1 <= zext_ln23_46_fu_7551_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            SeparableConv2D_0_w_s_address1 <= zext_ln23_42_fu_7471_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            SeparableConv2D_0_w_s_address1 <= zext_ln23_38_fu_7391_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            SeparableConv2D_0_w_s_address1 <= zext_ln23_34_fu_7311_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            SeparableConv2D_0_w_s_address1 <= zext_ln23_28_fu_7231_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            SeparableConv2D_0_w_s_address1 <= zext_ln23_20_fu_7151_p1(4 - 1 downto 0);
        else 
            SeparableConv2D_0_w_s_address1 <= "XXXX";
        end if; 
    end process;


    SeparableConv2D_0_w_s_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state13, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            SeparableConv2D_0_w_s_ce0 <= ap_const_logic_1;
        else 
            SeparableConv2D_0_w_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SeparableConv2D_0_w_s_ce1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            SeparableConv2D_0_w_s_ce1 <= ap_const_logic_1;
        else 
            SeparableConv2D_0_w_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln16_fu_500_p2 <= std_logic_vector(unsigned(phi_mul_reg_404) + unsigned(ap_const_lv14_310));
    add_ln23_18_fu_499_p2 <= std_logic_vector(unsigned(grp_fu_3637_p2) + unsigned(sext_ln23_reg_7746));
    add_ln23_36_fu_478_p2 <= std_logic_vector(unsigned(grp_fu_496_p2) + unsigned(add_ln23_34_reg_1426));
    add_ln23_37_fu_484_p2 <= std_logic_vector(unsigned(trunc_ln23_4_fu_6832_p4) + unsigned(trunc_ln23_5_fu_6854_p4));
    add_ln23_fu_497_p2 <= std_logic_vector(unsigned(sub_ln23_reg_7738) + unsigned(zext_ln23_4_fu_6985_p1));
    add_ln30_fu_474_p2 <= std_logic_vector(signed(sext_ln30_fu_7070_p1) + signed(zext_ln16_reg_7701));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln16_fu_6924_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln16_fu_6924_p2 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln16_fu_6924_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln16_fu_6924_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3633_p0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state12, sext_ln23_11_fu_7166_p1, sext_ln23_29_fu_7406_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_3633_p0 <= sext_ln23_29_fu_7406_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_3633_p0 <= sext_ln23_11_fu_7166_p1(16 - 1 downto 0);
        else 
            grp_fu_3633_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3633_p1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state12, sext_ln23_12_fu_7171_p1, sext_ln23_30_fu_7411_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_3633_p1 <= sext_ln23_30_fu_7411_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_3633_p1 <= sext_ln23_12_fu_7171_p1(15 - 1 downto 0);
        else 
            grp_fu_3633_p1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3633_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(grp_fu_3633_p0) * signed(grp_fu_3633_p1))), 30));

    grp_fu_3634_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state14, sext_ln23_20_fu_7316_p1, sext_ln23_38_fu_7556_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3634_p0 <= sext_ln23_38_fu_7556_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_3634_p0 <= sext_ln23_20_fu_7316_p1(16 - 1 downto 0);
        else 
            grp_fu_3634_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3634_p1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state14, sext_ln23_21_fu_7321_p1, sext_ln23_39_fu_7561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3634_p1 <= sext_ln23_39_fu_7561_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_3634_p1 <= sext_ln23_21_fu_7321_p1(15 - 1 downto 0);
        else 
            grp_fu_3634_p1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3634_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(grp_fu_3634_p0) * signed(grp_fu_3634_p1))), 30));

    grp_fu_3637_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state9, ap_CS_fsm_state14, zext_ln23_22_fu_7187_p1, zext_ln23_54_fu_7347_p1, zext_ln23_68_fu_7617_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3637_p0 <= zext_ln23_68_fu_7617_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_3637_p0 <= zext_ln23_54_fu_7347_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_3637_p0 <= zext_ln23_22_fu_7187_p1(16 - 1 downto 0);
        else 
            grp_fu_3637_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3637_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3637_p0) * unsigned(ap_const_lv27_310), 27));

    grp_fu_3642_p0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, sext_ln23_17_fu_7246_p1, sext_ln23_35_fu_7486_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_3642_p0 <= sext_ln23_35_fu_7486_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_3642_p0 <= sext_ln23_17_fu_7246_p1(16 - 1 downto 0);
        else 
            grp_fu_3642_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3642_p1_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, sext_ln23_18_fu_7251_p1, sext_ln23_36_fu_7491_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_3642_p1 <= sext_ln23_36_fu_7491_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_3642_p1 <= sext_ln23_18_fu_7251_p1(15 - 1 downto 0);
        else 
            grp_fu_3642_p1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3642_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(grp_fu_3642_p0) * signed(grp_fu_3642_p1))), 30));

    grp_fu_3646_p0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state6, zext_ln23_6_fu_7005_p1, zext_ln23_58_fu_7427_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_3646_p0 <= zext_ln23_58_fu_7427_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_3646_p0 <= zext_ln23_6_fu_7005_p1(16 - 1 downto 0);
        else 
            grp_fu_3646_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3646_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3646_p0) * unsigned(ap_const_lv27_310), 27));

    grp_fu_3647_p0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, sext_ln23_14_fu_7236_p1, sext_ln23_32_fu_7476_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_3647_p0 <= sext_ln23_32_fu_7476_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_3647_p0 <= sext_ln23_14_fu_7236_p1(16 - 1 downto 0);
        else 
            grp_fu_3647_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3647_p1_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, sext_ln23_15_fu_7241_p1, sext_ln23_33_fu_7481_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_3647_p1 <= sext_ln23_33_fu_7481_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_3647_p1 <= sext_ln23_15_fu_7241_p1(15 - 1 downto 0);
        else 
            grp_fu_3647_p1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3647_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(grp_fu_3647_p0) * signed(grp_fu_3647_p1))), 30));

    grp_fu_3649_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state14, sext_ln23_23_fu_7326_p1, sext_ln23_41_fu_7566_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3649_p0 <= sext_ln23_41_fu_7566_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_3649_p0 <= sext_ln23_23_fu_7326_p1(16 - 1 downto 0);
        else 
            grp_fu_3649_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3649_p1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state14, sext_ln23_24_fu_7331_p1, sext_ln23_42_fu_7571_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3649_p1 <= sext_ln23_42_fu_7571_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_3649_p1 <= sext_ln23_24_fu_7331_p1(15 - 1 downto 0);
        else 
            grp_fu_3649_p1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3649_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(grp_fu_3649_p0) * signed(grp_fu_3649_p1))), 30));

    grp_fu_3655_p0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, zext_ln23_52_fu_7297_p1, zext_ln23_64_fu_7537_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_3655_p0 <= zext_ln23_64_fu_7537_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_3655_p0 <= zext_ln23_52_fu_7297_p1(16 - 1 downto 0);
        else 
            grp_fu_3655_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3655_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3655_p0) * unsigned(ap_const_lv27_310), 27));

    grp_fu_3656_p0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state12, sext_ln23_8_fu_7156_p1, sext_ln23_26_fu_7396_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_3656_p0 <= sext_ln23_26_fu_7396_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_3656_p0 <= sext_ln23_8_fu_7156_p1(16 - 1 downto 0);
        else 
            grp_fu_3656_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3656_p1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state12, sext_ln23_9_fu_7161_p1, sext_ln23_27_fu_7401_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_3656_p1 <= sext_ln23_27_fu_7401_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_3656_p1 <= sext_ln23_9_fu_7161_p1(15 - 1 downto 0);
        else 
            grp_fu_3656_p1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3656_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(grp_fu_3656_p0) * signed(grp_fu_3656_p1))), 30));

    grp_fu_3659_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state9, zext_ln23_26_fu_7217_p1, zext_ln23_56_fu_7377_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_3659_p0 <= zext_ln23_56_fu_7377_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_3659_p0 <= zext_ln23_26_fu_7217_p1(16 - 1 downto 0);
        else 
            grp_fu_3659_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3659_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3659_p0) * unsigned(ap_const_lv27_310), 27));

    grp_fu_3660_p0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state14, zext_ln23_18_fu_7137_p1, zext_ln23_66_fu_7587_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3660_p0 <= zext_ln23_66_fu_7587_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_3660_p0 <= zext_ln23_18_fu_7137_p1(16 - 1 downto 0);
        else 
            grp_fu_3660_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3660_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3660_p0) * unsigned(ap_const_lv27_310), 27));

    grp_fu_3662_p0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state15, zext_ln23_10_fu_7051_p1, zext_ln23_60_fu_7457_p1, sext_ln23_47_fu_7646_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_3662_p0 <= sext_ln23_47_fu_7646_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_3662_p0 <= zext_ln23_60_fu_7457_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_3662_p0 <= zext_ln23_10_fu_7051_p1(17 - 1 downto 0);
        else 
            grp_fu_3662_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3662_p1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state15, sext_ln23_48_fu_7651_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_3662_p1 <= sext_ln23_48_fu_7651_p1(15 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_fu_3662_p1 <= ap_const_lv27_310(15 - 1 downto 0);
        else 
            grp_fu_3662_p1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3662_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(grp_fu_3662_p0) * signed(grp_fu_3662_p1))), 30));

    grp_fu_3663_p0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state13, zext_ln23_14_fu_7107_p1, zext_ln23_62_fu_7507_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_3663_p0 <= zext_ln23_62_fu_7507_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_3663_p0 <= zext_ln23_14_fu_7107_p1(16 - 1 downto 0);
        else 
            grp_fu_3663_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3663_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3663_p0) * unsigned(ap_const_lv27_310), 27));

    grp_fu_3664_p0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state15, sext_ln23_2_fu_7024_p1, sext_ln23_44_fu_7636_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_3664_p0 <= sext_ln23_44_fu_7636_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_3664_p0 <= sext_ln23_2_fu_7024_p1(16 - 1 downto 0);
        else 
            grp_fu_3664_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3664_p1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state15, sext_ln23_3_fu_7029_p1, sext_ln23_45_fu_7641_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_3664_p1 <= sext_ln23_45_fu_7641_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_3664_p1 <= sext_ln23_3_fu_7029_p1(15 - 1 downto 0);
        else 
            grp_fu_3664_p1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3664_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(grp_fu_3664_p0) * signed(grp_fu_3664_p1))), 30));

    grp_fu_469_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, grp_fu_488_p2, grp_fu_3655_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_469_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_488_p2),27));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_469_p0 <= grp_fu_3655_p2;
        else 
            grp_fu_469_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_469_p1_assign_proc : process(ap_CS_fsm_state11, add_ln23_37_reg_2431, ap_CS_fsm_state10, sext_ln23_reg_7746)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln23_37_reg_2431),27));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_469_p1 <= sext_ln23_reg_7746;
        else 
            grp_fu_469_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_469_p2 <= std_logic_vector(unsigned(grp_fu_469_p0) + unsigned(grp_fu_469_p1));

    grp_fu_470_p0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state16, zext_ln30_1_reg_7714, grp_fu_493_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_470_p0 <= grp_fu_493_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_470_p0 <= zext_ln30_1_reg_7714;
        else 
            grp_fu_470_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_470_p1_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state16, add_ln23_40_reg_2849, zext_ln23_29_fu_7262_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln23_40_reg_2849),17));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_470_p1 <= zext_ln23_29_fu_7262_p1;
        else 
            grp_fu_470_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_470_p2 <= std_logic_vector(unsigned(grp_fu_470_p0) + unsigned(grp_fu_470_p1));
    grp_fu_471_p0 <= grp_fu_3662_p2(27 - 1 downto 0);
    grp_fu_471_p2 <= std_logic_vector(unsigned(grp_fu_471_p0) + unsigned(sext_ln23_reg_7746));

    grp_fu_472_p0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state14, zext_ln30_1_reg_7714, in_d_0_0_reg_447)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_472_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_d_0_0_reg_447),17));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_472_p0 <= zext_ln30_1_reg_7714;
        else 
            grp_fu_472_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_472_p1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state14, zext_ln23_17_fu_7132_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_10),17));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_472_p1 <= zext_ln23_17_fu_7132_p1;
        else 
            grp_fu_472_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_472_p2 <= std_logic_vector(unsigned(grp_fu_472_p0) + unsigned(grp_fu_472_p1));

    grp_fu_473_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state6, grp_fu_3646_p2, grp_fu_489_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_473_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_489_p2),27));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_473_p0 <= grp_fu_3646_p2;
        else 
            grp_fu_473_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_473_p1_assign_proc : process(reg_2440, ap_CS_fsm_state13, sext_ln23_reg_7746, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_2440),27));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_473_p1 <= sext_ln23_reg_7746;
        else 
            grp_fu_473_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_473_p2 <= std_logic_vector(unsigned(grp_fu_473_p0) + unsigned(grp_fu_473_p1));

    grp_fu_475_p1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state6, zext_ln23_5_fu_7000_p1, zext_ln23_67_fu_7612_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_475_p1 <= zext_ln23_67_fu_7612_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_475_p1 <= zext_ln23_5_fu_7000_p1;
        else 
            grp_fu_475_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_475_p2 <= std_logic_vector(unsigned(zext_ln30_1_reg_7714) + unsigned(grp_fu_475_p1));

    grp_fu_476_p0_assign_proc : process(ap_CS_fsm_state8, add_ln23_3_reg_1429, ap_CS_fsm_state12, grp_fu_3656_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_476_p0 <= grp_fu_3656_p2(29 downto 14);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_476_p0 <= add_ln23_3_reg_1429;
        else 
            grp_fu_476_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_476_p1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, grp_fu_3633_p2, mul_ln23_3_fu_3635_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_476_p1 <= grp_fu_3633_p2(29 downto 14);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_476_p1 <= mul_ln23_3_fu_3635_p2(29 downto 14);
        else 
            grp_fu_476_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_476_p2 <= std_logic_vector(unsigned(grp_fu_476_p0) + unsigned(grp_fu_476_p1));

    grp_fu_477_p1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state12, zext_ln23_9_fu_7046_p1, zext_ln23_57_fu_7422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_477_p1 <= zext_ln23_57_fu_7422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_477_p1 <= zext_ln23_9_fu_7046_p1;
        else 
            grp_fu_477_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_477_p2 <= std_logic_vector(unsigned(zext_ln30_1_reg_7714) + unsigned(grp_fu_477_p1));

    grp_fu_479_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_3646_p2, grp_fu_3659_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_479_p0 <= grp_fu_3646_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_479_p0 <= grp_fu_3659_p2;
        else 
            grp_fu_479_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_479_p2 <= std_logic_vector(unsigned(grp_fu_479_p0) + unsigned(sext_ln23_reg_7746));
    grp_fu_480_p2 <= std_logic_vector(unsigned(grp_fu_3663_p2) + unsigned(sext_ln23_reg_7746));

    grp_fu_481_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, zext_ln30_1_reg_7714, grp_fu_481_p01)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_481_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_481_p01),17));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_481_p0 <= zext_ln30_1_reg_7714;
        else 
            grp_fu_481_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_481_p01 <= grp_fu_3664_p2(29 downto 14);

    grp_fu_481_p1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, zext_ln23_53_fu_7342_p1, grp_fu_481_p11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_481_p11),17));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_481_p1 <= zext_ln23_53_fu_7342_p1;
        else 
            grp_fu_481_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_481_p11 <= grp_fu_3662_p2(29 downto 14);
    grp_fu_481_p2 <= std_logic_vector(unsigned(grp_fu_481_p0) + unsigned(grp_fu_481_p1));
    grp_fu_483_p2 <= std_logic_vector(unsigned(grp_fu_3637_p2) + unsigned(sext_ln23_reg_7746));
    grp_fu_485_p2 <= std_logic_vector(unsigned(grp_fu_3660_p2) + unsigned(sext_ln23_reg_7746));

    grp_fu_487_p0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, zext_ln30_1_reg_7714, mul_ln23_12_fu_3648_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_487_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln30_1_reg_7714),27));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_487_p0 <= mul_ln23_12_fu_3648_p2;
        else 
            grp_fu_487_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_487_p1_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, sext_ln23_reg_7746, zext_ln23_61_fu_7502_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln23_61_fu_7502_p1),27));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_487_p1 <= sext_ln23_reg_7746;
        else 
            grp_fu_487_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_487_p2 <= std_logic_vector(unsigned(grp_fu_487_p0) + unsigned(grp_fu_487_p1));

    grp_fu_488_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state14, grp_fu_3634_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_488_p0 <= grp_fu_3634_p2(29 downto 14);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_488_p0 <= grp_fu_3634_p2(29 downto 14);
        else 
            grp_fu_488_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_488_p1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state14, grp_fu_3649_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_488_p1 <= grp_fu_3649_p2(29 downto 14);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_488_p1 <= grp_fu_3649_p2(29 downto 14);
        else 
            grp_fu_488_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_488_p2 <= std_logic_vector(unsigned(grp_fu_488_p0) + unsigned(grp_fu_488_p1));

    grp_fu_489_p0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13, zext_ln30_1_reg_7714, grp_fu_489_p01)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_489_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_489_p01),17));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_489_p0 <= zext_ln30_1_reg_7714;
        else 
            grp_fu_489_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_489_p01 <= grp_fu_3647_p2(29 downto 14);

    grp_fu_489_p1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13, zext_ln23_21_fu_7182_p1, grp_fu_489_p11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_489_p11),17));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_489_p1 <= zext_ln23_21_fu_7182_p1;
        else 
            grp_fu_489_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_489_p11 <= grp_fu_3642_p2(29 downto 14);
    grp_fu_489_p2 <= std_logic_vector(unsigned(grp_fu_489_p0) + unsigned(grp_fu_489_p1));

    grp_fu_490_p0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state14, zext_ln30_1_reg_7714, buffer_0_0_reg_437)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_490_p0 <= zext_ln30_1_reg_7714;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_490_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(buffer_0_0_reg_437),17));
        else 
            grp_fu_490_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_490_p1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state14, zext_ln23_65_fu_7582_p1, grp_fu_490_p10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_490_p1 <= zext_ln23_65_fu_7582_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_490_p10),17));
        else 
            grp_fu_490_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_490_p10 <= grp_fu_3664_p2(29 downto 14);
    grp_fu_490_p2 <= std_logic_vector(unsigned(grp_fu_490_p0) + unsigned(grp_fu_490_p1));

    grp_fu_491_p1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13, zext_ln23_25_fu_7212_p1, zext_ln23_63_fu_7532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_491_p1 <= zext_ln23_63_fu_7532_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_491_p1 <= zext_ln23_25_fu_7212_p1;
        else 
            grp_fu_491_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_491_p2 <= std_logic_vector(unsigned(zext_ln30_1_reg_7714) + unsigned(grp_fu_491_p1));

    grp_fu_492_p0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13, grp_fu_3655_p2, grp_fu_3659_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_492_p0 <= grp_fu_3655_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_492_p0 <= grp_fu_3659_p2;
        else 
            grp_fu_492_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_492_p2 <= std_logic_vector(unsigned(grp_fu_492_p0) + unsigned(sext_ln23_reg_7746));

    grp_fu_493_p0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state16, add_ln23_46_reg_3331, zext_ln30_1_reg_7714)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_493_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln23_46_reg_3331),17));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_493_p0 <= zext_ln30_1_reg_7714;
        else 
            grp_fu_493_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_493_p1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state16, add_ln23_43_reg_3057, zext_ln23_13_fu_7102_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln23_43_reg_3057),17));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_493_p1 <= zext_ln23_13_fu_7102_p1;
        else 
            grp_fu_493_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_493_p2 <= std_logic_vector(unsigned(grp_fu_493_p0) + unsigned(grp_fu_493_p1));

    grp_fu_494_p1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, zext_ln23_55_fu_7372_p1, zext_ln23_59_fu_7452_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_494_p1 <= zext_ln23_59_fu_7452_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_494_p1 <= zext_ln23_55_fu_7372_p1;
        else 
            grp_fu_494_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_494_p2 <= std_logic_vector(unsigned(zext_ln30_1_reg_7714) + unsigned(grp_fu_494_p1));

    grp_fu_495_p0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state15, zext_ln30_1_reg_7714, grp_fu_481_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_495_p0 <= grp_fu_481_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_495_p0 <= zext_ln30_1_reg_7714;
        else 
            grp_fu_495_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_495_p1_assign_proc : process(ap_CS_fsm_state10, add_ln23_44_reg_3054, ap_CS_fsm_state15, zext_ln23_51_fu_7292_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln23_44_reg_3054),17));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_495_p1 <= zext_ln23_51_fu_7292_p1;
        else 
            grp_fu_495_p1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_495_p2 <= std_logic_vector(unsigned(grp_fu_495_p0) + unsigned(grp_fu_495_p1));

    grp_fu_496_p0_assign_proc : process(add_ln23_39_reg_2169, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_fu_3656_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_496_p0 <= add_ln23_39_reg_2169;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_496_p0 <= grp_fu_3656_p2(29 downto 14);
        else 
            grp_fu_496_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_496_p1_assign_proc : process(add_ln23_36_reg_2434, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_fu_3633_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_496_p1 <= add_ln23_36_reg_2434;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_496_p1 <= grp_fu_3633_p2(29 downto 14);
        else 
            grp_fu_496_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_496_p2 <= std_logic_vector(unsigned(grp_fu_496_p0) + unsigned(grp_fu_496_p1));
    icmp_ln16_fu_6924_p2 <= "1" when (out_d_0_reg_392 = ap_const_lv5_10) else "0";
    icmp_ln17_fu_6943_p2 <= "1" when (out_h_0_reg_415 = ap_const_lv5_1C) else "0";
    icmp_ln18_fu_6979_p2 <= "1" when (out_w_0_reg_426 = ap_const_lv5_1C) else "0";
    icmp_ln20_1_fu_7040_p2 <= "1" when (or_ln20_fu_7034_p2 = ap_const_lv16_1) else "0";
    icmp_ln20_fu_6994_p2 <= "1" when (in_d_0_0_reg_447 = ap_const_lv16_1) else "0";

    input_r_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state13, ap_CS_fsm_state6, zext_ln23_7_fu_7014_p1, zext_ln23_11_fu_7060_p1, zext_ln23_15_fu_7116_p1, zext_ln23_27_fu_7226_p1, zext_ln23_33_fu_7306_p1, zext_ln23_37_fu_7386_p1, zext_ln23_41_fu_7466_p1, zext_ln23_45_fu_7546_p1, zext_ln23_49_fu_7626_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_r_address0 <= zext_ln23_49_fu_7626_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_r_address0 <= zext_ln23_45_fu_7546_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_r_address0 <= zext_ln23_41_fu_7466_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_r_address0 <= zext_ln23_37_fu_7386_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_r_address0 <= zext_ln23_33_fu_7306_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_r_address0 <= zext_ln23_27_fu_7226_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_r_address0 <= zext_ln23_15_fu_7116_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_r_address0 <= zext_ln23_11_fu_7060_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_r_address0 <= zext_ln23_7_fu_7014_p1(14 - 1 downto 0);
        else 
            input_r_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    input_r_address1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state13, zext_ln23_19_fu_7146_p1, zext_ln23_23_fu_7196_p1, zext_ln23_31_fu_7276_p1, zext_ln23_35_fu_7356_p1, zext_ln23_39_fu_7436_p1, zext_ln23_43_fu_7516_p1, zext_ln23_47_fu_7596_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_r_address1 <= zext_ln23_47_fu_7596_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_r_address1 <= zext_ln23_43_fu_7516_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_r_address1 <= zext_ln23_39_fu_7436_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_r_address1 <= zext_ln23_35_fu_7356_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_r_address1 <= zext_ln23_31_fu_7276_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_r_address1 <= zext_ln23_23_fu_7196_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_r_address1 <= zext_ln23_19_fu_7146_p1(14 - 1 downto 0);
        else 
            input_r_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    input_r_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state13, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_r_ce1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            input_r_ce1 <= ap_const_logic_1;
        else 
            input_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln23_12_fu_3648_p0 <= mul_ln23_12_fu_3648_p00(16 - 1 downto 0);
    mul_ln23_12_fu_3648_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_5_fu_7256_p2),27));
    mul_ln23_12_fu_3648_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln23_12_fu_3648_p0) * unsigned(ap_const_lv27_310), 27));
    mul_ln23_3_fu_3635_p0 <= input_r_q0;
    mul_ln23_3_fu_3635_p1 <= SeparableConv2D_0_w_s_q0;
    mul_ln23_3_fu_3635_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln23_3_fu_3635_p0) * signed(mul_ln23_3_fu_3635_p1))), 30));
    or_ln20_10_fu_7446_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_B);
    or_ln20_11_fu_7496_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_C);
    or_ln20_12_fu_7526_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_D);
    or_ln20_13_fu_7576_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_E);
    or_ln20_14_fu_7606_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_F);
    or_ln20_1_fu_7096_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_2);
    or_ln20_2_fu_7126_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_3);
    or_ln20_3_fu_7176_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_4);
    or_ln20_4_fu_7206_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_5);
    or_ln20_5_fu_7256_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_6);
    or_ln20_6_fu_7286_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_7);
    or_ln20_7_fu_7336_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_8);
    or_ln20_8_fu_7366_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_9);
    or_ln20_9_fu_7416_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_A);
    or_ln20_fu_7034_p2 <= (in_d_0_0_reg_447 or ap_const_lv16_1);
    out_d_fu_498_p2 <= std_logic_vector(unsigned(out_d_0_reg_392) + unsigned(ap_const_lv5_1));
    out_h_fu_482_p2 <= std_logic_vector(unsigned(out_h_0_reg_415) + unsigned(ap_const_lv5_1));
    out_w_fu_486_p2 <= std_logic_vector(unsigned(out_w_0_reg_426) + unsigned(ap_const_lv5_1));
    output_r_address0 <= zext_ln30_fu_7696_p1(14 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln27_fu_7679_p3),16));

    output_r_we0_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln27_fu_7679_p3 <= 
        ap_const_lv15_0 when (tmp_fu_7671_p3(0) = '1') else 
        trunc_ln27_fu_7667_p1;
        sext_ln19_fu_6939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_b_s_q0),16));

        sext_ln23_10_fu_7142_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_485_p2),32));

        sext_ln23_11_fu_7166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q1),30));

        sext_ln23_12_fu_7171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q1),30));

        sext_ln23_13_fu_7192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_483_p2),32));

        sext_ln23_14_fu_7236_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q1),30));

        sext_ln23_15_fu_7241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q0),30));

        sext_ln23_16_fu_7222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_492_p2),32));

        sext_ln23_17_fu_7246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q0),30));

        sext_ln23_18_fu_7251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q1),30));

        sext_ln23_19_fu_7272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_487_p2),32));

        sext_ln23_1_fu_7010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_473_p2),32));

        sext_ln23_20_fu_7316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q1),30));

        sext_ln23_21_fu_7321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q0),30));

        sext_ln23_22_fu_7302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_469_p2),32));

        sext_ln23_23_fu_7326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q0),30));

        sext_ln23_24_fu_7331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q1),30));

        sext_ln23_25_fu_7352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln23_18_fu_499_p2),32));

        sext_ln23_26_fu_7396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q1),30));

        sext_ln23_27_fu_7401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q0),30));

        sext_ln23_28_fu_7382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_479_p2),32));

        sext_ln23_29_fu_7406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q0),30));

        sext_ln23_2_fu_7024_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q0),30));

        sext_ln23_30_fu_7411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q1),30));

        sext_ln23_31_fu_7432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_479_p2),32));

        sext_ln23_32_fu_7476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q1),30));

        sext_ln23_33_fu_7481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q0),30));

        sext_ln23_34_fu_7462_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_471_p2),32));

        sext_ln23_35_fu_7486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q0),30));

        sext_ln23_36_fu_7491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q1),30));

        sext_ln23_37_fu_7512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_480_p2),32));

        sext_ln23_38_fu_7556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q1),30));

        sext_ln23_39_fu_7561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q0),30));

        sext_ln23_3_fu_7029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q0),30));

        sext_ln23_40_fu_7542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_492_p2),32));

        sext_ln23_41_fu_7566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q0),30));

        sext_ln23_42_fu_7571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q1),30));

        sext_ln23_43_fu_7592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_485_p2),32));

        sext_ln23_44_fu_7636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q1),30));

        sext_ln23_45_fu_7641_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q0),30));

        sext_ln23_46_fu_7622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_483_p2),32));

        sext_ln23_47_fu_7646_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q0),30));

        sext_ln23_48_fu_7651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q1),30));

        sext_ln23_4_fu_7056_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_471_p2),32));

        sext_ln23_7_fu_7112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_480_p2),32));

        sext_ln23_8_fu_7156_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_r_q0),30));

        sext_ln23_9_fu_7161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_w_s_q0),30));

        sext_ln23_fu_6990_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln23_fu_497_p2),27));

        sext_ln30_1_fu_7692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln30_reg_1708),32));

    sext_ln30_fu_7070_p0 <= reg_459(11 - 1 downto 0);
        sext_ln30_fu_7070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln30_fu_7070_p0),15));

    shl_ln23_1_fu_6961_p3 <= (out_h_0_reg_415 & ap_const_lv2_0);
    shl_ln_fu_6949_p3 <= (out_h_0_reg_415 & ap_const_lv5_0);
    sub_ln23_fu_6973_p2 <= std_logic_vector(unsigned(zext_ln23_2_fu_6957_p1) - unsigned(zext_ln23_3_fu_6969_p1));
    tmp_fu_7671_p3 <= reg_459(15 downto 15);
    trunc_ln23_4_fu_6832_p4 <= grp_fu_3647_p2(29 downto 14);
    trunc_ln23_5_fu_6854_p4 <= grp_fu_3642_p2(29 downto 14);
    trunc_ln27_fu_7667_p1 <= reg_459(15 - 1 downto 0);
    zext_ln16_fu_6920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_mul_reg_404),15));
    zext_ln19_fu_6930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_0_reg_392),64));
    zext_ln23_10_fu_7051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_fu_7034_p2),27));
    zext_ln23_11_fu_7060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_4_fu_7056_p1),64));
    zext_ln23_12_fu_7065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_477_p2),64));
    zext_ln23_13_fu_7102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_1_fu_7096_p2),17));
    zext_ln23_14_fu_7107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_1_fu_7096_p2),27));
    zext_ln23_15_fu_7116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_7_fu_7112_p1),64));
    zext_ln23_16_fu_7121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_493_p2),64));
    zext_ln23_17_fu_7132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_2_fu_7126_p2),17));
    zext_ln23_18_fu_7137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_2_fu_7126_p2),27));
    zext_ln23_19_fu_7146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_10_fu_7142_p1),64));
    zext_ln23_20_fu_7151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_472_p2),64));
    zext_ln23_21_fu_7182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_3_fu_7176_p2),17));
    zext_ln23_22_fu_7187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_3_fu_7176_p2),27));
    zext_ln23_23_fu_7196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_13_fu_7192_p1),64));
    zext_ln23_24_fu_7201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_489_p2),64));
    zext_ln23_25_fu_7212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_4_fu_7206_p2),17));
    zext_ln23_26_fu_7217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_4_fu_7206_p2),27));
    zext_ln23_27_fu_7226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_16_fu_7222_p1),64));
    zext_ln23_28_fu_7231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_491_p2),64));
    zext_ln23_29_fu_7262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_5_fu_7256_p2),17));
    zext_ln23_2_fu_6957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_6949_p3),11));
    zext_ln23_31_fu_7276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_19_fu_7272_p1),64));
    zext_ln23_32_fu_7281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_470_p2),64));
    zext_ln23_33_fu_7306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_22_fu_7302_p1),64));
    zext_ln23_34_fu_7311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_495_p2),64));
    zext_ln23_35_fu_7356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_25_fu_7352_p1),64));
    zext_ln23_36_fu_7361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_481_p2),64));
    zext_ln23_37_fu_7386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_28_fu_7382_p1),64));
    zext_ln23_38_fu_7391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_494_p2),64));
    zext_ln23_39_fu_7436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_31_fu_7432_p1),64));
    zext_ln23_3_fu_6969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln23_1_fu_6961_p3),11));
    zext_ln23_40_fu_7441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_477_p2),64));
    zext_ln23_41_fu_7466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_34_fu_7462_p1),64));
    zext_ln23_42_fu_7471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_494_p2),64));
    zext_ln23_43_fu_7516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_37_fu_7512_p1),64));
    zext_ln23_44_fu_7521_p0 <= grp_fu_487_p2(17 - 1 downto 0);
    zext_ln23_44_fu_7521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln23_44_fu_7521_p0),64));
    zext_ln23_45_fu_7546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_40_fu_7542_p1),64));
    zext_ln23_46_fu_7551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_491_p2),64));
    zext_ln23_47_fu_7596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_43_fu_7592_p1),64));
    zext_ln23_48_fu_7601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_490_p2),64));
    zext_ln23_49_fu_7626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_46_fu_7622_p1),64));
    zext_ln23_4_fu_6985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_0_reg_426),11));
    zext_ln23_50_fu_7631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_475_p2),64));
    zext_ln23_51_fu_7292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_6_fu_7286_p2),17));
    zext_ln23_52_fu_7297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_6_fu_7286_p2),27));
    zext_ln23_53_fu_7342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_7_fu_7336_p2),17));
    zext_ln23_54_fu_7347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_7_fu_7336_p2),27));
    zext_ln23_55_fu_7372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_8_fu_7366_p2),17));
    zext_ln23_56_fu_7377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_8_fu_7366_p2),27));
    zext_ln23_57_fu_7422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_9_fu_7416_p2),17));
    zext_ln23_58_fu_7427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_9_fu_7416_p2),27));
    zext_ln23_59_fu_7452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_10_fu_7446_p2),17));
    zext_ln23_5_fu_7000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_d_0_0_reg_447),17));
    zext_ln23_60_fu_7457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_10_fu_7446_p2),27));
    zext_ln23_61_fu_7502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_11_fu_7496_p2),17));
    zext_ln23_62_fu_7507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_11_fu_7496_p2),27));
    zext_ln23_63_fu_7532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_12_fu_7526_p2),17));
    zext_ln23_64_fu_7537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_12_fu_7526_p2),27));
    zext_ln23_65_fu_7582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_13_fu_7576_p2),17));
    zext_ln23_66_fu_7587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_13_fu_7576_p2),27));
    zext_ln23_67_fu_7612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_14_fu_7606_p2),17));
    zext_ln23_68_fu_7617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_14_fu_7606_p2),27));
    zext_ln23_6_fu_7005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_d_0_0_reg_447),27));
    zext_ln23_7_fu_7014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_1_fu_7010_p1),64));
    zext_ln23_8_fu_7019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_475_p2),64));
    zext_ln23_9_fu_7046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln20_fu_7034_p2),17));
    zext_ln30_1_fu_6935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_0_reg_392),17));
    zext_ln30_fu_7696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln30_1_fu_7692_p1),64));
end behav;
