// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/03/2025 17:10:22"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	INSTRUCTION,
	DATA_IN,
	MEM_ADDR,
	ENABLE,
	addr_in_memory,
	data_in_memory,
	op_count,
	addr_control_done,
	DATA_OUT,
	FLAG_DONE,
	FLAG_ERROR,
	FLAG_ZOOM_MAX,
	FLAG_ZOOM_MIN,
	VGA_R,
	VGA_B,
	VGA_G,
	VGA_BLANK_N,
	VGA_H_SYNC_N,
	VGA_V_SYNC_N,
	VGA_CLK,
	VGA_SYNC);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
input 	[2:0] INSTRUCTION;
input 	[7:0] DATA_IN;
input 	[17:0] MEM_ADDR;
input 	ENABLE;
output 	[18:0] addr_in_memory;
output 	[7:0] data_in_memory;
output 	[2:0] op_count;
output 	addr_control_done;
output 	[7:0] DATA_OUT;
output 	FLAG_DONE;
output 	FLAG_ERROR;
output 	FLAG_ZOOM_MAX;
output 	FLAG_ZOOM_MIN;
output 	[7:0] VGA_R;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	VGA_BLANK_N;
output 	VGA_H_SYNC_N;
output 	VGA_V_SYNC_N;
output 	VGA_CLK;
output 	VGA_SYNC;

// Design Ports Information
// DATA_IN[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[3]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[4]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[6]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[7]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[0]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[1]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[2]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[3]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[4]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[5]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[6]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[7]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[8]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[9]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[10]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[11]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[12]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[13]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[14]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[15]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[16]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[17]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[18]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[3]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[4]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[6]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[7]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_count[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_count[1]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_count[2]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_control_done	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[1]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[2]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[3]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[4]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[5]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[6]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLAG_DONE	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLAG_ERROR	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLAG_ZOOM_MAX	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLAG_ZOOM_MIN	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_H_SYNC_N	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_V_SYNC_N	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENABLE	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTION[2]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTION[0]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTION[1]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[0]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[1]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[2]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[4]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[5]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[6]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[8]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[9]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[10]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[11]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[12]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[13]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[14]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[15]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[16]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[17]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a231 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a230 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a229 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a228 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a227 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a226 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a225 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \DATA_IN[0]~input_o ;
wire \DATA_IN[1]~input_o ;
wire \DATA_IN[2]~input_o ;
wire \DATA_IN[3]~input_o ;
wire \DATA_IN[4]~input_o ;
wire \DATA_IN[5]~input_o ;
wire \DATA_IN[6]~input_o ;
wire \DATA_IN[7]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ;
wire \CLOCK_50~input_o ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \INSTRUCTION[0]~input_o ;
wire \INSTRUCTION[2]~input_o ;
wire \INSTRUCTION[1]~input_o ;
wire \ENABLE~input_o ;
wire \Selector32~0_combout ;
wire \addr_control|Mux126~0_combout ;
wire \addr_control|Mux127~0_combout ;
wire \addr_control|Add24~73_sumout ;
wire \addr_control|addr_out[14]~19_combout ;
wire \addr_control|counter_op[1]~DUPLICATE_q ;
wire \addr_control|counter_op[2]~2_combout ;
wire \addr_control|counter_op[1]~0_combout ;
wire \addr_control|counter_op[1]~3_combout ;
wire \addr_control|counter_op[1]~4_combout ;
wire \addr_control|counter_op[1]~5_combout ;
wire \addr_control|Mux142~0_combout ;
wire \~GND~combout ;
wire \addr_control|Mux144~0_combout ;
wire \addr_control|Mux33~0_combout ;
wire \addr_control|Mux144~1_combout ;
wire \addr_control|algorithm_step_counter[18]~0_combout ;
wire \addr_control|Decoder1~1_combout ;
wire \addr_control|algorithm_step_counter[18]~1_combout ;
wire \addr_control|Add24~74 ;
wire \addr_control|Add24~69_sumout ;
wire \addr_control|Add24~70 ;
wire \addr_control|Add24~65_sumout ;
wire \addr_control|Add24~66 ;
wire \addr_control|Add24~61_sumout ;
wire \addr_control|Add24~62 ;
wire \addr_control|Add24~29_sumout ;
wire \addr_control|Add24~30 ;
wire \addr_control|Add24~33_sumout ;
wire \addr_control|Add24~34 ;
wire \addr_control|Add24~17_sumout ;
wire \addr_control|algorithm_step_counter[6]~DUPLICATE_q ;
wire \addr_control|Add24~18 ;
wire \addr_control|Add24~21_sumout ;
wire \addr_control|Add24~22 ;
wire \addr_control|Add24~13_sumout ;
wire \addr_control|Add24~14 ;
wire \addr_control|Add24~25_sumout ;
wire \addr_control|Add24~26 ;
wire \addr_control|Add24~41_sumout ;
wire \addr_control|Add24~42 ;
wire \addr_control|Add24~37_sumout ;
wire \addr_control|Add24~38 ;
wire \addr_control|Add24~49_sumout ;
wire \addr_control|Add24~50 ;
wire \addr_control|Add24~45_sumout ;
wire \addr_control|num_steps_needed[12]~1_combout ;
wire \addr_control|Mux129~0_combout ;
wire \addr_control|num_steps_needed[12]~2_combout ;
wire \addr_control|num_steps_needed[13]~0_combout ;
wire \addr_control|LessThan0~7_combout ;
wire \addr_control|Mux131~0_combout ;
wire \addr_control|LessThan0~4_combout ;
wire \addr_control|Mux137~0_combout ;
wire \addr_control|LessThan0~0_combout ;
wire \addr_control|Mux132~0_combout ;
wire \addr_control|LessThan0~1_combout ;
wire \addr_control|LessThan0~2_combout ;
wire \addr_control|LessThan0~3_combout ;
wire \addr_control|LessThan0~5_combout ;
wire \addr_control|LessThan0~6_combout ;
wire \addr_control|Add24~46 ;
wire \addr_control|Add24~9_sumout ;
wire \addr_control|Add24~10 ;
wire \addr_control|Add24~5_sumout ;
wire \addr_control|LessThan0~8_combout ;
wire \addr_control|Add24~6 ;
wire \addr_control|Add24~1_sumout ;
wire \addr_control|Add24~2 ;
wire \addr_control|Add24~57_sumout ;
wire \addr_control|Add24~58 ;
wire \addr_control|Add24~53_sumout ;
wire \addr_control|algorithm_step_counter[17]~DUPLICATE_q ;
wire \addr_control|LessThan0~9_combout ;
wire \addr_control|Mux125~0_combout ;
wire \addr_control|Mux223~0_combout ;
wire \addr_control|Mux224~0_combout ;
wire \addr_control|last_op.WR_DATA~q ;
wire \addr_control|last_op.RD_DATA~0_combout ;
wire \addr_control|last_op.RD_DATA~q ;
wire \addr_control|Mux116~0_combout ;
wire \addr_control|state[0]~0_combout ;
wire \addr_control|wr_rd_timer_counter[0]~0_combout ;
wire \addr_control|Mux115~0_combout ;
wire \addr_control|has_alg_on_exec~0_combout ;
wire \addr_control|has_alg_on_exec~1_combout ;
wire \addr_control|Mux121~0_combout ;
wire \addr_control|done~q ;
wire \Selector34~0_combout ;
wire \last_instruction[1]~0_combout ;
wire \last_instruction[1]~3_combout ;
wire \last_instruction[1]~4_combout ;
wire \Selector38~0_combout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \uc_state.READ_AND_WRITE~q ;
wire \last_instruction[0]~1_combout ;
wire \last_instruction[0]~2_combout ;
wire \Selector32~1_combout ;
wire \Selector32~2_combout ;
wire \uc_state.ALGORITHM~q ;
wire \uc_state~12_combout ;
wire \Selector30~0_combout ;
wire \Selector30~1_combout ;
wire \uc_state.IDLE~q ;
wire \uc_state.RESET~0_combout ;
wire \uc_state.RESET~q ;
wire \Selector37~0_combout ;
wire \Selector37~1_combout ;
wire \addr_control_enable~q ;
wire \addr_control|always0~2_combout ;
wire \addr_control|state[0]~4_combout ;
wire \addr_control|state[0]~2_combout ;
wire \addr_control|state[0]~3_combout ;
wire \addr_control|addr_out[0]~13_combout ;
wire \addr_control|last_op.NHI_ALG~q ;
wire \addr_control|state[2]~9_combout ;
wire \addr_control|Mux117~0_combout ;
wire \addr_control|state[2]~10_combout ;
wire \addr_control|Mux225~0_combout ;
wire \addr_control|last_op.PR_ALG~q ;
wire \addr_control|Mux226~0_combout ;
wire \addr_control|last_op.NH_ALG~q ;
wire \addr_control|state[1]~7_combout ;
wire \addr_control|state[1]~8_combout ;
wire \addr_control|Mux120~0_combout ;
wire \addr_control|has_alg_on_exec~q ;
wire \addr_control|counter_op[2]~1_combout ;
wire \addr_control|state[0]~1_combout ;
wire \addr_control|state[0]~5_combout ;
wire \addr_control|state[0]~6_combout ;
wire \addr_control|offset[12]~0_combout ;
wire \addr_control|count_x_new[2]~0_combout ;
wire \addr_control|count_x_new[2]~1_combout ;
wire \addr_control|Add23~1_sumout ;
wire \addr_control|count_x_new[2]~13_combout ;
wire \addr_control|count_x_new[2]~12_combout ;
wire \addr_control|count_x_new[2]~14_combout ;
wire \addr_control|Add23~2 ;
wire \addr_control|Add23~5_sumout ;
wire \addr_control|Add1~2 ;
wire \addr_control|Add1~5_sumout ;
wire \addr_control|Mux191~0_combout ;
wire \addr_control|count_x_new[1]~DUPLICATE_q ;
wire \addr_control|Add23~6 ;
wire \addr_control|Add23~9_sumout ;
wire \addr_control|Add1~6 ;
wire \addr_control|Add1~9_sumout ;
wire \addr_control|Mux190~0_combout ;
wire \addr_control|count_x_new[2]~DUPLICATE_q ;
wire \addr_control|Add1~10 ;
wire \addr_control|Add1~13_sumout ;
wire \addr_control|Add23~10 ;
wire \addr_control|Add23~13_sumout ;
wire \addr_control|Mux189~0_combout ;
wire \addr_control|Add1~14 ;
wire \addr_control|Add1~17_sumout ;
wire \addr_control|Add23~14 ;
wire \addr_control|Add23~17_sumout ;
wire \addr_control|Mux188~0_combout ;
wire \addr_control|count_x_new[4]~DUPLICATE_q ;
wire \addr_control|count_x_new[7]~7_combout ;
wire \addr_control|Add23~18 ;
wire \addr_control|Add23~21_sumout ;
wire \addr_control|count_x_new[5]~DUPLICATE_q ;
wire \addr_control|Add1~18 ;
wire \addr_control|Add1~21_sumout ;
wire \addr_control|Mux187~0_combout ;
wire \addr_control|Add23~22 ;
wire \addr_control|Add23~29_sumout ;
wire \addr_control|Add1~22 ;
wire \addr_control|Add1~29_sumout ;
wire \addr_control|Mux186~0_combout ;
wire \addr_control|Mux186~1_combout ;
wire \addr_control|Equal5~0_combout ;
wire \addr_control|count_x_new[7]~10_combout ;
wire \addr_control|count_x_new[7]~11_combout ;
wire \addr_control|Add1~30 ;
wire \addr_control|Add1~34 ;
wire \addr_control|Add1~37_sumout ;
wire \addr_control|Add23~30 ;
wire \addr_control|Add23~34 ;
wire \addr_control|Add23~37_sumout ;
wire \addr_control|Mux184~0_combout ;
wire \addr_control|Equal9~1_combout ;
wire \addr_control|Equal9~2_combout ;
wire \addr_control|count_x_new[7]~5_combout ;
wire \addr_control|count_x_new[7]~4_combout ;
wire \addr_control|count_x_new[7]~8_combout ;
wire \addr_control|Add23~33_sumout ;
wire \addr_control|Add1~33_sumout ;
wire \addr_control|Mux185~0_combout ;
wire \addr_control|Equal6~0_combout ;
wire \addr_control|Equal6~1_combout ;
wire \addr_control|count_x_new[7]~6_combout ;
wire \addr_control|count_x_new[7]~9_combout ;
wire \addr_control|Add1~38 ;
wire \addr_control|Add1~25_sumout ;
wire \addr_control|Add23~38 ;
wire \addr_control|Add23~25_sumout ;
wire \addr_control|Mux183~0_combout ;
wire \addr_control|Equal9~0_combout ;
wire \addr_control|Equal8~0_combout ;
wire \addr_control|Equal8~1_combout ;
wire \addr_control|count_x_new[2]~2_combout ;
wire \addr_control|count_x_new[2]~3_combout ;
wire \addr_control|Add1~1_sumout ;
wire \addr_control|Mux192~0_combout ;
wire \addr_control|WideOr0~0_combout ;
wire \addr_control|addr_out[0]~3_combout ;
wire \addr_control|Equal4~0_combout ;
wire \addr_control|addr_out[0]~1_combout ;
wire \addr_control|addr_out[0]~0_combout ;
wire \addr_control|addr_out[0]~2_combout ;
wire \addr_control|count_x_old[2]~4_combout ;
wire \addr_control|count_x_old[2]~5_combout ;
wire \addr_control|Equal4~1_combout ;
wire \addr_control|count_x_old[2]~7_combout ;
wire \addr_control|count_x_old[2]~8_combout ;
wire \addr_control|Add14~5_sumout ;
wire \addr_control|Add29~37_sumout ;
wire \addr_control|Mux51~0_combout ;
wire \addr_control|Add16~37_sumout ;
wire \addr_control|Mux104~0_combout ;
wire \addr_control|Mux172~1_combout ;
wire \addr_control|Decoder1~0_combout ;
wire \addr_control|Mux172~0_combout ;
wire \addr_control|Mux172~2_combout ;
wire \addr_control|Mux172~3_combout ;
wire \addr_control|Mux172~4_combout ;
wire \addr_control|Add16~38 ;
wire \addr_control|Add16~5_sumout ;
wire \addr_control|count_x_old[2]~6_combout ;
wire \addr_control|Add29~38 ;
wire \addr_control|Add29~5_sumout ;
wire \addr_control|Mux171~0_combout ;
wire \addr_control|count_x_old[2]~2_combout ;
wire \addr_control|count_x_old[2]~3_combout ;
wire \addr_control|Add29~6 ;
wire \addr_control|Add29~9_sumout ;
wire \addr_control|Add14~6 ;
wire \addr_control|Add14~9_sumout ;
wire \addr_control|Add16~6 ;
wire \addr_control|Add16~9_sumout ;
wire \addr_control|Mux170~0_combout ;
wire \addr_control|Add29~10 ;
wire \addr_control|Add29~13_sumout ;
wire \addr_control|count_x_old[6]~0_combout ;
wire \addr_control|count_x_old[6]~1_combout ;
wire \addr_control|Add14~10 ;
wire \addr_control|Add14~13_sumout ;
wire \addr_control|Add16~10 ;
wire \addr_control|Add16~13_sumout ;
wire \addr_control|Mux169~0_combout ;
wire \addr_control|Add29~14 ;
wire \addr_control|Add29~18 ;
wire \addr_control|Add29~21_sumout ;
wire \addr_control|Add14~14 ;
wire \addr_control|Add14~18 ;
wire \addr_control|Add14~21_sumout ;
wire \addr_control|Add16~14 ;
wire \addr_control|Add16~18 ;
wire \addr_control|Add16~21_sumout ;
wire \addr_control|Mux167~0_combout ;
wire \addr_control|Add16~22 ;
wire \addr_control|Add16~1_sumout ;
wire \addr_control|Add14~22 ;
wire \addr_control|Add14~1_sumout ;
wire \addr_control|Add29~22 ;
wire \addr_control|Add29~1_sumout ;
wire \addr_control|Mux166~0_combout ;
wire \addr_control|Add14~2 ;
wire \addr_control|Add14~25_sumout ;
wire \addr_control|Add29~2 ;
wire \addr_control|Add29~25_sumout ;
wire \addr_control|Add16~2 ;
wire \addr_control|Add16~25_sumout ;
wire \addr_control|Mux165~0_combout ;
wire \addr_control|Add14~26 ;
wire \addr_control|Add14~29_sumout ;
wire \addr_control|Add16~26 ;
wire \addr_control|Add16~29_sumout ;
wire \addr_control|Add29~26 ;
wire \addr_control|Add29~29_sumout ;
wire \addr_control|Mux164~0_combout ;
wire \addr_control|Add14~30 ;
wire \addr_control|Add14~33_sumout ;
wire \addr_control|Add16~30 ;
wire \addr_control|Add16~33_sumout ;
wire \addr_control|Add29~30 ;
wire \addr_control|Add29~33_sumout ;
wire \addr_control|Mux163~0_combout ;
wire \addr_control|Equal3~2_combout ;
wire \addr_control|Equal3~3_combout ;
wire \addr_control|count_x_old[6]~11_combout ;
wire \addr_control|Add16~17_sumout ;
wire \addr_control|Add14~17_sumout ;
wire \addr_control|Add29~17_sumout ;
wire \addr_control|Mux168~0_combout ;
wire \addr_control|Equal3~0_combout ;
wire \addr_control|Equal3~1_combout ;
wire \addr_control|addr_out[0]~4_combout ;
wire \addr_control|addr_out[0]~5_combout ;
wire \addr_control|addr_out[0]~6_combout ;
wire \MEM_ADDR[0]~input_o ;
wire \addr_base[0]~feeder_combout ;
wire \addr_to_memory_control[0]~0_combout ;
wire \addr_control|Mux162~1_combout ;
wire \addr_control|Mux162~0_combout ;
wire \addr_control|addr_out[0]~8_combout ;
wire \addr_control|addr_out[0]~7_combout ;
wire \addr_control|addr_out[0]~9_combout ;
wire \MEM_ADDR[1]~input_o ;
wire \addr_control|Mux161~0_combout ;
wire \addr_control|Mux161~1_combout ;
wire \MEM_ADDR[2]~input_o ;
wire \addr_control|Mux160~0_combout ;
wire \addr_control|Mux160~1_combout ;
wire \addr_control|addr_out[17]~12_combout ;
wire \MEM_ADDR[3]~input_o ;
wire \addr_base[3]~feeder_combout ;
wire \addr_control|Mux159~1_combout ;
wire \addr_control|Mux159~2_combout ;
wire \addr_control|Add28~70_cout ;
wire \addr_control|Add28~71 ;
wire \addr_control|Add28~66_cout ;
wire \addr_control|Add28~67 ;
wire \addr_control|Add28~62_cout ;
wire \addr_control|Add28~63 ;
wire \addr_control|Add28~1_sumout ;
wire \addr_control|Mux90~0_combout ;
wire \addr_control|Add12~70_cout ;
wire \addr_control|Add12~71 ;
wire \addr_control|Add12~66_cout ;
wire \addr_control|Add12~67 ;
wire \addr_control|Add12~62_cout ;
wire \addr_control|Add12~63 ;
wire \addr_control|Add12~1_sumout ;
wire \addr_control|addr_out~11_combout ;
wire \addr_control|addr_out~10_combout ;
wire \addr_control|Mux48~0_combout ;
wire \addr_control|Mux159~4_combout ;
wire \addr_control|Mux159~0_combout ;
wire \addr_control|Mux159~3_combout ;
wire \addr_control|addr_out[4]~14_combout ;
wire \addr_control|addr_out[4]~15_combout ;
wire \addr_control|addr_out[4]~16_combout ;
wire \addr_control|addr_out[4]~17_combout ;
wire \addr_control|offset[12]~1_combout ;
wire \addr_control|Mux8~0_combout ;
wire \addr_control|offset[14]~2_combout ;
wire \addr_control|Add28~2 ;
wire \addr_control|Add28~3 ;
wire \addr_control|Add28~5_sumout ;
wire \MEM_ADDR[4]~input_o ;
wire \addr_base[4]~feeder_combout ;
wire \addr_control|Add5~1_sumout ;
wire \addr_control|Add12~2 ;
wire \addr_control|Add12~3 ;
wire \addr_control|Add12~5_sumout ;
wire \addr_control|Mux158~0_combout ;
wire \addr_control|Mux158~1_combout ;
wire \addr_control|Mux158~2_combout ;
wire \addr_control|Add12~6 ;
wire \addr_control|Add12~7 ;
wire \addr_control|Add12~9_sumout ;
wire \addr_control|Add5~2 ;
wire \addr_control|Add5~5_sumout ;
wire \addr_control|Mux157~0_combout ;
wire \MEM_ADDR[5]~input_o ;
wire \addr_base[5]~feeder_combout ;
wire \addr_control|Add28~6 ;
wire \addr_control|Add28~7 ;
wire \addr_control|Add28~9_sumout ;
wire \addr_control|Mux157~1_combout ;
wire \addr_control|Add22~1_sumout ;
wire \addr_control|Add22~5_sumout ;
wire \addr_control|count_y_new[4]~0_combout ;
wire \addr_control|Mux202~0_combout ;
wire \addr_control|count_y_new[4]~1_combout ;
wire \addr_control|count_x_old[2]~9_combout ;
wire \addr_control|count_y_new[4]~2_combout ;
wire \addr_control|count_y_new[4]~3_combout ;
wire \addr_control|count_y_new[4]~4_combout ;
wire \addr_control|count_y_new[4]~5_combout ;
wire \addr_control|count_y_new[4]~6_combout ;
wire \addr_control|Add7~1_sumout ;
wire \addr_control|Mux157~2_combout ;
wire \addr_control|addr_out[17]~24_combout ;
wire \addr_control|Add22~6 ;
wire \addr_control|Add22~13_sumout ;
wire \addr_control|Add22~2 ;
wire \addr_control|Add22~9_sumout ;
wire \addr_control|Mux201~0_combout ;
wire \addr_control|Add7~2 ;
wire \addr_control|Add7~5_sumout ;
wire \MEM_ADDR[6]~input_o ;
wire \addr_control|Add21~1_sumout ;
wire \addr_control|addr_out[0]~22_combout ;
wire \addr_control|addr_out[17]~23_combout ;
wire \addr_control|addr_out[17]~18_combout ;
wire \addr_control|count_y_old[0]~DUPLICATE_q ;
wire \addr_control|Add17~5_sumout ;
wire \addr_control|Mux182~1_combout ;
wire \addr_control|Add17~1_sumout ;
wire \addr_control|Mux182~0_combout ;
wire \addr_control|Mux182~2_combout ;
wire \addr_control|Add27~1_sumout ;
wire \addr_control|Add5~6 ;
wire \addr_control|Add5~9_sumout ;
wire \addr_control|Add11~1_sumout ;
wire \addr_control|Add12~10 ;
wire \addr_control|Add12~11 ;
wire \addr_control|Add12~13_sumout ;
wire \addr_control|Add9~1_sumout ;
wire \addr_control|Mux156~0_combout ;
wire \addr_control|Add28~10 ;
wire \addr_control|Add28~11 ;
wire \addr_control|Add28~13_sumout ;
wire \addr_control|addr_out[14]~20_combout ;
wire \addr_control|addr_out[17]~21_combout ;
wire \addr_control|Mux156~1_combout ;
wire \addr_control|Mux156~2_combout ;
wire \addr_control|addr_out[17]~25_combout ;
wire \addr_control|count_y_old[8]~1_combout ;
wire \addr_control|count_y_old[8]~0_combout ;
wire \addr_control|count_y_old[8]~2_combout ;
wire \addr_control|count_x_old[2]~10_combout ;
wire \addr_control|count_y_old[8]~3_combout ;
wire \addr_control|count_y_old[8]~4_combout ;
wire \addr_control|Add13~1_sumout ;
wire \addr_control|Add17~6 ;
wire \addr_control|Add17~13_sumout ;
wire \addr_control|Add17~2 ;
wire \addr_control|Add17~9_sumout ;
wire \addr_control|Mux181~0_combout ;
wire \addr_control|count_y_old[1]~DUPLICATE_q ;
wire \addr_control|Add27~2 ;
wire \addr_control|Add27~5_sumout ;
wire \addr_control|Add28~14 ;
wire \addr_control|Add28~15 ;
wire \addr_control|Add28~17_sumout ;
wire \addr_control|Add21~2 ;
wire \addr_control|Add21~5_sumout ;
wire \addr_control|Add11~2 ;
wire \addr_control|Add11~5_sumout ;
wire \addr_control|Add12~14 ;
wire \addr_control|Add12~15 ;
wire \addr_control|Add12~17_sumout ;
wire \addr_control|Add9~2 ;
wire \addr_control|Add9~5_sumout ;
wire \addr_control|Add5~10 ;
wire \addr_control|Add5~13_sumout ;
wire \addr_control|Mux155~0_combout ;
wire \addr_control|Mux155~1_combout ;
wire \addr_control|count_y_new[2]~DUPLICATE_q ;
wire \addr_control|Add22~10 ;
wire \addr_control|Add22~17_sumout ;
wire \addr_control|Add22~14 ;
wire \addr_control|Add22~21_sumout ;
wire \addr_control|Mux200~0_combout ;
wire \addr_control|Add19~1_sumout ;
wire \addr_control|Add7~6 ;
wire \addr_control|Add7~9_sumout ;
wire \MEM_ADDR[7]~input_o ;
wire \addr_control|Mux155~2_combout ;
wire \addr_control|addr_out[14]~27_combout ;
wire \addr_control|addr_out[14]~28_combout ;
wire \addr_control|addr_out[14]~29_combout ;
wire \addr_control|Mux1~0_combout ;
wire \addr_control|Add13~2 ;
wire \addr_control|Add13~5_sumout ;
wire \addr_control|Add17~10 ;
wire \addr_control|Add17~17_sumout ;
wire \addr_control|Add17~14 ;
wire \addr_control|Add17~21_sumout ;
wire \addr_control|Mux180~0_combout ;
wire \addr_control|count_y_old[2]~DUPLICATE_q ;
wire \addr_control|Add25~1_sumout ;
wire \addr_control|Add26~1_sumout ;
wire \addr_control|Add27~6 ;
wire \addr_control|Add27~9_sumout ;
wire \addr_control|Add28~18 ;
wire \addr_control|Add28~19 ;
wire \addr_control|Add28~21_sumout ;
wire \addr_control|Add20~1_sumout ;
wire \addr_control|Add21~6 ;
wire \addr_control|Add21~9_sumout ;
wire \addr_control|Add10~1_sumout ;
wire \addr_control|Add11~6 ;
wire \addr_control|Add11~9_sumout ;
wire \addr_control|Add12~18 ;
wire \addr_control|Add12~19 ;
wire \addr_control|Add12~21_sumout ;
wire \addr_control|Add5~14 ;
wire \addr_control|Add5~17_sumout ;
wire \addr_control|Add8~1_sumout ;
wire \addr_control|Add9~6 ;
wire \addr_control|Add9~9_sumout ;
wire \addr_control|Add3~1_sumout ;
wire \addr_control|Mux154~0_combout ;
wire \addr_control|addr_out[14]~26_combout ;
wire \addr_control|Mux154~1_combout ;
wire \addr_control|addr_out[14]~30_combout ;
wire \addr_control|addr_out[14]~31_combout ;
wire \MEM_ADDR[8]~input_o ;
wire \addr_control|Mux154~2_combout ;
wire \addr_control|Mux154~3_combout ;
wire \addr_control|Add6~1_sumout ;
wire \addr_control|Add22~22 ;
wire \addr_control|Add22~29_sumout ;
wire \addr_control|Add22~18 ;
wire \addr_control|Add22~25_sumout ;
wire \addr_control|Mux199~0_combout ;
wire \addr_control|Add19~2 ;
wire \addr_control|Add19~5_sumout ;
wire \addr_control|Add7~10 ;
wire \addr_control|Add7~13_sumout ;
wire \addr_control|Mux154~4_combout ;
wire \addr_control|Add17~18 ;
wire \addr_control|Add17~25_sumout ;
wire \addr_control|Add17~22 ;
wire \addr_control|Add17~29_sumout ;
wire \addr_control|Add13~6 ;
wire \addr_control|Add13~9_sumout ;
wire \addr_control|Mux179~0_combout ;
wire \addr_control|Add25~2 ;
wire \addr_control|Add25~5_sumout ;
wire \addr_control|Add26~2 ;
wire \addr_control|Add26~5_sumout ;
wire \addr_control|Add27~10 ;
wire \addr_control|Add27~13_sumout ;
wire \addr_control|Add5~18 ;
wire \addr_control|Add5~21_sumout ;
wire \addr_control|Add3~2 ;
wire \addr_control|Add3~5_sumout ;
wire \addr_control|Add8~2 ;
wire \addr_control|Add8~5_sumout ;
wire \addr_control|Add9~10 ;
wire \addr_control|Add9~13_sumout ;
wire \addr_control|Add10~2 ;
wire \addr_control|Add10~5_sumout ;
wire \addr_control|Add11~10 ;
wire \addr_control|Add11~13_sumout ;
wire \addr_control|Add12~22 ;
wire \addr_control|Add12~23 ;
wire \addr_control|Add12~25_sumout ;
wire \addr_control|Mux153~0_combout ;
wire \addr_control|Add20~2 ;
wire \addr_control|Add20~5_sumout ;
wire \addr_control|Add21~10 ;
wire \addr_control|Add21~13_sumout ;
wire \addr_control|Add28~22 ;
wire \addr_control|Add28~23 ;
wire \addr_control|Add28~25_sumout ;
wire \addr_control|Mux153~1_combout ;
wire \addr_control|Add6~2 ;
wire \addr_control|Add6~5_sumout ;
wire \addr_control|count_y_new[4]~DUPLICATE_q ;
wire \addr_control|Add22~26 ;
wire \addr_control|Add22~33_sumout ;
wire \addr_control|Add22~30 ;
wire \addr_control|Add22~37_sumout ;
wire \addr_control|Mux198~0_combout ;
wire \addr_control|Add19~6 ;
wire \addr_control|Add19~9_sumout ;
wire \addr_control|Add7~14 ;
wire \addr_control|Add7~17_sumout ;
wire \MEM_ADDR[9]~input_o ;
wire \addr_base[9]~feeder_combout ;
wire \addr_control|Mux153~2_combout ;
wire \addr_control|Mux153~3_combout ;
wire \addr_control|Add20~6 ;
wire \addr_control|Add20~9_sumout ;
wire \addr_control|Add21~14 ;
wire \addr_control|Add21~17_sumout ;
wire \addr_control|Add13~10 ;
wire \addr_control|Add13~13_sumout ;
wire \addr_control|Add17~26 ;
wire \addr_control|Add17~33_sumout ;
wire \addr_control|Add17~30 ;
wire \addr_control|Add17~37_sumout ;
wire \addr_control|Mux178~0_combout ;
wire \addr_control|count_y_old[4]~DUPLICATE_q ;
wire \addr_control|Add25~6 ;
wire \addr_control|Add25~9_sumout ;
wire \addr_control|Add26~6 ;
wire \addr_control|Add26~9_sumout ;
wire \addr_control|Add27~14 ;
wire \addr_control|Add27~17_sumout ;
wire \addr_control|Add28~26 ;
wire \addr_control|Add28~27 ;
wire \addr_control|Add28~29_sumout ;
wire \addr_control|addr_out[10]~35_combout ;
wire \addr_control|addr_out[10]~33_combout ;
wire \addr_control|Add6~6 ;
wire \addr_control|Add6~9_sumout ;
wire \addr_control|count_y_new[5]~DUPLICATE_q ;
wire \addr_control|Add22~38 ;
wire \addr_control|Add22~45_sumout ;
wire \addr_control|Add22~34 ;
wire \addr_control|Add22~41_sumout ;
wire \addr_control|Mux197~0_combout ;
wire \addr_control|Add19~10 ;
wire \addr_control|Add19~13_sumout ;
wire \addr_control|Add7~18 ;
wire \addr_control|Add7~21_sumout ;
wire \addr_control|addr_out[10]~32_combout ;
wire \MEM_ADDR[10]~input_o ;
wire \addr_control|Add10~6 ;
wire \addr_control|Add10~9_sumout ;
wire \addr_control|Add11~14 ;
wire \addr_control|Add11~17_sumout ;
wire \addr_control|Mux152~0_combout ;
wire \addr_control|addr_out[10]~34_combout ;
wire \addr_control|Add8~6 ;
wire \addr_control|Add8~9_sumout ;
wire \addr_control|Add9~14 ;
wire \addr_control|Add9~17_sumout ;
wire \addr_control|Add5~22 ;
wire \addr_control|Add5~25_sumout ;
wire \addr_control|Add12~26 ;
wire \addr_control|Add12~27 ;
wire \addr_control|Add12~29_sumout ;
wire \addr_control|Add3~6 ;
wire \addr_control|Add3~9_sumout ;
wire \addr_control|Mux152~1_combout ;
wire \addr_control|Mux152~2_combout ;
wire \addr_control|count_y_new[6]~DUPLICATE_q ;
wire \addr_control|Add22~42 ;
wire \addr_control|Add22~49_sumout ;
wire \addr_control|Add22~46 ;
wire \addr_control|Add22~53_sumout ;
wire \addr_control|Mux196~0_combout ;
wire \addr_control|Add19~14 ;
wire \addr_control|Add19~17_sumout ;
wire \addr_control|Add6~10 ;
wire \addr_control|Add6~13_sumout ;
wire \addr_control|Add7~22 ;
wire \addr_control|Add7~25_sumout ;
wire \addr_control|Add20~10 ;
wire \addr_control|Add20~13_sumout ;
wire \addr_control|Add21~18 ;
wire \addr_control|Add21~21_sumout ;
wire \addr_control|Add17~34 ;
wire \addr_control|Add17~41_sumout ;
wire \addr_control|Add17~38 ;
wire \addr_control|Add17~45_sumout ;
wire \addr_control|Add13~14 ;
wire \addr_control|Add13~17_sumout ;
wire \addr_control|Mux177~0_combout ;
wire \addr_control|count_y_old[5]~DUPLICATE_q ;
wire \addr_control|Add25~10 ;
wire \addr_control|Add25~13_sumout ;
wire \addr_control|Add26~10 ;
wire \addr_control|Add26~13_sumout ;
wire \addr_control|Add27~18 ;
wire \addr_control|Add27~21_sumout ;
wire \addr_control|Add28~30 ;
wire \addr_control|Add28~31 ;
wire \addr_control|Add28~33_sumout ;
wire \addr_control|Add3~10 ;
wire \addr_control|Add3~13_sumout ;
wire \addr_control|Add10~10 ;
wire \addr_control|Add10~13_sumout ;
wire \addr_control|Add11~18 ;
wire \addr_control|Add11~21_sumout ;
wire \addr_control|Add12~30 ;
wire \addr_control|Add12~31 ;
wire \addr_control|Add12~33_sumout ;
wire \addr_control|Add5~26 ;
wire \addr_control|Add5~29_sumout ;
wire \addr_control|Add8~10 ;
wire \addr_control|Add8~13_sumout ;
wire \addr_control|Add9~18 ;
wire \addr_control|Add9~21_sumout ;
wire \addr_control|Mux151~0_combout ;
wire \addr_control|Mux151~1_combout ;
wire \MEM_ADDR[11]~input_o ;
wire \addr_control|Mux151~2_combout ;
wire \addr_control|Mux151~3_combout ;
wire \addr_control|Add17~42 ;
wire \addr_control|Add17~49_sumout ;
wire \addr_control|Add17~46 ;
wire \addr_control|Add17~53_sumout ;
wire \addr_control|Add13~18 ;
wire \addr_control|Add13~21_sumout ;
wire \addr_control|Mux176~0_combout ;
wire \addr_control|Add25~14 ;
wire \addr_control|Add25~17_sumout ;
wire \addr_control|Add26~14 ;
wire \addr_control|Add26~17_sumout ;
wire \addr_control|Add27~22 ;
wire \addr_control|Add27~25_sumout ;
wire \addr_control|Add28~34 ;
wire \addr_control|Add28~35 ;
wire \addr_control|Add28~37_sumout ;
wire \addr_control|Add20~14 ;
wire \addr_control|Add20~17_sumout ;
wire \addr_control|Add21~22 ;
wire \addr_control|Add21~25_sumout ;
wire \addr_control|Add3~14 ;
wire \addr_control|Add3~17_sumout ;
wire \addr_control|Add8~14 ;
wire \addr_control|Add8~17_sumout ;
wire \addr_control|Add9~22 ;
wire \addr_control|Add9~25_sumout ;
wire \addr_control|Add5~30 ;
wire \addr_control|Add5~33_sumout ;
wire \addr_control|Add10~14 ;
wire \addr_control|Add10~17_sumout ;
wire \addr_control|Add11~22 ;
wire \addr_control|Add11~25_sumout ;
wire \addr_control|Add12~34 ;
wire \addr_control|Add12~35 ;
wire \addr_control|Add12~37_sumout ;
wire \addr_control|Mux150~1_combout ;
wire \addr_control|count_y_new[7]~DUPLICATE_q ;
wire \addr_control|Add22~54 ;
wire \addr_control|Add22~61_sumout ;
wire \addr_control|Add22~50 ;
wire \addr_control|Add22~57_sumout ;
wire \addr_control|Mux195~0_combout ;
wire \addr_control|Add19~18 ;
wire \addr_control|Add19~21_sumout ;
wire \addr_control|Add6~14 ;
wire \addr_control|Add6~17_sumout ;
wire \addr_control|Add7~26 ;
wire \addr_control|Add7~29_sumout ;
wire \MEM_ADDR[12]~input_o ;
wire \addr_base[12]~feeder_combout ;
wire \addr_control|Mux150~0_combout ;
wire \addr_control|Mux150~2_combout ;
wire \addr_control|Add20~18 ;
wire \addr_control|Add20~21_sumout ;
wire \addr_control|Add21~26 ;
wire \addr_control|Add21~29_sumout ;
wire \addr_control|Add10~18 ;
wire \addr_control|Add10~21_sumout ;
wire \addr_control|Add11~26 ;
wire \addr_control|Add11~29_sumout ;
wire \addr_control|Add12~38 ;
wire \addr_control|Add12~39 ;
wire \addr_control|Add12~41_sumout ;
wire \addr_control|Add8~18 ;
wire \addr_control|Add8~21_sumout ;
wire \addr_control|Add13~22 ;
wire \addr_control|Add13~25_sumout ;
wire \addr_control|Add17~54 ;
wire \addr_control|Add17~61_sumout ;
wire \addr_control|Add17~50 ;
wire \addr_control|Add17~57_sumout ;
wire \addr_control|Mux175~0_combout ;
wire \addr_control|count_y_old[7]~DUPLICATE_q ;
wire \addr_control|Add25~18 ;
wire \addr_control|Add25~21_sumout ;
wire \addr_control|Add9~26 ;
wire \addr_control|Add9~29_sumout ;
wire \addr_control|Add26~18 ;
wire \addr_control|Add26~21_sumout ;
wire \addr_control|Add27~26 ;
wire \addr_control|Add27~29_sumout ;
wire \addr_control|Add5~34 ;
wire \addr_control|Add5~37_sumout ;
wire \addr_control|Add3~18 ;
wire \addr_control|Add3~21_sumout ;
wire \addr_control|Mux149~1_combout ;
wire \addr_control|Add28~38 ;
wire \addr_control|Add28~39 ;
wire \addr_control|Add28~41_sumout ;
wire \MEM_ADDR[13]~input_o ;
wire \addr_control|Add22~58 ;
wire \addr_control|Add22~65_sumout ;
wire \addr_control|Add22~62 ;
wire \addr_control|Add22~69_sumout ;
wire \addr_control|Mux194~0_combout ;
wire \addr_control|Add19~22 ;
wire \addr_control|Add19~25_sumout ;
wire \addr_control|Add6~18 ;
wire \addr_control|Add6~21_sumout ;
wire \addr_control|Add7~30 ;
wire \addr_control|Add7~33_sumout ;
wire \addr_control|Mux149~0_combout ;
wire \addr_control|Mux149~2_combout ;
wire \MEM_ADDR[14]~input_o ;
wire \addr_control|Add10~22 ;
wire \addr_control|Add10~25_sumout ;
wire \addr_control|Add11~30 ;
wire \addr_control|Add11~33_sumout ;
wire \addr_control|Mux148~2_combout ;
wire \addr_control|Add6~22 ;
wire \addr_control|Add6~25_sumout ;
wire \addr_control|count_y_new[9]~DUPLICATE_q ;
wire \addr_control|Add22~66 ;
wire \addr_control|Add22~73_sumout ;
wire \addr_control|Add22~70 ;
wire \addr_control|Add22~77_sumout ;
wire \addr_control|Mux193~0_combout ;
wire \addr_control|Add19~26 ;
wire \addr_control|Add19~29_sumout ;
wire \addr_control|Add7~34 ;
wire \addr_control|Add7~37_sumout ;
wire \addr_control|count_y_old[8]~DUPLICATE_q ;
wire \addr_control|Add17~58 ;
wire \addr_control|Add17~65_sumout ;
wire \addr_control|Add13~26 ;
wire \addr_control|Add13~29_sumout ;
wire \addr_control|Add17~62 ;
wire \addr_control|Add17~69_sumout ;
wire \addr_control|Mux174~0_combout ;
wire \addr_control|Add25~22 ;
wire \addr_control|Add25~25_sumout ;
wire \addr_control|Add26~22 ;
wire \addr_control|Add26~25_sumout ;
wire \addr_control|Add27~30 ;
wire \addr_control|Add27~33_sumout ;
wire \addr_control|Add28~42 ;
wire \addr_control|Add28~43 ;
wire \addr_control|Add28~45_sumout ;
wire \addr_control|Add20~22 ;
wire \addr_control|Add20~25_sumout ;
wire \addr_control|Add21~30 ;
wire \addr_control|Add21~33_sumout ;
wire \addr_control|Add5~38 ;
wire \addr_control|Add5~41_sumout ;
wire \addr_control|Add3~22 ;
wire \addr_control|Add3~25_sumout ;
wire \addr_control|Add12~42 ;
wire \addr_control|Add12~43 ;
wire \addr_control|Add12~45_sumout ;
wire \addr_control|Add8~22 ;
wire \addr_control|Add8~25_sumout ;
wire \addr_control|Add9~30 ;
wire \addr_control|Add9~33_sumout ;
wire \addr_control|Mux148~0_combout ;
wire \addr_control|Mux148~1_combout ;
wire \addr_control|Mux148~3_combout ;
wire \addr_control|Add17~66 ;
wire \addr_control|Add17~73_sumout ;
wire \addr_control|Add17~70 ;
wire \addr_control|Add17~77_sumout ;
wire \addr_control|Add13~30 ;
wire \addr_control|Add13~33_sumout ;
wire \addr_control|Mux173~0_combout ;
wire \addr_control|count_y_old[9]~DUPLICATE_q ;
wire \addr_control|Add25~26 ;
wire \addr_control|Add25~29_sumout ;
wire \addr_control|Add26~26 ;
wire \addr_control|Add26~29_sumout ;
wire \addr_control|Add27~34 ;
wire \addr_control|Add27~37_sumout ;
wire \addr_control|Add28~46 ;
wire \addr_control|Add28~47 ;
wire \addr_control|Add28~49_sumout ;
wire \addr_control|Add20~26 ;
wire \addr_control|Add20~29_sumout ;
wire \addr_control|Add21~34 ;
wire \addr_control|Add21~37_sumout ;
wire \addr_control|Add19~30 ;
wire \addr_control|Add19~33_sumout ;
wire \addr_control|Add7~38 ;
wire \addr_control|Add7~41_sumout ;
wire \MEM_ADDR[15]~input_o ;
wire \addr_base[15]~feeder_combout ;
wire \addr_control|Add10~26 ;
wire \addr_control|Add10~29_sumout ;
wire \addr_control|Add11~34 ;
wire \addr_control|Add11~37_sumout ;
wire \addr_control|Mux147~0_combout ;
wire \addr_control|Add5~42 ;
wire \addr_control|Add5~45_sumout ;
wire \addr_control|Add9~34 ;
wire \addr_control|Add9~37_sumout ;
wire \addr_control|Add3~26 ;
wire \addr_control|Add3~29_sumout ;
wire \addr_control|Add12~46 ;
wire \addr_control|Add12~47 ;
wire \addr_control|Add12~49_sumout ;
wire \addr_control|Mux147~1_combout ;
wire \addr_control|Mux147~2_combout ;
wire \addr_control|Add25~30 ;
wire \addr_control|Add25~33_sumout ;
wire \addr_control|Add26~30 ;
wire \addr_control|Add26~33_sumout ;
wire \addr_control|Add27~38 ;
wire \addr_control|Add27~41_sumout ;
wire \addr_control|Add28~50 ;
wire \addr_control|Add28~51 ;
wire \addr_control|Add28~53_sumout ;
wire \addr_control|Add20~30 ;
wire \addr_control|Add20~33_sumout ;
wire \addr_control|Add21~38 ;
wire \addr_control|Add21~41_sumout ;
wire \addr_control|Add3~30 ;
wire \addr_control|Add3~33_sumout ;
wire \addr_control|Add10~30 ;
wire \addr_control|Add10~33_sumout ;
wire \addr_control|Add11~38 ;
wire \addr_control|Add11~41_sumout ;
wire \addr_control|Add12~50 ;
wire \addr_control|Add12~51 ;
wire \addr_control|Add12~53_sumout ;
wire \addr_control|Add5~46 ;
wire \addr_control|Add5~49_sumout ;
wire \addr_control|Add9~38 ;
wire \addr_control|Add9~41_sumout ;
wire \addr_control|Mux146~1_combout ;
wire \addr_control|Add19~34 ;
wire \addr_control|Add19~37_sumout ;
wire \addr_control|Add7~42 ;
wire \addr_control|Add7~45_sumout ;
wire \MEM_ADDR[16]~input_o ;
wire \addr_control|Mux146~0_combout ;
wire \addr_control|Mux146~2_combout ;
wire \addr_control|Add19~38 ;
wire \addr_control|Add19~41_sumout ;
wire \addr_control|Add7~46 ;
wire \addr_control|Add7~49_sumout ;
wire \MEM_ADDR[17]~input_o ;
wire \addr_to_memory_control[17]~feeder_combout ;
wire \addr_control|Add11~42 ;
wire \addr_control|Add11~45_sumout ;
wire \addr_control|Add12~54 ;
wire \addr_control|Add12~55 ;
wire \addr_control|Add12~57_sumout ;
wire \addr_control|Add25~34 ;
wire \addr_control|Add25~37_sumout ;
wire \addr_control|Add26~34 ;
wire \addr_control|Add26~37_sumout ;
wire \addr_control|Add27~42 ;
wire \addr_control|Add27~45_sumout ;
wire \addr_control|Add5~50 ;
wire \addr_control|Add5~53_sumout ;
wire \addr_control|Add3~34 ;
wire \addr_control|Add3~37_sumout ;
wire \addr_control|Add9~42 ;
wire \addr_control|Add9~45_sumout ;
wire \addr_control|Mux145~0_combout ;
wire \addr_control|Add28~54 ;
wire \addr_control|Add28~55 ;
wire \addr_control|Add28~57_sumout ;
wire \addr_control|Add20~34 ;
wire \addr_control|Add20~37_sumout ;
wire \addr_control|Add21~42 ;
wire \addr_control|Add21~45_sumout ;
wire \addr_control|Mux145~1_combout ;
wire \addr_control|Mux145~2_combout ;
wire \addr_control|wr_enable~1_combout ;
wire \addr_control|Mux94~0_combout ;
wire \addr_control|wr_enable~0_combout ;
wire \addr_control|Mux52~0_combout ;
wire \addr_control|Mux122~0_combout ;
wire \addr_control|wr_enable~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~65_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~66 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~69_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~10_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~70 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4]~feeder_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3765w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a231~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w7_n7_mux_dataout~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a230~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w6_n7_mux_dataout~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a229~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w5_n7_mux_dataout~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a228~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w4_n7_mux_dataout~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a227~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w3_n7_mux_dataout~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a226~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w2_n7_mux_dataout~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a225~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w1_n7_mux_dataout~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w0_n7_mux_dataout~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \DATA_OUT[2]~0_combout ;
wire \DATA_OUT[0]~reg0_q ;
wire \DATA_OUT[1]~reg0_q ;
wire \DATA_OUT[2]~reg0feeder_combout ;
wire \DATA_OUT[2]~reg0_q ;
wire \DATA_OUT[3]~reg0_q ;
wire \DATA_OUT[4]~reg0_q ;
wire \DATA_OUT[5]~reg0_q ;
wire \DATA_OUT[6]~reg0feeder_combout ;
wire \DATA_OUT[6]~reg0_q ;
wire \DATA_OUT[7]~reg0feeder_combout ;
wire \DATA_OUT[7]~reg0_q ;
wire \Selector38~1_combout ;
wire \Selector38~2_combout ;
wire \FLAG_DONE~reg0_q ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \vga_out|Add1~37_sumout ;
wire \vga_out|Equal6~0_combout ;
wire \vga_out|Add0~1_sumout ;
wire \vga_out|Add0~6 ;
wire \vga_out|Add0~33_sumout ;
wire \vga_out|Add0~34 ;
wire \vga_out|Add0~21_sumout ;
wire \vga_out|Add0~22 ;
wire \vga_out|Add0~25_sumout ;
wire \vga_out|Add0~26 ;
wire \vga_out|Add0~37_sumout ;
wire \vga_out|Equal1~0_combout ;
wire \vga_out|Equal0~0_combout ;
wire \vga_out|Equal3~0_combout ;
wire \vga_out|Equal0~1_combout ;
wire \vga_out|Equal0~2_combout ;
wire \vga_out|Equal0~3_combout ;
wire \vga_out|h_state~18_combout ;
wire \vga_out|h_state.H_BACK_STATE~q ;
wire \vga_out|h_state~20_combout ;
wire \vga_out|h_state.H_ACTIVE_STATE~q ;
wire \vga_out|Equal1~1_combout ;
wire \vga_out|Equal1~2_combout ;
wire \vga_out|h_state~21_combout ;
wire \vga_out|h_state.H_FRONT_STATE~q ;
wire \vga_out|Equal2~0_combout ;
wire \vga_out|h_state~19_combout ;
wire \vga_out|h_state.H_PULSE_STATE~q ;
wire \vga_out|h_state~17_combout ;
wire \vga_out|h_counter[0]~1_combout ;
wire \vga_out|h_counter[0]~2_combout ;
wire \vga_out|Add0~2 ;
wire \vga_out|Add0~17_sumout ;
wire \vga_out|Add0~18 ;
wire \vga_out|Add0~13_sumout ;
wire \vga_out|Add0~14 ;
wire \vga_out|Add0~9_sumout ;
wire \vga_out|Add0~10 ;
wire \vga_out|Add0~29_sumout ;
wire \vga_out|Add0~30 ;
wire \vga_out|Add0~5_sumout ;
wire \vga_out|line_done~0_combout ;
wire \vga_out|line_done~q ;
wire \vga_out|v_counter[8]~4_combout ;
wire \vga_out|v_counter[3]~DUPLICATE_q ;
wire \vga_out|Equal5~0_combout ;
wire \vga_out|v_counter[1]~DUPLICATE_q ;
wire \vga_out|Equal5~1_combout ;
wire \vga_out|Equal5~2_combout ;
wire \vga_out|Equal6~1_combout ;
wire \vga_out|v_state~20_combout ;
wire \vga_out|v_state.V_FRONT_STATE~q ;
wire \vga_out|v_counter[8]~2_combout ;
wire \vga_out|Equal7~0_combout ;
wire \vga_out|Equal8~0_combout ;
wire \vga_out|Equal8~1_combout ;
wire \vga_out|v_state~18_combout ;
wire \vga_out|v_state.V_PULSE_STATE~q ;
wire \vga_out|v_state~17_combout ;
wire \vga_out|v_state.V_BACK_STATE~q ;
wire \vga_out|v_counter[8]~3_combout ;
wire \vga_out|Add1~38 ;
wire \vga_out|Add1~5_sumout ;
wire \vga_out|Add1~6 ;
wire \vga_out|Add1~29_sumout ;
wire \vga_out|Add1~30 ;
wire \vga_out|Add1~1_sumout ;
wire \vga_out|Add1~2 ;
wire \vga_out|Add1~25_sumout ;
wire \vga_out|Add1~26 ;
wire \vga_out|Add1~33_sumout ;
wire \vga_out|Add1~34 ;
wire \vga_out|Add1~17_sumout ;
wire \vga_out|Add1~18 ;
wire \vga_out|Add1~21_sumout ;
wire \vga_out|Add1~22 ;
wire \vga_out|Add1~13_sumout ;
wire \vga_out|Add1~14 ;
wire \vga_out|Add1~9_sumout ;
wire \vga_out|v_counter[8]~1_combout ;
wire \vga_out|v_state~19_combout ;
wire \vga_out|v_state.V_ACTIVE_STATE~q ;
wire \vga_out|vsync_reg~0_combout ;
wire \vga_out|vsync_reg~q ;
wire \vga_out|hysnc_reg~0_combout ;
wire \vga_out|hysnc_reg~q ;
wire \vga_out|blank~combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \pll0|pll_inst|altera_pll_i|outclk_wire ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \pll0|pll_inst|altera_pll_i|fboutclk_wire ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [17:0] \addr_control|addr_base_wr ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w ;
wire [2:0] last_instruction;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w ;
wire [18:0] \addr_control|num_steps_needed ;
wire [17:0] addr_to_memory_control;
wire [7:0] \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w ;
wire [17:0] \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [18:0] \addr_control|algorithm_step_counter ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w ;
wire [9:0] \addr_control|count_y_old ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [9:0] \addr_control|count_x_old ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w ;
wire [9:0] \addr_control|count_y_new ;
wire [2:0] \addr_control|counter_op ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w ;
wire [9:0] \vga_out|v_counter ;
wire [9:0] \addr_control|count_x_new ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w ;
wire [17:0] \addr_control|addr_base_rd ;
wire [17:0] \addr_control|addr_out ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w ;
wire [6:0] \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [2:0] \addr_control|state ;
wire [4:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w ;
wire [17:0] addr_base;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w ;
wire [19:0] \addr_control|offset ;
wire [1:0] \addr_control|wr_rd_timer_counter ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w ;
wire [4:0] \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w ;
wire [9:0] \vga_out|h_counter ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w ;
wire [3:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3383w ;

wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTBDATAOUT_bus ;
wire [9:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus ;
wire [9:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [7:0] \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus [0];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a225  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus [1];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a226  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus [2];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a227  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus [3];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a228  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus [4];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a229  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus [5];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a230  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus [6];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a231  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus [7];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus [0];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a225~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus [1];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a226~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus [2];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a227~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus [3];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a228~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus [4];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a229~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus [5];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a230~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus [6];
assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a231~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus [7];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \addr_in_memory[0]~output (
	.i(\addr_control|addr_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[0]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[0]~output .bus_hold = "false";
defparam \addr_in_memory[0]~output .open_drain_output = "false";
defparam \addr_in_memory[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \addr_in_memory[1]~output (
	.i(\addr_control|addr_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[1]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[1]~output .bus_hold = "false";
defparam \addr_in_memory[1]~output .open_drain_output = "false";
defparam \addr_in_memory[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \addr_in_memory[2]~output (
	.i(\addr_control|addr_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[2]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[2]~output .bus_hold = "false";
defparam \addr_in_memory[2]~output .open_drain_output = "false";
defparam \addr_in_memory[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \addr_in_memory[3]~output (
	.i(\addr_control|addr_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[3]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[3]~output .bus_hold = "false";
defparam \addr_in_memory[3]~output .open_drain_output = "false";
defparam \addr_in_memory[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \addr_in_memory[4]~output (
	.i(\addr_control|addr_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[4]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[4]~output .bus_hold = "false";
defparam \addr_in_memory[4]~output .open_drain_output = "false";
defparam \addr_in_memory[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \addr_in_memory[5]~output (
	.i(\addr_control|addr_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[5]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[5]~output .bus_hold = "false";
defparam \addr_in_memory[5]~output .open_drain_output = "false";
defparam \addr_in_memory[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \addr_in_memory[6]~output (
	.i(\addr_control|addr_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[6]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[6]~output .bus_hold = "false";
defparam \addr_in_memory[6]~output .open_drain_output = "false";
defparam \addr_in_memory[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \addr_in_memory[7]~output (
	.i(\addr_control|addr_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[7]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[7]~output .bus_hold = "false";
defparam \addr_in_memory[7]~output .open_drain_output = "false";
defparam \addr_in_memory[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \addr_in_memory[8]~output (
	.i(\addr_control|addr_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[8]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[8]~output .bus_hold = "false";
defparam \addr_in_memory[8]~output .open_drain_output = "false";
defparam \addr_in_memory[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \addr_in_memory[9]~output (
	.i(\addr_control|addr_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[9]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[9]~output .bus_hold = "false";
defparam \addr_in_memory[9]~output .open_drain_output = "false";
defparam \addr_in_memory[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \addr_in_memory[10]~output (
	.i(\addr_control|addr_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[10]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[10]~output .bus_hold = "false";
defparam \addr_in_memory[10]~output .open_drain_output = "false";
defparam \addr_in_memory[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \addr_in_memory[11]~output (
	.i(\addr_control|addr_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[11]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[11]~output .bus_hold = "false";
defparam \addr_in_memory[11]~output .open_drain_output = "false";
defparam \addr_in_memory[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \addr_in_memory[12]~output (
	.i(\addr_control|addr_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[12]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[12]~output .bus_hold = "false";
defparam \addr_in_memory[12]~output .open_drain_output = "false";
defparam \addr_in_memory[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \addr_in_memory[13]~output (
	.i(\addr_control|addr_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[13]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[13]~output .bus_hold = "false";
defparam \addr_in_memory[13]~output .open_drain_output = "false";
defparam \addr_in_memory[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \addr_in_memory[14]~output (
	.i(\addr_control|addr_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[14]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[14]~output .bus_hold = "false";
defparam \addr_in_memory[14]~output .open_drain_output = "false";
defparam \addr_in_memory[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \addr_in_memory[15]~output (
	.i(\addr_control|addr_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[15]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[15]~output .bus_hold = "false";
defparam \addr_in_memory[15]~output .open_drain_output = "false";
defparam \addr_in_memory[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \addr_in_memory[16]~output (
	.i(\addr_control|addr_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[16]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[16]~output .bus_hold = "false";
defparam \addr_in_memory[16]~output .open_drain_output = "false";
defparam \addr_in_memory[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \addr_in_memory[17]~output (
	.i(\addr_control|addr_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[17]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[17]~output .bus_hold = "false";
defparam \addr_in_memory[17]~output .open_drain_output = "false";
defparam \addr_in_memory[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \addr_in_memory[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[18]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[18]~output .bus_hold = "false";
defparam \addr_in_memory[18]~output .open_drain_output = "false";
defparam \addr_in_memory[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \data_in_memory[0]~output (
	.i(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[0]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[0]~output .bus_hold = "false";
defparam \data_in_memory[0]~output .open_drain_output = "false";
defparam \data_in_memory[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \data_in_memory[1]~output (
	.i(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[1]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[1]~output .bus_hold = "false";
defparam \data_in_memory[1]~output .open_drain_output = "false";
defparam \data_in_memory[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \data_in_memory[2]~output (
	.i(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[2]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[2]~output .bus_hold = "false";
defparam \data_in_memory[2]~output .open_drain_output = "false";
defparam \data_in_memory[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \data_in_memory[3]~output (
	.i(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[3]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[3]~output .bus_hold = "false";
defparam \data_in_memory[3]~output .open_drain_output = "false";
defparam \data_in_memory[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \data_in_memory[4]~output (
	.i(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[4]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[4]~output .bus_hold = "false";
defparam \data_in_memory[4]~output .open_drain_output = "false";
defparam \data_in_memory[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \data_in_memory[5]~output (
	.i(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[5]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[5]~output .bus_hold = "false";
defparam \data_in_memory[5]~output .open_drain_output = "false";
defparam \data_in_memory[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \data_in_memory[6]~output (
	.i(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[6]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[6]~output .bus_hold = "false";
defparam \data_in_memory[6]~output .open_drain_output = "false";
defparam \data_in_memory[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \data_in_memory[7]~output (
	.i(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[7]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[7]~output .bus_hold = "false";
defparam \data_in_memory[7]~output .open_drain_output = "false";
defparam \data_in_memory[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \op_count[0]~output (
	.i(\addr_control|counter_op [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(op_count[0]),
	.obar());
// synopsys translate_off
defparam \op_count[0]~output .bus_hold = "false";
defparam \op_count[0]~output .open_drain_output = "false";
defparam \op_count[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \op_count[1]~output (
	.i(\addr_control|counter_op[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(op_count[1]),
	.obar());
// synopsys translate_off
defparam \op_count[1]~output .bus_hold = "false";
defparam \op_count[1]~output .open_drain_output = "false";
defparam \op_count[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \op_count[2]~output (
	.i(\addr_control|counter_op [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(op_count[2]),
	.obar());
// synopsys translate_off
defparam \op_count[2]~output .bus_hold = "false";
defparam \op_count[2]~output .open_drain_output = "false";
defparam \op_count[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \addr_control_done~output (
	.i(\addr_control|done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_control_done),
	.obar());
// synopsys translate_off
defparam \addr_control_done~output .bus_hold = "false";
defparam \addr_control_done~output .open_drain_output = "false";
defparam \addr_control_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DATA_OUT[0]~output (
	.i(\DATA_OUT[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[0]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[0]~output .bus_hold = "false";
defparam \DATA_OUT[0]~output .open_drain_output = "false";
defparam \DATA_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \DATA_OUT[1]~output (
	.i(\DATA_OUT[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[1]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[1]~output .bus_hold = "false";
defparam \DATA_OUT[1]~output .open_drain_output = "false";
defparam \DATA_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \DATA_OUT[2]~output (
	.i(\DATA_OUT[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[2]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[2]~output .bus_hold = "false";
defparam \DATA_OUT[2]~output .open_drain_output = "false";
defparam \DATA_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \DATA_OUT[3]~output (
	.i(\DATA_OUT[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[3]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[3]~output .bus_hold = "false";
defparam \DATA_OUT[3]~output .open_drain_output = "false";
defparam \DATA_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \DATA_OUT[4]~output (
	.i(\DATA_OUT[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[4]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[4]~output .bus_hold = "false";
defparam \DATA_OUT[4]~output .open_drain_output = "false";
defparam \DATA_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \DATA_OUT[5]~output (
	.i(\DATA_OUT[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[5]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[5]~output .bus_hold = "false";
defparam \DATA_OUT[5]~output .open_drain_output = "false";
defparam \DATA_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DATA_OUT[6]~output (
	.i(\DATA_OUT[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[6]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[6]~output .bus_hold = "false";
defparam \DATA_OUT[6]~output .open_drain_output = "false";
defparam \DATA_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \DATA_OUT[7]~output (
	.i(\DATA_OUT[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[7]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[7]~output .bus_hold = "false";
defparam \DATA_OUT[7]~output .open_drain_output = "false";
defparam \DATA_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \FLAG_DONE~output (
	.i(\FLAG_DONE~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLAG_DONE),
	.obar());
// synopsys translate_off
defparam \FLAG_DONE~output .bus_hold = "false";
defparam \FLAG_DONE~output .open_drain_output = "false";
defparam \FLAG_DONE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \FLAG_ERROR~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLAG_ERROR),
	.obar());
// synopsys translate_off
defparam \FLAG_ERROR~output .bus_hold = "false";
defparam \FLAG_ERROR~output .open_drain_output = "false";
defparam \FLAG_ERROR~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \FLAG_ZOOM_MAX~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLAG_ZOOM_MAX),
	.obar());
// synopsys translate_off
defparam \FLAG_ZOOM_MAX~output .bus_hold = "false";
defparam \FLAG_ZOOM_MAX~output .open_drain_output = "false";
defparam \FLAG_ZOOM_MAX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \FLAG_ZOOM_MIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLAG_ZOOM_MIN),
	.obar());
// synopsys translate_off
defparam \FLAG_ZOOM_MIN~output .bus_hold = "false";
defparam \FLAG_ZOOM_MIN~output .open_drain_output = "false";
defparam \FLAG_ZOOM_MIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\vga_out|blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_H_SYNC_N~output (
	.i(\vga_out|hysnc_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_H_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_H_SYNC_N~output .bus_hold = "false";
defparam \VGA_H_SYNC_N~output .open_drain_output = "false";
defparam \VGA_H_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_V_SYNC_N~output (
	.i(\vga_out|vsync_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_V_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_V_SYNC_N~output .bus_hold = "false";
defparam \VGA_V_SYNC_N~output .open_drain_output = "false";
defparam \VGA_V_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
defparam \VGA_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll0|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll0|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "600 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y19_N1
cyclonev_pll_output_counter \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll0|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll0|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \INSTRUCTION[0]~input (
	.i(INSTRUCTION[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INSTRUCTION[0]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[0]~input .bus_hold = "false";
defparam \INSTRUCTION[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \INSTRUCTION[2]~input (
	.i(INSTRUCTION[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INSTRUCTION[2]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[2]~input .bus_hold = "false";
defparam \INSTRUCTION[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \INSTRUCTION[1]~input (
	.i(INSTRUCTION[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INSTRUCTION[1]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[1]~input .bus_hold = "false";
defparam \INSTRUCTION[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \ENABLE~input (
	.i(ENABLE),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ENABLE~input_o ));
// synopsys translate_off
defparam \ENABLE~input .bus_hold = "false";
defparam \ENABLE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( \ENABLE~input_o  & ( (!\uc_state.IDLE~q  & (!\INSTRUCTION[2]~input_o  $ (((!\INSTRUCTION[0]~input_o ) # (!\INSTRUCTION[1]~input_o ))))) ) )

	.dataa(!\uc_state.IDLE~q ),
	.datab(!\INSTRUCTION[0]~input_o ),
	.datac(!\INSTRUCTION[2]~input_o ),
	.datad(!\INSTRUCTION[1]~input_o ),
	.datae(gnd),
	.dataf(!\ENABLE~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h000000000A280A28;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N24
cyclonev_lcell_comb \addr_control|Mux126~0 (
// Equation(s):
// \addr_control|Mux126~0_combout  = ( \addr_control|state [1] & ( (\addr_control|num_steps_needed [15] & ((!\addr_control|state [0] $ (\addr_control|state [2])) # (\addr_control|has_alg_on_exec~q ))) ) ) # ( !\addr_control|state [1] & ( 
// (!\addr_control|state [2] & (\addr_control|state [0] & ((\addr_control|num_steps_needed [15])))) # (\addr_control|state [2] & ((!\addr_control|has_alg_on_exec~q  & (\addr_control|state [0])) # (\addr_control|has_alg_on_exec~q  & 
// ((\addr_control|num_steps_needed [15]))))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|num_steps_needed [15]),
	.datae(gnd),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux126~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux126~0 .extended_lut = "off";
defparam \addr_control|Mux126~0 .lut_mask = 64'h0457045700B700B7;
defparam \addr_control|Mux126~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N26
dffeas \addr_control|num_steps_needed[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux126~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|num_steps_needed [15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|num_steps_needed[15] .is_wysiwyg = "true";
defparam \addr_control|num_steps_needed[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N42
cyclonev_lcell_comb \addr_control|Mux127~0 (
// Equation(s):
// \addr_control|Mux127~0_combout  = ( \addr_control|state [1] & ( (!\addr_control|state [0] & (((\addr_control|state [2] & !\addr_control|has_alg_on_exec~q )) # (\addr_control|num_steps_needed [14]))) # (\addr_control|state [0] & 
// (\addr_control|num_steps_needed [14] & ((\addr_control|has_alg_on_exec~q ) # (\addr_control|state [2])))) ) ) # ( !\addr_control|state [1] & ( (!\addr_control|state [2] & (\addr_control|state [0] & (\addr_control|num_steps_needed [14]))) # 
// (\addr_control|state [2] & ((!\addr_control|has_alg_on_exec~q  & (!\addr_control|state [0])) # (\addr_control|has_alg_on_exec~q  & ((\addr_control|num_steps_needed [14]))))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|num_steps_needed [14]),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(gnd),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux127~0 .extended_lut = "off";
defparam \addr_control|Mux127~0 .lut_mask = 64'h1A131A132B332B33;
defparam \addr_control|Mux127~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N44
dffeas \addr_control|num_steps_needed[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|num_steps_needed [14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|num_steps_needed[14] .is_wysiwyg = "true";
defparam \addr_control|num_steps_needed[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N0
cyclonev_lcell_comb \addr_control|Add24~73 (
// Equation(s):
// \addr_control|Add24~73_sumout  = SUM(( \addr_control|algorithm_step_counter [0] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add24~74  = CARRY(( \addr_control|algorithm_step_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~73_sumout ),
	.cout(\addr_control|Add24~74 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~73 .extended_lut = "off";
defparam \addr_control|Add24~73 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add24~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \addr_control|addr_out[14]~19 (
// Equation(s):
// \addr_control|addr_out[14]~19_combout  = (!\addr_control|state [1] & !\addr_control|state [2])

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[14]~19 .extended_lut = "off";
defparam \addr_control|addr_out[14]~19 .lut_mask = 64'h8888888888888888;
defparam \addr_control|addr_out[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N26
dffeas \addr_control|counter_op[1]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|counter_op[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|counter_op[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|counter_op[1]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|counter_op[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \addr_control|counter_op[2]~2 (
// Equation(s):
// \addr_control|counter_op[2]~2_combout  = ( \addr_control|state [2] & ( (!\addr_control|state [0]) # ((!\addr_control|counter_op[2]~1_combout  & !\addr_control|state [1])) ) ) # ( !\addr_control|state [2] & ( (!\addr_control|state [1] & 
// (((!\addr_control|state [0] & !\addr_control|always0~2_combout )))) # (\addr_control|state [1] & (!\addr_control|counter_op[2]~1_combout  & (\addr_control|state [0]))) ) )

	.dataa(!\addr_control|counter_op[2]~1_combout ),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|always0~2_combout ),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|counter_op[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|counter_op[2]~2 .extended_lut = "off";
defparam \addr_control|counter_op[2]~2 .lut_mask = 64'hC202C202F8F8F8F8;
defparam \addr_control|counter_op[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \addr_control|counter_op[1]~0 (
// Equation(s):
// \addr_control|counter_op[1]~0_combout  = ( \addr_control|state [0] & ( (!\addr_control|counter_op[1]~DUPLICATE_q  & (!\addr_control|counter_op [2] & \addr_control|counter_op [0])) ) )

	.dataa(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\addr_control|counter_op [2]),
	.datad(!\addr_control|counter_op [0]),
	.datae(gnd),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|counter_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|counter_op[1]~0 .extended_lut = "off";
defparam \addr_control|counter_op[1]~0 .lut_mask = 64'h0000000000A000A0;
defparam \addr_control|counter_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \addr_control|counter_op[1]~3 (
// Equation(s):
// \addr_control|counter_op[1]~3_combout  = ( \addr_control|counter_op [1] & ( (!\addr_control|counter_op [2] & (!\addr_control|counter_op [0] & (\addr_control|counter_op[2]~2_combout ))) # (\addr_control|counter_op [2] & ((!\addr_control|state [1]) # 
// ((\addr_control|counter_op [0] & \addr_control|counter_op[2]~2_combout )))) ) ) # ( !\addr_control|counter_op [1] & ( (\addr_control|counter_op [0] & (\addr_control|counter_op[2]~2_combout  & ((!\addr_control|counter_op [2]) # (\addr_control|state [1])))) 
// ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|counter_op[2]~2_combout ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|counter_op [2]),
	.datae(gnd),
	.dataf(!\addr_control|counter_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|counter_op[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|counter_op[1]~3 .extended_lut = "off";
defparam \addr_control|counter_op[1]~3 .lut_mask = 64'h1101110122F122F1;
defparam \addr_control|counter_op[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \addr_control|counter_op[1]~4 (
// Equation(s):
// \addr_control|counter_op[1]~4_combout  = ( !\addr_control|state [0] & ( (\addr_control|counter_op[1]~3_combout  & \addr_control|state [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|counter_op[1]~3_combout ),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|counter_op[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|counter_op[1]~4 .extended_lut = "off";
defparam \addr_control|counter_op[1]~4 .lut_mask = 64'h000F000F00000000;
defparam \addr_control|counter_op[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \addr_control|counter_op[1]~5 (
// Equation(s):
// \addr_control|counter_op[1]~5_combout  = ( \addr_control|has_alg_on_exec~q  & ( ((!\addr_control|counter_op[2]~2_combout  & (\addr_control|counter_op[1]~DUPLICATE_q )) # (\addr_control|counter_op[2]~2_combout  & ((\addr_control|counter_op[1]~0_combout 
// )))) # (\addr_control|counter_op[1]~4_combout ) ) ) # ( !\addr_control|has_alg_on_exec~q  & ( (\addr_control|counter_op[1]~DUPLICATE_q  & !\addr_control|counter_op[2]~2_combout ) ) )

	.dataa(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datab(!\addr_control|counter_op[2]~2_combout ),
	.datac(!\addr_control|counter_op[1]~0_combout ),
	.datad(!\addr_control|counter_op[1]~4_combout ),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|counter_op[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|counter_op[1]~5 .extended_lut = "off";
defparam \addr_control|counter_op[1]~5 .lut_mask = 64'h4444444447FF47FF;
defparam \addr_control|counter_op[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N25
dffeas \addr_control|counter_op[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|counter_op[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|counter_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|counter_op[1] .is_wysiwyg = "true";
defparam \addr_control|counter_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \addr_control|Mux142~0 (
// Equation(s):
// \addr_control|Mux142~0_combout  = ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|counter_op [0] & (\addr_control|counter_op [2] & ((!\addr_control|counter_op [1]) # (!\addr_control|state [1])))) # (\addr_control|counter_op [0] & 
// (((\addr_control|state [1] & \addr_control|counter_op [2])) # (\addr_control|counter_op [1]))) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|counter_op [1]),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|counter_op [2]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux142~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux142~0 .extended_lut = "off";
defparam \addr_control|Mux142~0 .lut_mask = 64'h0000000011BD11BD;
defparam \addr_control|Mux142~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N40
dffeas \addr_control|counter_op[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux142~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|state [0]),
	.sload(!\addr_control|state [2]),
	.ena(\addr_control|counter_op[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|counter_op [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|counter_op[2] .is_wysiwyg = "true";
defparam \addr_control|counter_op[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \addr_control|Mux144~0 (
// Equation(s):
// \addr_control|Mux144~0_combout  = ( \addr_control|state [1] & ( \addr_control|counter_op [1] & ( ((!\addr_control|has_alg_on_exec~q  & !\addr_control|state [2])) # (\addr_control|counter_op [0]) ) ) ) # ( !\addr_control|state [1] & ( 
// \addr_control|counter_op [1] & ( (\addr_control|state [2] & ((!\addr_control|has_alg_on_exec~q ) # (\addr_control|counter_op [0]))) ) ) ) # ( \addr_control|state [1] & ( !\addr_control|counter_op [1] & ( (!\addr_control|state [2] & 
// ((!\addr_control|has_alg_on_exec~q ) # (!\addr_control|counter_op [2] $ (\addr_control|counter_op [0])))) # (\addr_control|state [2] & (((\addr_control|counter_op [0])))) ) ) ) # ( !\addr_control|state [1] & ( !\addr_control|counter_op [1] & ( 
// (\addr_control|state [2] & ((!\addr_control|has_alg_on_exec~q ) # (!\addr_control|counter_op [2] $ (\addr_control|counter_op [0])))) ) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|counter_op [0]),
	.datad(!\addr_control|state [2]),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|counter_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux144~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux144~0 .extended_lut = "off";
defparam \addr_control|Mux144~0 .lut_mask = 64'h00EBEB0F00AFAF0F;
defparam \addr_control|Mux144~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \addr_control|Mux33~0 (
// Equation(s):
// \addr_control|Mux33~0_combout  = ( \addr_control|has_alg_on_exec~q  & ( !\addr_control|counter_op [0] $ (((!\addr_control|counter_op [1]) # (!\addr_control|counter_op [2]))) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|counter_op [1]),
	.datac(gnd),
	.datad(!\addr_control|counter_op [2]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux33~0 .extended_lut = "off";
defparam \addr_control|Mux33~0 .lut_mask = 64'h0000000055665566;
defparam \addr_control|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \addr_control|Mux144~1 (
// Equation(s):
// \addr_control|Mux144~1_combout  = ( !\addr_control|state [2] & ( (!\addr_control|state [0] & (((\addr_control|counter_op [0] & ((\addr_control|state [1]) # (\addr_control|always0~2_combout )))))) # (\addr_control|state [0] & ((((\addr_control|counter_op 
// [0] & !\addr_control|state [1])) # (\addr_control|Mux144~0_combout )))) ) ) # ( \addr_control|state [2] & ( (((!\addr_control|state [0] & ((!\addr_control|Mux33~0_combout ))) # (\addr_control|state [0] & (\addr_control|Mux144~0_combout )))) ) )

	.dataa(!\addr_control|always0~2_combout ),
	.datab(!\addr_control|Mux144~0_combout ),
	.datac(!\addr_control|Mux33~0_combout ),
	.datad(!\addr_control|state [1]),
	.datae(!\addr_control|state [2]),
	.dataf(!\addr_control|state [0]),
	.datag(!\addr_control|counter_op [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux144~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux144~1 .extended_lut = "on";
defparam \addr_control|Mux144~1 .lut_mask = 64'h050FF0F03F333333;
defparam \addr_control|Mux144~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N31
dffeas \addr_control|counter_op[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux144~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|counter_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|counter_op[0] .is_wysiwyg = "true";
defparam \addr_control|counter_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N3
cyclonev_lcell_comb \addr_control|algorithm_step_counter[18]~0 (
// Equation(s):
// \addr_control|algorithm_step_counter[18]~0_combout  = ( \addr_control|counter_op[1]~DUPLICATE_q  & ( (!\addr_control|counter_op [0] & (!\addr_control|counter_op [2] & \addr_control|state [0])) ) ) # ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( 
// (\addr_control|counter_op [0] & (\addr_control|counter_op [2] & !\addr_control|state [0])) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|counter_op [2]),
	.datac(gnd),
	.datad(!\addr_control|state [0]),
	.datae(gnd),
	.dataf(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|algorithm_step_counter[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[18]~0 .extended_lut = "off";
defparam \addr_control|algorithm_step_counter[18]~0 .lut_mask = 64'h1100110000880088;
defparam \addr_control|algorithm_step_counter[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N57
cyclonev_lcell_comb \addr_control|Decoder1~1 (
// Equation(s):
// \addr_control|Decoder1~1_combout  = ( !\addr_control|counter_op [0] & ( (\addr_control|counter_op [2] & \addr_control|counter_op[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|counter_op [2]),
	.datad(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\addr_control|counter_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Decoder1~1 .extended_lut = "off";
defparam \addr_control|Decoder1~1 .lut_mask = 64'h000F000F00000000;
defparam \addr_control|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N42
cyclonev_lcell_comb \addr_control|algorithm_step_counter[18]~1 (
// Equation(s):
// \addr_control|algorithm_step_counter[18]~1_combout  = ( \addr_control|state [0] & ( \addr_control|state [1] & ( (\addr_control|algorithm_step_counter[18]~0_combout  & (!\addr_control|state [2] & \addr_control|has_alg_on_exec~q )) ) ) ) # ( 
// !\addr_control|state [0] & ( \addr_control|state [1] & ( (\addr_control|state [2] & (\addr_control|has_alg_on_exec~q  & \addr_control|Decoder1~1_combout )) ) ) ) # ( \addr_control|state [0] & ( !\addr_control|state [1] & ( 
// (\addr_control|algorithm_step_counter[18]~0_combout  & (\addr_control|state [2] & \addr_control|has_alg_on_exec~q )) ) ) ) # ( !\addr_control|state [0] & ( !\addr_control|state [1] & ( (!\addr_control|state [2]) # 
// ((\addr_control|algorithm_step_counter[18]~0_combout  & \addr_control|has_alg_on_exec~q )) ) ) )

	.dataa(!\addr_control|algorithm_step_counter[18]~0_combout ),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|has_alg_on_exec~q ),
	.datad(!\addr_control|Decoder1~1_combout ),
	.datae(!\addr_control|state [0]),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|algorithm_step_counter[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[18]~1 .extended_lut = "off";
defparam \addr_control|algorithm_step_counter[18]~1 .lut_mask = 64'hCDCD010100030404;
defparam \addr_control|algorithm_step_counter[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N2
dffeas \addr_control|algorithm_step_counter[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[0] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N3
cyclonev_lcell_comb \addr_control|Add24~69 (
// Equation(s):
// \addr_control|Add24~69_sumout  = SUM(( \addr_control|algorithm_step_counter [1] ) + ( GND ) + ( \addr_control|Add24~74  ))
// \addr_control|Add24~70  = CARRY(( \addr_control|algorithm_step_counter [1] ) + ( GND ) + ( \addr_control|Add24~74  ))

	.dataa(!\addr_control|algorithm_step_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~69_sumout ),
	.cout(\addr_control|Add24~70 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~69 .extended_lut = "off";
defparam \addr_control|Add24~69 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add24~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N5
dffeas \addr_control|algorithm_step_counter[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[1] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N6
cyclonev_lcell_comb \addr_control|Add24~65 (
// Equation(s):
// \addr_control|Add24~65_sumout  = SUM(( \addr_control|algorithm_step_counter [2] ) + ( GND ) + ( \addr_control|Add24~70  ))
// \addr_control|Add24~66  = CARRY(( \addr_control|algorithm_step_counter [2] ) + ( GND ) + ( \addr_control|Add24~70  ))

	.dataa(gnd),
	.datab(!\addr_control|algorithm_step_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~65_sumout ),
	.cout(\addr_control|Add24~66 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~65 .extended_lut = "off";
defparam \addr_control|Add24~65 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add24~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N8
dffeas \addr_control|algorithm_step_counter[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[2] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N9
cyclonev_lcell_comb \addr_control|Add24~61 (
// Equation(s):
// \addr_control|Add24~61_sumout  = SUM(( \addr_control|algorithm_step_counter [3] ) + ( GND ) + ( \addr_control|Add24~66  ))
// \addr_control|Add24~62  = CARRY(( \addr_control|algorithm_step_counter [3] ) + ( GND ) + ( \addr_control|Add24~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~61_sumout ),
	.cout(\addr_control|Add24~62 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~61 .extended_lut = "off";
defparam \addr_control|Add24~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add24~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N11
dffeas \addr_control|algorithm_step_counter[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[3] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \addr_control|Add24~29 (
// Equation(s):
// \addr_control|Add24~29_sumout  = SUM(( \addr_control|algorithm_step_counter [4] ) + ( GND ) + ( \addr_control|Add24~62  ))
// \addr_control|Add24~30  = CARRY(( \addr_control|algorithm_step_counter [4] ) + ( GND ) + ( \addr_control|Add24~62  ))

	.dataa(gnd),
	.datab(!\addr_control|algorithm_step_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~29_sumout ),
	.cout(\addr_control|Add24~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~29 .extended_lut = "off";
defparam \addr_control|Add24~29 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add24~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N14
dffeas \addr_control|algorithm_step_counter[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[4] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N15
cyclonev_lcell_comb \addr_control|Add24~33 (
// Equation(s):
// \addr_control|Add24~33_sumout  = SUM(( \addr_control|algorithm_step_counter [5] ) + ( GND ) + ( \addr_control|Add24~30  ))
// \addr_control|Add24~34  = CARRY(( \addr_control|algorithm_step_counter [5] ) + ( GND ) + ( \addr_control|Add24~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~33_sumout ),
	.cout(\addr_control|Add24~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~33 .extended_lut = "off";
defparam \addr_control|Add24~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add24~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N17
dffeas \addr_control|algorithm_step_counter[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[5] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N18
cyclonev_lcell_comb \addr_control|Add24~17 (
// Equation(s):
// \addr_control|Add24~17_sumout  = SUM(( \addr_control|algorithm_step_counter[6]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add24~34  ))
// \addr_control|Add24~18  = CARRY(( \addr_control|algorithm_step_counter[6]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add24~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~17_sumout ),
	.cout(\addr_control|Add24~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~17 .extended_lut = "off";
defparam \addr_control|Add24~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add24~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N20
dffeas \addr_control|algorithm_step_counter[6]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N21
cyclonev_lcell_comb \addr_control|Add24~21 (
// Equation(s):
// \addr_control|Add24~21_sumout  = SUM(( \addr_control|algorithm_step_counter [7] ) + ( GND ) + ( \addr_control|Add24~18  ))
// \addr_control|Add24~22  = CARRY(( \addr_control|algorithm_step_counter [7] ) + ( GND ) + ( \addr_control|Add24~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~21_sumout ),
	.cout(\addr_control|Add24~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~21 .extended_lut = "off";
defparam \addr_control|Add24~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add24~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N22
dffeas \addr_control|algorithm_step_counter[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[7] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N24
cyclonev_lcell_comb \addr_control|Add24~13 (
// Equation(s):
// \addr_control|Add24~13_sumout  = SUM(( \addr_control|algorithm_step_counter [8] ) + ( GND ) + ( \addr_control|Add24~22  ))
// \addr_control|Add24~14  = CARRY(( \addr_control|algorithm_step_counter [8] ) + ( GND ) + ( \addr_control|Add24~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~13_sumout ),
	.cout(\addr_control|Add24~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~13 .extended_lut = "off";
defparam \addr_control|Add24~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add24~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N26
dffeas \addr_control|algorithm_step_counter[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[8] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N27
cyclonev_lcell_comb \addr_control|Add24~25 (
// Equation(s):
// \addr_control|Add24~25_sumout  = SUM(( \addr_control|algorithm_step_counter [9] ) + ( GND ) + ( \addr_control|Add24~14  ))
// \addr_control|Add24~26  = CARRY(( \addr_control|algorithm_step_counter [9] ) + ( GND ) + ( \addr_control|Add24~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~25_sumout ),
	.cout(\addr_control|Add24~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~25 .extended_lut = "off";
defparam \addr_control|Add24~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add24~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N28
dffeas \addr_control|algorithm_step_counter[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[9] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \addr_control|Add24~41 (
// Equation(s):
// \addr_control|Add24~41_sumout  = SUM(( \addr_control|algorithm_step_counter [10] ) + ( GND ) + ( \addr_control|Add24~26  ))
// \addr_control|Add24~42  = CARRY(( \addr_control|algorithm_step_counter [10] ) + ( GND ) + ( \addr_control|Add24~26  ))

	.dataa(gnd),
	.datab(!\addr_control|algorithm_step_counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~41_sumout ),
	.cout(\addr_control|Add24~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~41 .extended_lut = "off";
defparam \addr_control|Add24~41 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add24~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N32
dffeas \addr_control|algorithm_step_counter[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[10] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \addr_control|Add24~37 (
// Equation(s):
// \addr_control|Add24~37_sumout  = SUM(( \addr_control|algorithm_step_counter [11] ) + ( GND ) + ( \addr_control|Add24~42  ))
// \addr_control|Add24~38  = CARRY(( \addr_control|algorithm_step_counter [11] ) + ( GND ) + ( \addr_control|Add24~42  ))

	.dataa(!\addr_control|algorithm_step_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~37_sumout ),
	.cout(\addr_control|Add24~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~37 .extended_lut = "off";
defparam \addr_control|Add24~37 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add24~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N35
dffeas \addr_control|algorithm_step_counter[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[11] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N36
cyclonev_lcell_comb \addr_control|Add24~49 (
// Equation(s):
// \addr_control|Add24~49_sumout  = SUM(( \addr_control|algorithm_step_counter [12] ) + ( GND ) + ( \addr_control|Add24~38  ))
// \addr_control|Add24~50  = CARRY(( \addr_control|algorithm_step_counter [12] ) + ( GND ) + ( \addr_control|Add24~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~49_sumout ),
	.cout(\addr_control|Add24~50 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~49 .extended_lut = "off";
defparam \addr_control|Add24~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add24~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N38
dffeas \addr_control|algorithm_step_counter[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[12] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N39
cyclonev_lcell_comb \addr_control|Add24~45 (
// Equation(s):
// \addr_control|Add24~45_sumout  = SUM(( \addr_control|algorithm_step_counter [13] ) + ( GND ) + ( \addr_control|Add24~50  ))
// \addr_control|Add24~46  = CARRY(( \addr_control|algorithm_step_counter [13] ) + ( GND ) + ( \addr_control|Add24~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~45_sumout ),
	.cout(\addr_control|Add24~46 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~45 .extended_lut = "off";
defparam \addr_control|Add24~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add24~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N41
dffeas \addr_control|algorithm_step_counter[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[13] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N57
cyclonev_lcell_comb \addr_control|num_steps_needed[12]~1 (
// Equation(s):
// \addr_control|num_steps_needed[12]~1_combout  = ( \addr_control|state [1] & ( !\addr_control|state [2] ) ) # ( !\addr_control|state [1] & ( (\addr_control|state [2] & !\addr_control|state [0]) ) )

	.dataa(!\addr_control|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|state [0]),
	.datae(gnd),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|num_steps_needed[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|num_steps_needed[12]~1 .extended_lut = "off";
defparam \addr_control|num_steps_needed[12]~1 .lut_mask = 64'h55005500AAAAAAAA;
defparam \addr_control|num_steps_needed[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N54
cyclonev_lcell_comb \addr_control|Mux129~0 (
// Equation(s):
// \addr_control|Mux129~0_combout  = ( !\addr_control|num_steps_needed[12]~1_combout  & ( \addr_control|state [2] ) )

	.dataa(!\addr_control|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|num_steps_needed[12]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux129~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux129~0 .extended_lut = "off";
defparam \addr_control|Mux129~0 .lut_mask = 64'h5555555500000000;
defparam \addr_control|Mux129~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N27
cyclonev_lcell_comb \addr_control|num_steps_needed[12]~2 (
// Equation(s):
// \addr_control|num_steps_needed[12]~2_combout  = ( \addr_control|state [2] & ( (!\addr_control|has_alg_on_exec~q  & ((!\addr_control|state [0]) # (!\addr_control|state [1]))) ) ) # ( !\addr_control|state [2] & ( (!\addr_control|state [0] & 
// ((!\addr_control|state [1]))) # (\addr_control|state [0] & (!\addr_control|has_alg_on_exec~q  & \addr_control|state [1])) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|num_steps_needed[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|num_steps_needed[12]~2 .extended_lut = "off";
defparam \addr_control|num_steps_needed[12]~2 .lut_mask = 64'hA4A4A4A4C8C8C8C8;
defparam \addr_control|num_steps_needed[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N56
dffeas \addr_control|num_steps_needed[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|num_steps_needed[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|num_steps_needed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|num_steps_needed[12] .is_wysiwyg = "true";
defparam \addr_control|num_steps_needed[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N39
cyclonev_lcell_comb \addr_control|num_steps_needed[13]~0 (
// Equation(s):
// \addr_control|num_steps_needed[13]~0_combout  = ( \addr_control|state [2] & ( (!\addr_control|has_alg_on_exec~q  & ((!\addr_control|state [1]) # (!\addr_control|state [0]))) ) ) # ( !\addr_control|state [2] & ( (!\addr_control|state [1] & 
// ((!\addr_control|state [0]))) # (\addr_control|state [1] & (!\addr_control|has_alg_on_exec~q  & \addr_control|state [0])) ) )

	.dataa(gnd),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|state [0]),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|num_steps_needed[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|num_steps_needed[13]~0 .extended_lut = "off";
defparam \addr_control|num_steps_needed[13]~0 .lut_mask = 64'hF00CF00CCCC0CCC0;
defparam \addr_control|num_steps_needed[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N19
dffeas \addr_control|num_steps_needed[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|state [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_control|num_steps_needed[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|num_steps_needed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|num_steps_needed[13] .is_wysiwyg = "true";
defparam \addr_control|num_steps_needed[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N18
cyclonev_lcell_comb \addr_control|LessThan0~7 (
// Equation(s):
// \addr_control|LessThan0~7_combout  = (!\addr_control|algorithm_step_counter [13] & (((!\addr_control|algorithm_step_counter [12] & \addr_control|num_steps_needed [12])) # (\addr_control|num_steps_needed [13]))) # (\addr_control|algorithm_step_counter [13] 
// & (!\addr_control|algorithm_step_counter [12] & (\addr_control|num_steps_needed [12] & \addr_control|num_steps_needed [13])))

	.dataa(!\addr_control|algorithm_step_counter [13]),
	.datab(!\addr_control|algorithm_step_counter [12]),
	.datac(!\addr_control|num_steps_needed [12]),
	.datad(!\addr_control|num_steps_needed [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~7 .extended_lut = "off";
defparam \addr_control|LessThan0~7 .lut_mask = 64'h08AE08AE08AE08AE;
defparam \addr_control|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N59
dffeas \addr_control|num_steps_needed[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|num_steps_needed[12]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|num_steps_needed[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|num_steps_needed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|num_steps_needed[11] .is_wysiwyg = "true";
defparam \addr_control|num_steps_needed[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N48
cyclonev_lcell_comb \addr_control|Mux131~0 (
// Equation(s):
// \addr_control|Mux131~0_combout  = ( \addr_control|state [1] & ( ((!\addr_control|has_alg_on_exec~q  & (!\addr_control|state [0] $ (!\addr_control|state [2])))) # (\addr_control|num_steps_needed [10]) ) ) # ( !\addr_control|state [1] & ( 
// (!\addr_control|state [2] & (\addr_control|state [0] & ((\addr_control|num_steps_needed [10])))) # (\addr_control|state [2] & ((!\addr_control|has_alg_on_exec~q  & (\addr_control|state [0])) # (\addr_control|has_alg_on_exec~q  & 
// ((\addr_control|num_steps_needed [10]))))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|num_steps_needed [10]),
	.datae(gnd),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux131~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux131~0 .extended_lut = "off";
defparam \addr_control|Mux131~0 .lut_mask = 64'h0457045748FF48FF;
defparam \addr_control|Mux131~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N49
dffeas \addr_control|num_steps_needed[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|num_steps_needed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|num_steps_needed[10] .is_wysiwyg = "true";
defparam \addr_control|num_steps_needed[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N0
cyclonev_lcell_comb \addr_control|LessThan0~4 (
// Equation(s):
// \addr_control|LessThan0~4_combout  = (!\addr_control|algorithm_step_counter [11] & (((!\addr_control|algorithm_step_counter [10] & \addr_control|num_steps_needed [10])) # (\addr_control|num_steps_needed [11]))) # (\addr_control|algorithm_step_counter [11] 
// & (\addr_control|num_steps_needed [11] & (!\addr_control|algorithm_step_counter [10] & \addr_control|num_steps_needed [10])))

	.dataa(!\addr_control|algorithm_step_counter [11]),
	.datab(!\addr_control|num_steps_needed [11]),
	.datac(!\addr_control|algorithm_step_counter [10]),
	.datad(!\addr_control|num_steps_needed [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~4 .extended_lut = "off";
defparam \addr_control|LessThan0~4 .lut_mask = 64'h22B222B222B222B2;
defparam \addr_control|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N51
cyclonev_lcell_comb \addr_control|Mux137~0 (
// Equation(s):
// \addr_control|Mux137~0_combout  = ( \addr_control|state [2] & ( (!\addr_control|has_alg_on_exec~q  & (\addr_control|state [1] & ((!\addr_control|state [0]) # (\addr_control|num_steps_needed [4])))) # (\addr_control|has_alg_on_exec~q  & 
// (((\addr_control|num_steps_needed [4])))) ) ) # ( !\addr_control|state [2] & ( (\addr_control|num_steps_needed [4] & ((!\addr_control|state [0] & ((\addr_control|state [1]))) # (\addr_control|state [0] & ((!\addr_control|state [1]) # 
// (\addr_control|has_alg_on_exec~q ))))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|num_steps_needed [4]),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux137~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux137~0 .extended_lut = "off";
defparam \addr_control|Mux137~0 .lut_mask = 64'h005B005B083F083F;
defparam \addr_control|Mux137~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N53
dffeas \addr_control|num_steps_needed[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux137~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|num_steps_needed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|num_steps_needed[4] .is_wysiwyg = "true";
defparam \addr_control|num_steps_needed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N19
dffeas \addr_control|algorithm_step_counter[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[6] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N30
cyclonev_lcell_comb \addr_control|LessThan0~0 (
// Equation(s):
// \addr_control|LessThan0~0_combout  = ( \addr_control|num_steps_needed [14] & ( (\addr_control|num_steps_needed [4] & (\addr_control|algorithm_step_counter [8] & (!\addr_control|algorithm_step_counter [7] & !\addr_control|algorithm_step_counter [6]))) ) ) 
// # ( !\addr_control|num_steps_needed [14] & ( (\addr_control|num_steps_needed [4] & (!\addr_control|algorithm_step_counter [8] & (!\addr_control|algorithm_step_counter [7] & !\addr_control|algorithm_step_counter [6]))) ) )

	.dataa(!\addr_control|num_steps_needed [4]),
	.datab(!\addr_control|algorithm_step_counter [8]),
	.datac(!\addr_control|algorithm_step_counter [7]),
	.datad(!\addr_control|algorithm_step_counter [6]),
	.datae(gnd),
	.dataf(!\addr_control|num_steps_needed [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~0 .extended_lut = "off";
defparam \addr_control|LessThan0~0 .lut_mask = 64'h4000400010001000;
defparam \addr_control|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N33
cyclonev_lcell_comb \addr_control|Mux132~0 (
// Equation(s):
// \addr_control|Mux132~0_combout  = ( \addr_control|state [2] & ( !\addr_control|state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux132~0 .extended_lut = "off";
defparam \addr_control|Mux132~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \addr_control|Mux132~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N35
dffeas \addr_control|num_steps_needed[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux132~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|num_steps_needed[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|num_steps_needed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|num_steps_needed[9] .is_wysiwyg = "true";
defparam \addr_control|num_steps_needed[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N36
cyclonev_lcell_comb \addr_control|LessThan0~1 (
// Equation(s):
// \addr_control|LessThan0~1_combout  = ( \addr_control|algorithm_step_counter [4] & ( (!\addr_control|algorithm_step_counter [5] & (!\addr_control|num_steps_needed [9] $ (\addr_control|algorithm_step_counter [9]))) ) ) # ( 
// !\addr_control|algorithm_step_counter [4] & ( !\addr_control|num_steps_needed [9] $ (\addr_control|algorithm_step_counter [9]) ) )

	.dataa(!\addr_control|num_steps_needed [9]),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [5]),
	.datad(!\addr_control|algorithm_step_counter [9]),
	.datae(gnd),
	.dataf(!\addr_control|algorithm_step_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~1 .extended_lut = "off";
defparam \addr_control|LessThan0~1 .lut_mask = 64'hAA55AA55A050A050;
defparam \addr_control|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N45
cyclonev_lcell_comb \addr_control|LessThan0~2 (
// Equation(s):
// \addr_control|LessThan0~2_combout  = ( \addr_control|num_steps_needed [9] & ( (!\addr_control|algorithm_step_counter [9]) # ((\addr_control|num_steps_needed [14] & !\addr_control|algorithm_step_counter [8])) ) ) # ( !\addr_control|num_steps_needed [9] & ( 
// (\addr_control|num_steps_needed [14] & (!\addr_control|algorithm_step_counter [8] & !\addr_control|algorithm_step_counter [9])) ) )

	.dataa(gnd),
	.datab(!\addr_control|num_steps_needed [14]),
	.datac(!\addr_control|algorithm_step_counter [8]),
	.datad(!\addr_control|algorithm_step_counter [9]),
	.datae(gnd),
	.dataf(!\addr_control|num_steps_needed [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~2 .extended_lut = "off";
defparam \addr_control|LessThan0~2 .lut_mask = 64'h30003000FF30FF30;
defparam \addr_control|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N3
cyclonev_lcell_comb \addr_control|LessThan0~3 (
// Equation(s):
// \addr_control|LessThan0~3_combout  = ( \addr_control|algorithm_step_counter [10] & ( (\addr_control|num_steps_needed [10] & (!\addr_control|algorithm_step_counter [11] $ (\addr_control|num_steps_needed [11]))) ) ) # ( !\addr_control|algorithm_step_counter 
// [10] & ( (!\addr_control|num_steps_needed [10] & (!\addr_control|algorithm_step_counter [11] $ (\addr_control|num_steps_needed [11]))) ) )

	.dataa(!\addr_control|algorithm_step_counter [11]),
	.datab(!\addr_control|num_steps_needed [11]),
	.datac(!\addr_control|num_steps_needed [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|algorithm_step_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~3 .extended_lut = "off";
defparam \addr_control|LessThan0~3 .lut_mask = 64'h9090909009090909;
defparam \addr_control|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N21
cyclonev_lcell_comb \addr_control|LessThan0~5 (
// Equation(s):
// \addr_control|LessThan0~5_combout  = (!\addr_control|algorithm_step_counter [13] & (!\addr_control|num_steps_needed [13] & (!\addr_control|algorithm_step_counter [12] $ (\addr_control|num_steps_needed [12])))) # (\addr_control|algorithm_step_counter [13] 
// & (\addr_control|num_steps_needed [13] & (!\addr_control|algorithm_step_counter [12] $ (\addr_control|num_steps_needed [12]))))

	.dataa(!\addr_control|algorithm_step_counter [13]),
	.datab(!\addr_control|algorithm_step_counter [12]),
	.datac(!\addr_control|num_steps_needed [13]),
	.datad(!\addr_control|num_steps_needed [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~5 .extended_lut = "off";
defparam \addr_control|LessThan0~5 .lut_mask = 64'h8421842184218421;
defparam \addr_control|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N12
cyclonev_lcell_comb \addr_control|LessThan0~6 (
// Equation(s):
// \addr_control|LessThan0~6_combout  = ( \addr_control|LessThan0~3_combout  & ( \addr_control|LessThan0~5_combout  & ( (((\addr_control|LessThan0~0_combout  & \addr_control|LessThan0~1_combout )) # (\addr_control|LessThan0~2_combout )) # 
// (\addr_control|LessThan0~4_combout ) ) ) ) # ( !\addr_control|LessThan0~3_combout  & ( \addr_control|LessThan0~5_combout  & ( \addr_control|LessThan0~4_combout  ) ) )

	.dataa(!\addr_control|LessThan0~4_combout ),
	.datab(!\addr_control|LessThan0~0_combout ),
	.datac(!\addr_control|LessThan0~1_combout ),
	.datad(!\addr_control|LessThan0~2_combout ),
	.datae(!\addr_control|LessThan0~3_combout ),
	.dataf(!\addr_control|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~6 .extended_lut = "off";
defparam \addr_control|LessThan0~6 .lut_mask = 64'h00000000555557FF;
defparam \addr_control|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N42
cyclonev_lcell_comb \addr_control|Add24~9 (
// Equation(s):
// \addr_control|Add24~9_sumout  = SUM(( \addr_control|algorithm_step_counter [14] ) + ( GND ) + ( \addr_control|Add24~46  ))
// \addr_control|Add24~10  = CARRY(( \addr_control|algorithm_step_counter [14] ) + ( GND ) + ( \addr_control|Add24~46  ))

	.dataa(gnd),
	.datab(!\addr_control|algorithm_step_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~9_sumout ),
	.cout(\addr_control|Add24~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~9 .extended_lut = "off";
defparam \addr_control|Add24~9 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add24~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N44
dffeas \addr_control|algorithm_step_counter[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[14] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N45
cyclonev_lcell_comb \addr_control|Add24~5 (
// Equation(s):
// \addr_control|Add24~5_sumout  = SUM(( \addr_control|algorithm_step_counter [15] ) + ( GND ) + ( \addr_control|Add24~10  ))
// \addr_control|Add24~6  = CARRY(( \addr_control|algorithm_step_counter [15] ) + ( GND ) + ( \addr_control|Add24~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~5_sumout ),
	.cout(\addr_control|Add24~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~5 .extended_lut = "off";
defparam \addr_control|Add24~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add24~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N47
dffeas \addr_control|algorithm_step_counter[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[15] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N6
cyclonev_lcell_comb \addr_control|LessThan0~8 (
// Equation(s):
// \addr_control|LessThan0~8_combout  = ( \addr_control|algorithm_step_counter [14] & ( \addr_control|algorithm_step_counter [15] & ( (!\addr_control|num_steps_needed [15]) # ((!\addr_control|num_steps_needed [14]) # ((!\addr_control|LessThan0~7_combout  & 
// !\addr_control|LessThan0~6_combout ))) ) ) ) # ( !\addr_control|algorithm_step_counter [14] & ( \addr_control|algorithm_step_counter [15] & ( (!\addr_control|num_steps_needed [15]) # ((!\addr_control|num_steps_needed [14] & 
// (!\addr_control|LessThan0~7_combout  & !\addr_control|LessThan0~6_combout ))) ) ) ) # ( \addr_control|algorithm_step_counter [14] & ( !\addr_control|algorithm_step_counter [15] & ( (!\addr_control|num_steps_needed [15] & ((!\addr_control|num_steps_needed 
// [14]) # ((!\addr_control|LessThan0~7_combout  & !\addr_control|LessThan0~6_combout )))) ) ) ) # ( !\addr_control|algorithm_step_counter [14] & ( !\addr_control|algorithm_step_counter [15] & ( (!\addr_control|num_steps_needed [15] & 
// (!\addr_control|num_steps_needed [14] & (!\addr_control|LessThan0~7_combout  & !\addr_control|LessThan0~6_combout ))) ) ) )

	.dataa(!\addr_control|num_steps_needed [15]),
	.datab(!\addr_control|num_steps_needed [14]),
	.datac(!\addr_control|LessThan0~7_combout ),
	.datad(!\addr_control|LessThan0~6_combout ),
	.datae(!\addr_control|algorithm_step_counter [14]),
	.dataf(!\addr_control|algorithm_step_counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~8 .extended_lut = "off";
defparam \addr_control|LessThan0~8 .lut_mask = 64'h8000A888EAAAFEEE;
defparam \addr_control|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N48
cyclonev_lcell_comb \addr_control|Add24~1 (
// Equation(s):
// \addr_control|Add24~1_sumout  = SUM(( \addr_control|algorithm_step_counter [16] ) + ( GND ) + ( \addr_control|Add24~6  ))
// \addr_control|Add24~2  = CARRY(( \addr_control|algorithm_step_counter [16] ) + ( GND ) + ( \addr_control|Add24~6  ))

	.dataa(gnd),
	.datab(!\addr_control|algorithm_step_counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~1_sumout ),
	.cout(\addr_control|Add24~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~1 .extended_lut = "off";
defparam \addr_control|Add24~1 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N49
dffeas \addr_control|algorithm_step_counter[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[16] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N51
cyclonev_lcell_comb \addr_control|Add24~57 (
// Equation(s):
// \addr_control|Add24~57_sumout  = SUM(( \addr_control|algorithm_step_counter [17] ) + ( GND ) + ( \addr_control|Add24~2  ))
// \addr_control|Add24~58  = CARRY(( \addr_control|algorithm_step_counter [17] ) + ( GND ) + ( \addr_control|Add24~2  ))

	.dataa(!\addr_control|algorithm_step_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~57_sumout ),
	.cout(\addr_control|Add24~58 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~57 .extended_lut = "off";
defparam \addr_control|Add24~57 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add24~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N53
dffeas \addr_control|algorithm_step_counter[17] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[17] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \addr_control|Add24~53 (
// Equation(s):
// \addr_control|Add24~53_sumout  = SUM(( \addr_control|algorithm_step_counter [18] ) + ( GND ) + ( \addr_control|Add24~58  ))

	.dataa(gnd),
	.datab(!\addr_control|algorithm_step_counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add24~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add24~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add24~53 .extended_lut = "off";
defparam \addr_control|Add24~53 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add24~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N55
dffeas \addr_control|algorithm_step_counter[18] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[18] .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N52
dffeas \addr_control|algorithm_step_counter[17]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add24~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out[14]~19_combout ),
	.sload(gnd),
	.ena(\addr_control|algorithm_step_counter[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_step_counter[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_step_counter[17]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|algorithm_step_counter[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \addr_control|LessThan0~9 (
// Equation(s):
// \addr_control|LessThan0~9_combout  = (!\addr_control|algorithm_step_counter [18] & !\addr_control|algorithm_step_counter[17]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_step_counter [18]),
	.datad(!\addr_control|algorithm_step_counter[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~9 .extended_lut = "off";
defparam \addr_control|LessThan0~9 .lut_mask = 64'hF000F000F000F000;
defparam \addr_control|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \addr_control|Mux125~0 (
// Equation(s):
// \addr_control|Mux125~0_combout  = ( \addr_control|num_steps_needed [16] & ( \addr_control|state [2] & ( ((\addr_control|state [0] & \addr_control|state [1])) # (\addr_control|has_alg_on_exec~q ) ) ) ) # ( \addr_control|num_steps_needed [16] & ( 
// !\addr_control|state [2] & ( (\addr_control|state [1]) # (\addr_control|state [0]) ) ) ) # ( !\addr_control|num_steps_needed [16] & ( !\addr_control|state [2] & ( (\addr_control|state [0] & (\addr_control|state [1] & !\addr_control|has_alg_on_exec~q )) ) 
// ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|has_alg_on_exec~q ),
	.datad(gnd),
	.datae(!\addr_control|num_steps_needed [16]),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux125~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux125~0 .extended_lut = "off";
defparam \addr_control|Mux125~0 .lut_mask = 64'h1010777700001F1F;
defparam \addr_control|Mux125~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N23
dffeas \addr_control|num_steps_needed[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|num_steps_needed [16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|num_steps_needed[16] .is_wysiwyg = "true";
defparam \addr_control|num_steps_needed[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N54
cyclonev_lcell_comb \addr_control|Mux223~0 (
// Equation(s):
// \addr_control|Mux223~0_combout  = (!\addr_control|state [2] & (\addr_control|state [1] & !\addr_control|state [0]))

	.dataa(gnd),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux223~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux223~0 .extended_lut = "off";
defparam \addr_control|Mux223~0 .lut_mask = 64'h0C000C000C000C00;
defparam \addr_control|Mux223~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N51
cyclonev_lcell_comb \addr_control|Mux224~0 (
// Equation(s):
// \addr_control|Mux224~0_combout  = (!\addr_control|state [0] & ((\addr_control|state [1]) # (\addr_control|state [2]))) # (\addr_control|state [0] & ((!\addr_control|state [2]) # (!\addr_control|state [1])))

	.dataa(!\addr_control|state [0]),
	.datab(gnd),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux224~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux224~0 .extended_lut = "off";
defparam \addr_control|Mux224~0 .lut_mask = 64'h5FFA5FFA5FFA5FFA;
defparam \addr_control|Mux224~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N55
dffeas \addr_control|last_op.WR_DATA (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux223~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|Mux224~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|last_op.WR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|last_op.WR_DATA .is_wysiwyg = "true";
defparam \addr_control|last_op.WR_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \addr_control|last_op.RD_DATA~0 (
// Equation(s):
// \addr_control|last_op.RD_DATA~0_combout  = ( !\addr_control|addr_out[14]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|addr_out[14]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|last_op.RD_DATA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|last_op.RD_DATA~0 .extended_lut = "off";
defparam \addr_control|last_op.RD_DATA~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \addr_control|last_op.RD_DATA~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N49
dffeas \addr_control|last_op.RD_DATA (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|last_op.RD_DATA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|Mux224~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|last_op.RD_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|last_op.RD_DATA .is_wysiwyg = "true";
defparam \addr_control|last_op.RD_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \addr_control|Mux116~0 (
// Equation(s):
// \addr_control|Mux116~0_combout  = ( \addr_control|state [1] & ( (\addr_control|state [0] & (\addr_control|state [2] & !\addr_control|wr_rd_timer_counter [0])) ) )

	.dataa(gnd),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|wr_rd_timer_counter [0]),
	.datae(gnd),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux116~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux116~0 .extended_lut = "off";
defparam \addr_control|Mux116~0 .lut_mask = 64'h0000000003000300;
defparam \addr_control|Mux116~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \addr_control|state[0]~0 (
// Equation(s):
// \addr_control|state[0]~0_combout  = ( \addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [0] & (\addr_control|counter_op [2] & (\addr_control|counter_op [0] & \addr_control|counter_op [1]))) ) ) ) # ( 
// !\addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [0] & (\addr_control|counter_op [2] & \addr_control|counter_op [1])) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|counter_op [0]),
	.datad(!\addr_control|counter_op [1]),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[0]~0 .extended_lut = "off";
defparam \addr_control|state[0]~0 .lut_mask = 64'h0000000000220002;
defparam \addr_control|state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \addr_control|wr_rd_timer_counter[0]~0 (
// Equation(s):
// \addr_control|wr_rd_timer_counter[0]~0_combout  = ( \addr_control|state [0] & ( (!\addr_control|state [2] & ((!\addr_control|counter_op[2]~1_combout ) # ((!\addr_control|state [1])))) # (\addr_control|state [2] & (!\addr_control|state[0]~0_combout  & 
// ((!\addr_control|counter_op[2]~1_combout ) # (\addr_control|state [1])))) ) ) # ( !\addr_control|state [0] & ( (!\addr_control|state [2] & (\addr_control|state [1])) # (\addr_control|state [2] & ((!\addr_control|state[0]~0_combout ))) ) )

	.dataa(!\addr_control|counter_op[2]~1_combout ),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|state[0]~0_combout ),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|wr_rd_timer_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|wr_rd_timer_counter[0]~0 .extended_lut = "off";
defparam \addr_control|wr_rd_timer_counter[0]~0 .lut_mask = 64'h33F033F0EEB0EEB0;
defparam \addr_control|wr_rd_timer_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \addr_control|wr_rd_timer_counter[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux116~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|wr_rd_timer_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|wr_rd_timer_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|wr_rd_timer_counter[0] .is_wysiwyg = "true";
defparam \addr_control|wr_rd_timer_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \addr_control|Mux115~0 (
// Equation(s):
// \addr_control|Mux115~0_combout  = ( \addr_control|wr_rd_timer_counter [0] & ( (\addr_control|state [2] & (\addr_control|state [0] & (\addr_control|state [1] & !\addr_control|wr_rd_timer_counter [1]))) ) ) # ( !\addr_control|wr_rd_timer_counter [0] & ( 
// (\addr_control|state [2] & (\addr_control|state [0] & (\addr_control|state [1] & \addr_control|wr_rd_timer_counter [1]))) ) )

	.dataa(!\addr_control|state [2]),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|wr_rd_timer_counter [1]),
	.datae(gnd),
	.dataf(!\addr_control|wr_rd_timer_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux115~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux115~0 .extended_lut = "off";
defparam \addr_control|Mux115~0 .lut_mask = 64'h0001000101000100;
defparam \addr_control|Mux115~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N22
dffeas \addr_control|wr_rd_timer_counter[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|wr_rd_timer_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|wr_rd_timer_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|wr_rd_timer_counter[1] .is_wysiwyg = "true";
defparam \addr_control|wr_rd_timer_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \addr_control|has_alg_on_exec~0 (
// Equation(s):
// \addr_control|has_alg_on_exec~0_combout  = ( \addr_control|wr_rd_timer_counter [0] & ( (!\addr_control|last_op.WR_DATA~q  & (\addr_control|last_op.RD_DATA~q  & \addr_control|wr_rd_timer_counter [1])) ) )

	.dataa(!\addr_control|last_op.WR_DATA~q ),
	.datab(!\addr_control|last_op.RD_DATA~q ),
	.datac(!\addr_control|wr_rd_timer_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|wr_rd_timer_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|has_alg_on_exec~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|has_alg_on_exec~0 .extended_lut = "off";
defparam \addr_control|has_alg_on_exec~0 .lut_mask = 64'h0000000002020202;
defparam \addr_control|has_alg_on_exec~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \addr_control|has_alg_on_exec~1 (
// Equation(s):
// \addr_control|has_alg_on_exec~1_combout  = ( \addr_control|has_alg_on_exec~0_combout  & ( (!\addr_control|LessThan0~9_combout ) # ((!\addr_control|LessThan0~8_combout  & (\addr_control|algorithm_step_counter [16] & !\addr_control|num_steps_needed [16])) # 
// (\addr_control|LessThan0~8_combout  & ((!\addr_control|num_steps_needed [16]) # (\addr_control|algorithm_step_counter [16])))) ) )

	.dataa(!\addr_control|LessThan0~8_combout ),
	.datab(!\addr_control|LessThan0~9_combout ),
	.datac(!\addr_control|algorithm_step_counter [16]),
	.datad(!\addr_control|num_steps_needed [16]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|has_alg_on_exec~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|has_alg_on_exec~1 .extended_lut = "off";
defparam \addr_control|has_alg_on_exec~1 .lut_mask = 64'h00000000DFCDDFCD;
defparam \addr_control|has_alg_on_exec~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \addr_control|Mux121~0 (
// Equation(s):
// \addr_control|Mux121~0_combout  = ( \addr_control|done~q  & ( \addr_control|state [1] & ( (\addr_control|state [2] & \addr_control|state [0]) ) ) ) # ( !\addr_control|done~q  & ( \addr_control|state [1] & ( (\addr_control|state [2] & (\addr_control|state 
// [0] & \addr_control|has_alg_on_exec~1_combout )) ) ) ) # ( \addr_control|done~q  & ( !\addr_control|state [1] & ( (!\addr_control|state [2] & (!\addr_control|state [0] & !\addr_control_enable~q )) ) ) ) # ( !\addr_control|done~q  & ( !\addr_control|state 
// [1] & ( (!\addr_control|state [2] & (!\addr_control|state [0] & !\addr_control_enable~q )) ) ) )

	.dataa(!\addr_control|state [2]),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|has_alg_on_exec~1_combout ),
	.datad(!\addr_control_enable~q ),
	.datae(!\addr_control|done~q ),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux121~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux121~0 .extended_lut = "off";
defparam \addr_control|Mux121~0 .lut_mask = 64'h8800880001011111;
defparam \addr_control|Mux121~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N43
dffeas \addr_control|done (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|done .is_wysiwyg = "true";
defparam \addr_control|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( \ENABLE~input_o  & ( !\uc_state.IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ENABLE~input_o ),
	.dataf(!\uc_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h0000FFFF00000000;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N35
dffeas \last_instruction[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\INSTRUCTION[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_instruction[2]),
	.prn(vcc));
// synopsys translate_off
defparam \last_instruction[2] .is_wysiwyg = "true";
defparam \last_instruction[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \last_instruction[1]~0 (
// Equation(s):
// \last_instruction[1]~0_combout  = ( \ENABLE~input_o  & ( last_instruction[0] & ( (\uc_state.ALGORITHM~q  & (!last_instruction[2] & last_instruction[1])) ) ) ) # ( !\ENABLE~input_o  & ( last_instruction[0] & ( (\uc_state.ALGORITHM~q  & 
// (!\addr_control|done~q  & (!last_instruction[2] & last_instruction[1]))) ) ) )

	.dataa(!\uc_state.ALGORITHM~q ),
	.datab(!\addr_control|done~q ),
	.datac(!last_instruction[2]),
	.datad(!last_instruction[1]),
	.datae(!\ENABLE~input_o ),
	.dataf(!last_instruction[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_instruction[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_instruction[1]~0 .extended_lut = "off";
defparam \last_instruction[1]~0 .lut_mask = 64'h0000000000400050;
defparam \last_instruction[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \last_instruction[1]~3 (
// Equation(s):
// \last_instruction[1]~3_combout  = ( \uc_state.READ_AND_WRITE~q  & ( !\uc_state.ALGORITHM~q  & ( ((!last_instruction[1]) # (last_instruction[0])) # (last_instruction[2]) ) ) ) # ( !\uc_state.READ_AND_WRITE~q  & ( !\uc_state.ALGORITHM~q  & ( 
// !\INSTRUCTION[1]~input_o  ) ) )

	.dataa(!last_instruction[2]),
	.datab(!last_instruction[0]),
	.datac(!\INSTRUCTION[1]~input_o ),
	.datad(!last_instruction[1]),
	.datae(!\uc_state.READ_AND_WRITE~q ),
	.dataf(!\uc_state.ALGORITHM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_instruction[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_instruction[1]~3 .extended_lut = "off";
defparam \last_instruction[1]~3 .lut_mask = 64'hF0F0FF7700000000;
defparam \last_instruction[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N15
cyclonev_lcell_comb \last_instruction[1]~4 (
// Equation(s):
// \last_instruction[1]~4_combout  = ( last_instruction[1] & ( \last_instruction[1]~3_combout  & ( (!\Selector34~0_combout  & (!\last_instruction[1]~0_combout  & ((!\uc_state.READ_AND_WRITE~q ) # (!\Selector38~0_combout )))) ) ) ) # ( last_instruction[1] & ( 
// !\last_instruction[1]~3_combout  ) ) # ( !last_instruction[1] & ( !\last_instruction[1]~3_combout  & ( (((\uc_state.READ_AND_WRITE~q  & \Selector38~0_combout )) # (\last_instruction[1]~0_combout )) # (\Selector34~0_combout ) ) ) )

	.dataa(!\uc_state.READ_AND_WRITE~q ),
	.datab(!\Selector34~0_combout ),
	.datac(!\last_instruction[1]~0_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!last_instruction[1]),
	.dataf(!\last_instruction[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_instruction[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_instruction[1]~4 .extended_lut = "off";
defparam \last_instruction[1]~4 .lut_mask = 64'h3F7FFFFF0000C080;
defparam \last_instruction[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N17
dffeas \last_instruction[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\last_instruction[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_instruction[1]),
	.prn(vcc));
// synopsys translate_off
defparam \last_instruction[1] .is_wysiwyg = "true";
defparam \last_instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( !last_instruction[2] & ( (!\addr_control|done~q  & (!last_instruction[1] $ (!last_instruction[0]))) ) )

	.dataa(!last_instruction[1]),
	.datab(gnd),
	.datac(!last_instruction[0]),
	.datad(!\addr_control|done~q ),
	.datae(gnd),
	.dataf(!last_instruction[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h5A005A0000000000;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( \uc_state.READ_AND_WRITE~q  & ( \Selector38~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector38~0_combout ),
	.datad(gnd),
	.datae(!\uc_state.READ_AND_WRITE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \ENABLE~input_o  & ( \INSTRUCTION[2]~input_o  & ( \Selector31~0_combout  ) ) ) # ( !\ENABLE~input_o  & ( \INSTRUCTION[2]~input_o  & ( \Selector31~0_combout  ) ) ) # ( \ENABLE~input_o  & ( !\INSTRUCTION[2]~input_o  & ( 
// ((!\uc_state.IDLE~q  & (!\INSTRUCTION[1]~input_o  $ (!\INSTRUCTION[0]~input_o )))) # (\Selector31~0_combout ) ) ) ) # ( !\ENABLE~input_o  & ( !\INSTRUCTION[2]~input_o  & ( \Selector31~0_combout  ) ) )

	.dataa(!\INSTRUCTION[1]~input_o ),
	.datab(!\Selector31~0_combout ),
	.datac(!\uc_state.IDLE~q ),
	.datad(!\INSTRUCTION[0]~input_o ),
	.datae(!\ENABLE~input_o ),
	.dataf(!\INSTRUCTION[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h333373B333333333;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N56
dffeas \uc_state.READ_AND_WRITE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uc_state.READ_AND_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uc_state.READ_AND_WRITE .is_wysiwyg = "true";
defparam \uc_state.READ_AND_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \last_instruction[0]~1 (
// Equation(s):
// \last_instruction[0]~1_combout  = ( \uc_state.READ_AND_WRITE~q  & ( last_instruction[1] & ( (!\uc_state.ALGORITHM~q  & (!last_instruction[0] & !last_instruction[2])) ) ) ) # ( !\uc_state.READ_AND_WRITE~q  & ( last_instruction[1] & ( 
// (!\uc_state.ALGORITHM~q  & !\INSTRUCTION[0]~input_o ) ) ) ) # ( !\uc_state.READ_AND_WRITE~q  & ( !last_instruction[1] & ( (!\uc_state.ALGORITHM~q  & !\INSTRUCTION[0]~input_o ) ) ) )

	.dataa(!\uc_state.ALGORITHM~q ),
	.datab(!last_instruction[0]),
	.datac(!last_instruction[2]),
	.datad(!\INSTRUCTION[0]~input_o ),
	.datae(!\uc_state.READ_AND_WRITE~q ),
	.dataf(!last_instruction[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_instruction[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_instruction[0]~1 .extended_lut = "off";
defparam \last_instruction[0]~1 .lut_mask = 64'hAA000000AA008080;
defparam \last_instruction[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \last_instruction[0]~2 (
// Equation(s):
// \last_instruction[0]~2_combout  = ( last_instruction[0] & ( \last_instruction[0]~1_combout  & ( (!\Selector34~0_combout  & (!\last_instruction[1]~0_combout  & ((!\uc_state.READ_AND_WRITE~q ) # (!\Selector38~0_combout )))) ) ) ) # ( last_instruction[0] & ( 
// !\last_instruction[0]~1_combout  ) ) # ( !last_instruction[0] & ( !\last_instruction[0]~1_combout  & ( (((\uc_state.READ_AND_WRITE~q  & \Selector38~0_combout )) # (\last_instruction[1]~0_combout )) # (\Selector34~0_combout ) ) ) )

	.dataa(!\uc_state.READ_AND_WRITE~q ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\last_instruction[1]~0_combout ),
	.datae(!last_instruction[0]),
	.dataf(!\last_instruction[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_instruction[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_instruction[0]~2 .extended_lut = "off";
defparam \last_instruction[0]~2 .lut_mask = 64'h37FFFFFF0000C800;
defparam \last_instruction[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N14
dffeas \last_instruction[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\last_instruction[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_instruction[0]),
	.prn(vcc));
// synopsys translate_off
defparam \last_instruction[0] .is_wysiwyg = "true";
defparam \last_instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( \uc_state.ALGORITHM~q  & ( \ENABLE~input_o  ) ) # ( \uc_state.ALGORITHM~q  & ( !\ENABLE~input_o  & ( (!\addr_control|done~q ) # ((!last_instruction[0]) # ((!last_instruction[1]) # (last_instruction[2]))) ) ) )

	.dataa(!\addr_control|done~q ),
	.datab(!last_instruction[0]),
	.datac(!last_instruction[2]),
	.datad(!last_instruction[1]),
	.datae(!\uc_state.ALGORITHM~q ),
	.dataf(!\ENABLE~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h0000FFEF0000FFFF;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( \Selector32~1_combout  ) # ( !\Selector32~1_combout  & ( \Selector32~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N50
dffeas \uc_state.ALGORITHM (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector32~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uc_state.ALGORITHM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uc_state.ALGORITHM .is_wysiwyg = "true";
defparam \uc_state.ALGORITHM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \uc_state~12 (
// Equation(s):
// \uc_state~12_combout  = ( !last_instruction[2] & ( (\addr_control|done~q  & (last_instruction[0] & (!\ENABLE~input_o  & last_instruction[1]))) ) )

	.dataa(!\addr_control|done~q ),
	.datab(!last_instruction[0]),
	.datac(!\ENABLE~input_o ),
	.datad(!last_instruction[1]),
	.datae(gnd),
	.dataf(!last_instruction[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uc_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uc_state~12 .extended_lut = "off";
defparam \uc_state~12 .lut_mask = 64'h0010001000000000;
defparam \uc_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \INSTRUCTION[1]~input_o  & ( (!\ENABLE~input_o  & !\uc_state.IDLE~q ) ) ) # ( !\INSTRUCTION[1]~input_o  & ( (!\uc_state.IDLE~q  & ((!\ENABLE~input_o ) # ((!\INSTRUCTION[2]~input_o  & !\INSTRUCTION[0]~input_o )))) ) )

	.dataa(!\ENABLE~input_o ),
	.datab(!\INSTRUCTION[2]~input_o ),
	.datac(!\uc_state.IDLE~q ),
	.datad(!\INSTRUCTION[0]~input_o ),
	.datae(gnd),
	.dataf(!\INSTRUCTION[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'hE0A0E0A0A0A0A0A0;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \Selector38~0_combout  & ( (!\Selector30~0_combout  & ((!\uc_state.ALGORITHM~q ) # (!\uc_state~12_combout ))) ) ) # ( !\Selector38~0_combout  & ( (!\uc_state.READ_AND_WRITE~q  & (!\Selector30~0_combout  & 
// ((!\uc_state.ALGORITHM~q ) # (!\uc_state~12_combout )))) ) )

	.dataa(!\uc_state.ALGORITHM~q ),
	.datab(!\uc_state~12_combout ),
	.datac(!\uc_state.READ_AND_WRITE~q ),
	.datad(!\Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'hE000E000EE00EE00;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N53
dffeas \uc_state.IDLE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uc_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uc_state.IDLE .is_wysiwyg = "true";
defparam \uc_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \uc_state.RESET~0 (
// Equation(s):
// \uc_state.RESET~0_combout  = ( \uc_state.RESET~q  & ( \INSTRUCTION[1]~input_o  ) ) # ( !\uc_state.RESET~q  & ( \INSTRUCTION[1]~input_o  & ( (\ENABLE~input_o  & (\INSTRUCTION[2]~input_o  & (!\uc_state.IDLE~q  & \INSTRUCTION[0]~input_o ))) ) ) ) # ( 
// \uc_state.RESET~q  & ( !\INSTRUCTION[1]~input_o  ) )

	.dataa(!\ENABLE~input_o ),
	.datab(!\INSTRUCTION[2]~input_o ),
	.datac(!\uc_state.IDLE~q ),
	.datad(!\INSTRUCTION[0]~input_o ),
	.datae(!\uc_state.RESET~q ),
	.dataf(!\INSTRUCTION[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uc_state.RESET~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uc_state.RESET~0 .extended_lut = "off";
defparam \uc_state.RESET~0 .lut_mask = 64'h0000FFFF0010FFFF;
defparam \uc_state.RESET~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N37
dffeas \uc_state.RESET (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\uc_state.RESET~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uc_state.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uc_state.RESET .is_wysiwyg = "true";
defparam \uc_state.RESET .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \uc_state.READ_AND_WRITE~q  & ( last_instruction[0] & ( (\uc_state.IDLE~q  & (!last_instruction[1] & (!last_instruction[2] & !\uc_state.RESET~q ))) ) ) ) # ( !\uc_state.READ_AND_WRITE~q  & ( last_instruction[0] & ( 
// (\uc_state.IDLE~q  & !\uc_state.RESET~q ) ) ) ) # ( \uc_state.READ_AND_WRITE~q  & ( !last_instruction[0] & ( (\uc_state.IDLE~q  & (last_instruction[1] & (!last_instruction[2] & !\uc_state.RESET~q ))) ) ) ) # ( !\uc_state.READ_AND_WRITE~q  & ( 
// !last_instruction[0] & ( (\uc_state.IDLE~q  & !\uc_state.RESET~q ) ) ) )

	.dataa(!\uc_state.IDLE~q ),
	.datab(!last_instruction[1]),
	.datac(!last_instruction[2]),
	.datad(!\uc_state.RESET~q ),
	.datae(!\uc_state.READ_AND_WRITE~q ),
	.dataf(!last_instruction[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h5500100055004000;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \uc_state.READ_AND_WRITE~q  & ( \addr_control_enable~q  & ( (!\Selector37~0_combout ) # (((\Selector38~0_combout ) # (\Selector32~0_combout )) # (\Selector32~1_combout )) ) ) ) # ( !\uc_state.READ_AND_WRITE~q  & ( 
// \addr_control_enable~q  & ( (!\Selector37~0_combout ) # ((\Selector32~0_combout ) # (\Selector32~1_combout )) ) ) ) # ( \uc_state.READ_AND_WRITE~q  & ( !\addr_control_enable~q  & ( (\Selector38~0_combout ) # (\Selector32~0_combout ) ) ) ) # ( 
// !\uc_state.READ_AND_WRITE~q  & ( !\addr_control_enable~q  & ( \Selector32~0_combout  ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector32~1_combout ),
	.datac(!\Selector32~0_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\uc_state.READ_AND_WRITE~q ),
	.dataf(!\addr_control_enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h0F0F0FFFBFBFBFFF;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N41
dffeas addr_control_enable(
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector37~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam addr_control_enable.is_wysiwyg = "true";
defparam addr_control_enable.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \addr_control|always0~2 (
// Equation(s):
// \addr_control|always0~2_combout  = ( !\addr_control|done~q  & ( \addr_control_enable~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control_enable~q ),
	.datae(gnd),
	.dataf(!\addr_control|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|always0~2 .extended_lut = "off";
defparam \addr_control|always0~2 .lut_mask = 64'h00FF00FF00000000;
defparam \addr_control|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \addr_control|state[0]~4 (
// Equation(s):
// \addr_control|state[0]~4_combout  = ( \addr_control|always0~2_combout  & ( (!\addr_control|state [2] & !\addr_control|offset[12]~0_combout ) ) ) # ( !\addr_control|always0~2_combout  & ( !\addr_control|state [2] ) )

	.dataa(gnd),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|offset[12]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[0]~4 .extended_lut = "off";
defparam \addr_control|state[0]~4 .lut_mask = 64'hCCCCCCCCC0C0C0C0;
defparam \addr_control|state[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \addr_control|state[0]~2 (
// Equation(s):
// \addr_control|state[0]~2_combout  = ( \addr_control|has_alg_on_exec~0_combout  & ( (\addr_control|state [0] & \addr_control|state [1]) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[0]~2 .extended_lut = "off";
defparam \addr_control|state[0]~2 .lut_mask = 64'h0000000011111111;
defparam \addr_control|state[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \addr_control|state[0]~3 (
// Equation(s):
// \addr_control|state[0]~3_combout  = ( \addr_control|LessThan0~8_combout  & ( \addr_control|algorithm_step_counter [16] & ( \addr_control|state [2] ) ) ) # ( !\addr_control|LessThan0~8_combout  & ( \addr_control|algorithm_step_counter [16] & ( 
// (\addr_control|state [2] & ((!\addr_control|num_steps_needed [16]) # ((!\addr_control|LessThan0~9_combout ) # (!\addr_control|state[0]~2_combout )))) ) ) ) # ( \addr_control|LessThan0~8_combout  & ( !\addr_control|algorithm_step_counter [16] & ( 
// (\addr_control|state [2] & ((!\addr_control|num_steps_needed [16]) # ((!\addr_control|LessThan0~9_combout ) # (!\addr_control|state[0]~2_combout )))) ) ) ) # ( !\addr_control|LessThan0~8_combout  & ( !\addr_control|algorithm_step_counter [16] & ( 
// (\addr_control|state [2] & ((!\addr_control|LessThan0~9_combout ) # (!\addr_control|state[0]~2_combout ))) ) ) )

	.dataa(!\addr_control|num_steps_needed [16]),
	.datab(!\addr_control|LessThan0~9_combout ),
	.datac(!\addr_control|state[0]~2_combout ),
	.datad(!\addr_control|state [2]),
	.datae(!\addr_control|LessThan0~8_combout ),
	.dataf(!\addr_control|algorithm_step_counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[0]~3 .extended_lut = "off";
defparam \addr_control|state[0]~3 .lut_mask = 64'h00FC00FE00FE00FF;
defparam \addr_control|state[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N27
cyclonev_lcell_comb \addr_control|addr_out[0]~13 (
// Equation(s):
// \addr_control|addr_out[0]~13_combout  = (\addr_control|state [1] & (!\addr_control|state [2] & \addr_control|state [0]))

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|state [2]),
	.datac(gnd),
	.datad(!\addr_control|state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~13 .extended_lut = "off";
defparam \addr_control|addr_out[0]~13 .lut_mask = 64'h0044004400440044;
defparam \addr_control|addr_out[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N40
dffeas \addr_control|last_op.NHI_ALG (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|addr_out[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_control|Mux224~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|last_op.NHI_ALG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|last_op.NHI_ALG .is_wysiwyg = "true";
defparam \addr_control|last_op.NHI_ALG .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \addr_control|state[2]~9 (
// Equation(s):
// \addr_control|state[2]~9_combout  = (!\addr_control|last_op.NHI_ALG~q  & (\addr_control|last_op.RD_DATA~q  & !\addr_control|last_op.WR_DATA~q ))

	.dataa(!\addr_control|last_op.NHI_ALG~q ),
	.datab(!\addr_control|last_op.RD_DATA~q ),
	.datac(!\addr_control|last_op.WR_DATA~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[2]~9 .extended_lut = "off";
defparam \addr_control|state[2]~9 .lut_mask = 64'h2020202020202020;
defparam \addr_control|state[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \addr_control|Mux117~0 (
// Equation(s):
// \addr_control|Mux117~0_combout  = ( \addr_control|state [2] & ( \addr_control|state [0] & ( (!\addr_control|wr_rd_timer_counter [0]) # ((!\addr_control|wr_rd_timer_counter [1]) # (!\addr_control|state [1])) ) ) ) # ( !\addr_control|state [2] & ( 
// \addr_control|state [0] ) ) # ( \addr_control|state [2] & ( !\addr_control|state [0] ) ) # ( !\addr_control|state [2] & ( !\addr_control|state [0] & ( \addr_control|state [1] ) ) )

	.dataa(!\addr_control|wr_rd_timer_counter [0]),
	.datab(!\addr_control|wr_rd_timer_counter [1]),
	.datac(!\addr_control|state [1]),
	.datad(gnd),
	.datae(!\addr_control|state [2]),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux117~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux117~0 .extended_lut = "off";
defparam \addr_control|Mux117~0 .lut_mask = 64'h0F0FFFFFFFFFFEFE;
defparam \addr_control|Mux117~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \addr_control|state[2]~10 (
// Equation(s):
// \addr_control|state[2]~10_combout  = ( !\addr_control|state [2] & ( (!\addr_control|state[0]~1_combout  & ((!\addr_control|state[0]~4_combout  & ((!\addr_control|state[0]~3_combout  & (last_instruction[2])) # (\addr_control|state[0]~3_combout  & 
// ((\addr_control|Mux117~0_combout ))))) # (\addr_control|state[0]~4_combout  & (((\addr_control|Mux117~0_combout )))))) ) ) # ( \addr_control|state [2] & ( ((!\addr_control|state[0]~4_combout  & ((!\addr_control|state[0]~3_combout  & 
// (\addr_control|state[2]~9_combout )) # (\addr_control|state[0]~3_combout  & ((\addr_control|Mux117~0_combout ))))) # (\addr_control|state[0]~4_combout  & (((\addr_control|Mux117~0_combout ))))) # (\addr_control|state[0]~1_combout ) ) )

	.dataa(!\addr_control|state[0]~4_combout ),
	.datab(!\addr_control|state[0]~3_combout ),
	.datac(!\addr_control|state[2]~9_combout ),
	.datad(!\addr_control|Mux117~0_combout ),
	.datae(!\addr_control|state [2]),
	.dataf(!\addr_control|state[0]~1_combout ),
	.datag(!last_instruction[2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[2]~10 .extended_lut = "on";
defparam \addr_control|state[2]~10 .lut_mask = 64'h087F087F0000FFFF;
defparam \addr_control|state[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N38
dffeas \addr_control|state[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|state[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|state[2] .is_wysiwyg = "true";
defparam \addr_control|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N45
cyclonev_lcell_comb \addr_control|Mux225~0 (
// Equation(s):
// \addr_control|Mux225~0_combout  = ( \addr_control|offset[12]~0_combout  & ( \addr_control|state [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|state [2]),
	.datad(gnd),
	.datae(!\addr_control|offset[12]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux225~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux225~0 .extended_lut = "off";
defparam \addr_control|Mux225~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \addr_control|Mux225~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N46
dffeas \addr_control|last_op.PR_ALG (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux225~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|Mux224~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|last_op.PR_ALG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|last_op.PR_ALG .is_wysiwyg = "true";
defparam \addr_control|last_op.PR_ALG .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \addr_control|Mux226~0 (
// Equation(s):
// \addr_control|Mux226~0_combout  = (\addr_control|state [0] & (!\addr_control|state [1] & \addr_control|state [2]))

	.dataa(!\addr_control|state [0]),
	.datab(gnd),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux226~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux226~0 .extended_lut = "off";
defparam \addr_control|Mux226~0 .lut_mask = 64'h0050005000500050;
defparam \addr_control|Mux226~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N49
dffeas \addr_control|last_op.NH_ALG (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux226~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|Mux224~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|last_op.NH_ALG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|last_op.NH_ALG .is_wysiwyg = "true";
defparam \addr_control|last_op.NH_ALG .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \addr_control|state[1]~7 (
// Equation(s):
// \addr_control|state[1]~7_combout  = ( \addr_control|last_op.RD_DATA~q  & ( (!\addr_control|state [2] & (((last_instruction[1])))) # (\addr_control|state [2] & (!\addr_control|last_op.PR_ALG~q  & (!\addr_control|last_op.NH_ALG~q ))) ) ) # ( 
// !\addr_control|last_op.RD_DATA~q  & ( (!\addr_control|state [2] & last_instruction[1]) ) )

	.dataa(!\addr_control|last_op.PR_ALG~q ),
	.datab(!\addr_control|last_op.NH_ALG~q ),
	.datac(!\addr_control|state [2]),
	.datad(!last_instruction[1]),
	.datae(!\addr_control|last_op.RD_DATA~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[1]~7 .extended_lut = "off";
defparam \addr_control|state[1]~7 .lut_mask = 64'h00F008F800F008F8;
defparam \addr_control|state[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \addr_control|state[1]~8 (
// Equation(s):
// \addr_control|state[1]~8_combout  = ( \addr_control|state [1] & ( \addr_control|state[0]~1_combout  ) ) # ( \addr_control|state [1] & ( !\addr_control|state[0]~1_combout  & ( (!\addr_control|state[0]~3_combout  & ((!\addr_control|state[0]~4_combout  & 
// (\addr_control|state[1]~7_combout )) # (\addr_control|state[0]~4_combout  & ((\addr_control|Mux117~0_combout ))))) # (\addr_control|state[0]~3_combout  & (((\addr_control|Mux117~0_combout )))) ) ) ) # ( !\addr_control|state [1] & ( 
// !\addr_control|state[0]~1_combout  & ( (!\addr_control|state[0]~3_combout  & ((!\addr_control|state[0]~4_combout  & (\addr_control|state[1]~7_combout )) # (\addr_control|state[0]~4_combout  & ((\addr_control|Mux117~0_combout ))))) # 
// (\addr_control|state[0]~3_combout  & (((\addr_control|Mux117~0_combout )))) ) ) )

	.dataa(!\addr_control|state[1]~7_combout ),
	.datab(!\addr_control|state[0]~3_combout ),
	.datac(!\addr_control|state[0]~4_combout ),
	.datad(!\addr_control|Mux117~0_combout ),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|state[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[1]~8 .extended_lut = "off";
defparam \addr_control|state[1]~8 .lut_mask = 64'h407F407F0000FFFF;
defparam \addr_control|state[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N25
dffeas \addr_control|state[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|state[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|state[1] .is_wysiwyg = "true";
defparam \addr_control|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \addr_control|Mux120~0 (
// Equation(s):
// \addr_control|Mux120~0_combout  = ( \addr_control|has_alg_on_exec~1_combout  & ( (!\addr_control|state [0] & (((\addr_control|state [1] & \addr_control|has_alg_on_exec~q )) # (\addr_control|state [2]))) # (\addr_control|state [0] & ((!\addr_control|state 
// [1] & ((\addr_control|has_alg_on_exec~q ) # (\addr_control|state [2]))) # (\addr_control|state [1] & (!\addr_control|state [2])))) ) ) # ( !\addr_control|has_alg_on_exec~1_combout  & ( (!\addr_control|state [0] & (((\addr_control|state [1] & 
// \addr_control|has_alg_on_exec~q )) # (\addr_control|state [2]))) # (\addr_control|state [0] & ((!\addr_control|state [1] $ (!\addr_control|state [2])) # (\addr_control|has_alg_on_exec~q ))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux120~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux120~0 .extended_lut = "off";
defparam \addr_control|Mux120~0 .lut_mask = 64'h1E7F1E7F1E7E1E7E;
defparam \addr_control|Mux120~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N40
dffeas \addr_control|has_alg_on_exec (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|has_alg_on_exec~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|has_alg_on_exec .is_wysiwyg = "true";
defparam \addr_control|has_alg_on_exec .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \addr_control|counter_op[2]~1 (
// Equation(s):
// \addr_control|counter_op[2]~1_combout  = ( \addr_control|counter_op[1]~DUPLICATE_q  & ( (\addr_control|has_alg_on_exec~q  & ((\addr_control|counter_op [2]) # (\addr_control|counter_op [0]))) ) ) # ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( 
// (\addr_control|has_alg_on_exec~q  & \addr_control|counter_op [2]) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|counter_op [0]),
	.datac(!\addr_control|counter_op [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|counter_op[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|counter_op[2]~1 .extended_lut = "off";
defparam \addr_control|counter_op[2]~1 .lut_mask = 64'h0505050515151515;
defparam \addr_control|counter_op[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \addr_control|state[0]~1 (
// Equation(s):
// \addr_control|state[0]~1_combout  = ( \addr_control|state [2] & ( ((\addr_control|counter_op[2]~1_combout  & (!\addr_control|state [1] & \addr_control|state [0]))) # (\addr_control|state[0]~0_combout ) ) ) # ( !\addr_control|state [2] & ( 
// (\addr_control|counter_op[2]~1_combout  & (\addr_control|state [1] & \addr_control|state [0])) ) )

	.dataa(!\addr_control|counter_op[2]~1_combout ),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|state[0]~0_combout ),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[0]~1 .extended_lut = "off";
defparam \addr_control|state[0]~1 .lut_mask = 64'h0101010104FF04FF;
defparam \addr_control|state[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \addr_control|state[0]~5 (
// Equation(s):
// \addr_control|state[0]~5_combout  = ( last_instruction[0] & ( (!\addr_control|last_op.NHI_ALG~q  & (\addr_control|last_op.RD_DATA~q  & (!\addr_control|last_op.NH_ALG~q  & \addr_control|state [2]))) ) ) # ( !last_instruction[0] & ( (!\addr_control|state 
// [2]) # ((!\addr_control|last_op.NHI_ALG~q  & (\addr_control|last_op.RD_DATA~q  & !\addr_control|last_op.NH_ALG~q ))) ) )

	.dataa(!\addr_control|last_op.NHI_ALG~q ),
	.datab(!\addr_control|last_op.RD_DATA~q ),
	.datac(!\addr_control|last_op.NH_ALG~q ),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!last_instruction[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[0]~5 .extended_lut = "off";
defparam \addr_control|state[0]~5 .lut_mask = 64'hFF20FF2000200020;
defparam \addr_control|state[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \addr_control|state[0]~6 (
// Equation(s):
// \addr_control|state[0]~6_combout  = ( \addr_control|state [0] & ( \addr_control|Mux117~0_combout  & ( (((!\addr_control|state[0]~5_combout ) # (\addr_control|state[0]~4_combout )) # (\addr_control|state[0]~3_combout )) # (\addr_control|state[0]~1_combout 
// ) ) ) ) # ( !\addr_control|state [0] & ( \addr_control|Mux117~0_combout  & ( (!\addr_control|state[0]~1_combout  & (((!\addr_control|state[0]~5_combout ) # (\addr_control|state[0]~4_combout )) # (\addr_control|state[0]~3_combout ))) ) ) ) # ( 
// \addr_control|state [0] & ( !\addr_control|Mux117~0_combout  & ( ((!\addr_control|state[0]~3_combout  & (!\addr_control|state[0]~5_combout  & !\addr_control|state[0]~4_combout ))) # (\addr_control|state[0]~1_combout ) ) ) ) # ( !\addr_control|state [0] & 
// ( !\addr_control|Mux117~0_combout  & ( (!\addr_control|state[0]~1_combout  & (!\addr_control|state[0]~3_combout  & (!\addr_control|state[0]~5_combout  & !\addr_control|state[0]~4_combout ))) ) ) )

	.dataa(!\addr_control|state[0]~1_combout ),
	.datab(!\addr_control|state[0]~3_combout ),
	.datac(!\addr_control|state[0]~5_combout ),
	.datad(!\addr_control|state[0]~4_combout ),
	.datae(!\addr_control|state [0]),
	.dataf(!\addr_control|Mux117~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[0]~6 .extended_lut = "off";
defparam \addr_control|state[0]~6 .lut_mask = 64'h8000D555A2AAF7FF;
defparam \addr_control|state[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N8
dffeas \addr_control|state[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|state[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|state[0] .is_wysiwyg = "true";
defparam \addr_control|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N21
cyclonev_lcell_comb \addr_control|offset[12]~0 (
// Equation(s):
// \addr_control|offset[12]~0_combout  = (!\addr_control|state [0] & !\addr_control|state [1])

	.dataa(!\addr_control|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|offset[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|offset[12]~0 .extended_lut = "off";
defparam \addr_control|offset[12]~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \addr_control|offset[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \addr_control|count_x_new[2]~0 (
// Equation(s):
// \addr_control|count_x_new[2]~0_combout  = ( \addr_control|state [2] & ( (!\addr_control|state [0] & (\addr_control|has_alg_on_exec~q  & (\addr_control|counter_op [2] & !\addr_control|state [1]))) ) ) # ( !\addr_control|state [2] & ( 
// (\addr_control|has_alg_on_exec~q  & \addr_control|state [1]) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|counter_op [2]),
	.datad(!\addr_control|state [1]),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[2]~0 .extended_lut = "off";
defparam \addr_control|count_x_new[2]~0 .lut_mask = 64'h0033003302000200;
defparam \addr_control|count_x_new[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N57
cyclonev_lcell_comb \addr_control|count_x_new[2]~1 (
// Equation(s):
// \addr_control|count_x_new[2]~1_combout  = ( !\addr_control|count_x_new[2]~0_combout  & ( (\addr_control|has_alg_on_exec~q  & \addr_control|state [2]) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(gnd),
	.datac(!\addr_control|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_x_new[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[2]~1 .extended_lut = "off";
defparam \addr_control|count_x_new[2]~1 .lut_mask = 64'h0505050500000000;
defparam \addr_control|count_x_new[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N0
cyclonev_lcell_comb \addr_control|Add23~1 (
// Equation(s):
// \addr_control|Add23~1_sumout  = SUM(( \addr_control|count_x_new [0] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add23~2  = CARRY(( \addr_control|count_x_new [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_new [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add23~1_sumout ),
	.cout(\addr_control|Add23~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add23~1 .extended_lut = "off";
defparam \addr_control|Add23~1 .lut_mask = 64'h0000000000003333;
defparam \addr_control|Add23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \addr_control|count_x_new[2]~13 (
// Equation(s):
// \addr_control|count_x_new[2]~13_combout  = ( \addr_control|counter_op [2] & ( \addr_control|state [2] & ( (!\addr_control|state [1] & !\addr_control|has_alg_on_exec~q ) ) ) ) # ( !\addr_control|counter_op [2] & ( \addr_control|state [2] & ( 
// (!\addr_control|state [1] & ((!\addr_control|has_alg_on_exec~q ) # ((\addr_control|counter_op [0] & !\addr_control|counter_op[1]~DUPLICATE_q )))) ) ) ) # ( \addr_control|counter_op [2] & ( !\addr_control|state [2] & ( (\addr_control|state [1] & 
// !\addr_control|has_alg_on_exec~q ) ) ) ) # ( !\addr_control|counter_op [2] & ( !\addr_control|state [2] & ( (\addr_control|state [1] & ((!\addr_control|has_alg_on_exec~q ) # ((\addr_control|counter_op [0] & !\addr_control|counter_op[1]~DUPLICATE_q )))) ) 
// ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(!\addr_control|counter_op [2]),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[2]~13 .extended_lut = "off";
defparam \addr_control|count_x_new[2]~13 .lut_mask = 64'h33103300CC40CC00;
defparam \addr_control|count_x_new[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \addr_control|count_x_new[2]~12 (
// Equation(s):
// \addr_control|count_x_new[2]~12_combout  = ( \addr_control|counter_op [2] & ( \addr_control|state [2] & ( (\addr_control|has_alg_on_exec~q  & ((!\addr_control|counter_op [0] $ (!\addr_control|state [1])) # (\addr_control|counter_op[1]~DUPLICATE_q ))) ) ) 
// ) # ( !\addr_control|counter_op [2] & ( \addr_control|state [2] & ( (\addr_control|has_alg_on_exec~q  & (((!\addr_control|counter_op [0] & !\addr_control|counter_op[1]~DUPLICATE_q )) # (\addr_control|state [1]))) ) ) ) # ( \addr_control|counter_op [2] & ( 
// !\addr_control|state [2] & ( \addr_control|state [1] ) ) ) # ( !\addr_control|counter_op [2] & ( !\addr_control|state [2] & ( \addr_control|state [1] ) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(!\addr_control|counter_op [2]),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[2]~12 .extended_lut = "off";
defparam \addr_control|count_x_new[2]~12 .lut_mask = 64'h3333333300B3006F;
defparam \addr_control|count_x_new[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \addr_control|count_x_new[2]~14 (
// Equation(s):
// \addr_control|count_x_new[2]~14_combout  = ( \addr_control|count_x_new[2]~12_combout  & ( (\addr_control|state [0] & \addr_control|count_x_new[2]~13_combout ) ) ) # ( !\addr_control|count_x_new[2]~12_combout  & ( (!\addr_control|state [0]) # 
// (\addr_control|count_x_new[2]~13_combout ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(gnd),
	.datac(!\addr_control|count_x_new[2]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_x_new[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[2]~14 .extended_lut = "off";
defparam \addr_control|count_x_new[2]~14 .lut_mask = 64'hAFAFAFAF05050505;
defparam \addr_control|count_x_new[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N53
dffeas \addr_control|count_x_new[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux191~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[1] .is_wysiwyg = "true";
defparam \addr_control|count_x_new[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N3
cyclonev_lcell_comb \addr_control|Add23~5 (
// Equation(s):
// \addr_control|Add23~5_sumout  = SUM(( \addr_control|count_x_new [1] ) + ( GND ) + ( \addr_control|Add23~2  ))
// \addr_control|Add23~6  = CARRY(( \addr_control|count_x_new [1] ) + ( GND ) + ( \addr_control|Add23~2  ))

	.dataa(!\addr_control|count_x_new [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add23~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add23~5_sumout ),
	.cout(\addr_control|Add23~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add23~5 .extended_lut = "off";
defparam \addr_control|Add23~5 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add23~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \addr_control|Add1~1 (
// Equation(s):
// \addr_control|Add1~1_sumout  = SUM(( \addr_control|count_x_new [0] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add1~2  = CARRY(( \addr_control|count_x_new [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_new [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add1~1_sumout ),
	.cout(\addr_control|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add1~1 .extended_lut = "off";
defparam \addr_control|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \addr_control|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \addr_control|Add1~5 (
// Equation(s):
// \addr_control|Add1~5_sumout  = SUM(( \addr_control|count_x_new[1]~DUPLICATE_q  ) + ( VCC ) + ( \addr_control|Add1~2  ))
// \addr_control|Add1~6  = CARRY(( \addr_control|count_x_new[1]~DUPLICATE_q  ) + ( VCC ) + ( \addr_control|Add1~2  ))

	.dataa(!\addr_control|count_x_new[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add1~5_sumout ),
	.cout(\addr_control|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add1~5 .extended_lut = "off";
defparam \addr_control|Add1~5 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N51
cyclonev_lcell_comb \addr_control|Mux191~0 (
// Equation(s):
// \addr_control|Mux191~0_combout  = ( \addr_control|Add1~5_sumout  & ( (!\addr_control|count_x_new[2]~3_combout  & (\addr_control|offset[12]~0_combout  & (\addr_control|count_x_new[2]~1_combout ))) # (\addr_control|count_x_new[2]~3_combout  & 
// (((\addr_control|Add23~5_sumout )))) ) ) # ( !\addr_control|Add1~5_sumout  & ( (\addr_control|count_x_new[2]~3_combout  & \addr_control|Add23~5_sumout ) ) )

	.dataa(!\addr_control|offset[12]~0_combout ),
	.datab(!\addr_control|count_x_new[2]~1_combout ),
	.datac(!\addr_control|count_x_new[2]~3_combout ),
	.datad(!\addr_control|Add23~5_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux191~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux191~0 .extended_lut = "off";
defparam \addr_control|Mux191~0 .lut_mask = 64'h000F000F101F101F;
defparam \addr_control|Mux191~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N52
dffeas \addr_control|count_x_new[1]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux191~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[1]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_x_new[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N35
dffeas \addr_control|count_x_new[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux190~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[2] .is_wysiwyg = "true";
defparam \addr_control|count_x_new[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N6
cyclonev_lcell_comb \addr_control|Add23~9 (
// Equation(s):
// \addr_control|Add23~9_sumout  = SUM(( \addr_control|count_x_new [2] ) + ( GND ) + ( \addr_control|Add23~6  ))
// \addr_control|Add23~10  = CARRY(( \addr_control|count_x_new [2] ) + ( GND ) + ( \addr_control|Add23~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add23~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add23~9_sumout ),
	.cout(\addr_control|Add23~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add23~9 .extended_lut = "off";
defparam \addr_control|Add23~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add23~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \addr_control|Add1~9 (
// Equation(s):
// \addr_control|Add1~9_sumout  = SUM(( \addr_control|count_x_new[2]~DUPLICATE_q  ) + ( VCC ) + ( \addr_control|Add1~6  ))
// \addr_control|Add1~10  = CARRY(( \addr_control|count_x_new[2]~DUPLICATE_q  ) + ( VCC ) + ( \addr_control|Add1~6  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_new[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add1~9_sumout ),
	.cout(\addr_control|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add1~9 .extended_lut = "off";
defparam \addr_control|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \addr_control|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N33
cyclonev_lcell_comb \addr_control|Mux190~0 (
// Equation(s):
// \addr_control|Mux190~0_combout  = ( \addr_control|Add23~9_sumout  & ( \addr_control|Add1~9_sumout  & ( ((\addr_control|count_x_new[2]~1_combout  & ((!\addr_control|state [0]) # (\addr_control|state [1])))) # (\addr_control|count_x_new[2]~3_combout ) ) ) ) 
// # ( !\addr_control|Add23~9_sumout  & ( \addr_control|Add1~9_sumout  & ( (\addr_control|count_x_new[2]~1_combout  & (!\addr_control|count_x_new[2]~3_combout  & ((!\addr_control|state [0]) # (\addr_control|state [1])))) ) ) ) # ( 
// \addr_control|Add23~9_sumout  & ( !\addr_control|Add1~9_sumout  & ( ((\addr_control|count_x_new[2]~1_combout  & \addr_control|state [1])) # (\addr_control|count_x_new[2]~3_combout ) ) ) ) # ( !\addr_control|Add23~9_sumout  & ( !\addr_control|Add1~9_sumout 
//  & ( (\addr_control|count_x_new[2]~1_combout  & (\addr_control|state [1] & !\addr_control|count_x_new[2]~3_combout )) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|count_x_new[2]~1_combout ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|count_x_new[2]~3_combout ),
	.datae(!\addr_control|Add23~9_sumout ),
	.dataf(!\addr_control|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux190~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux190~0 .extended_lut = "off";
defparam \addr_control|Mux190~0 .lut_mask = 64'h030003FF230023FF;
defparam \addr_control|Mux190~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N34
dffeas \addr_control|count_x_new[2]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux190~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[2]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_x_new[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \addr_control|Add1~13 (
// Equation(s):
// \addr_control|Add1~13_sumout  = SUM(( \addr_control|count_x_new [3] ) + ( VCC ) + ( \addr_control|Add1~10  ))
// \addr_control|Add1~14  = CARRY(( \addr_control|count_x_new [3] ) + ( VCC ) + ( \addr_control|Add1~10  ))

	.dataa(!\addr_control|count_x_new [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add1~13_sumout ),
	.cout(\addr_control|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add1~13 .extended_lut = "off";
defparam \addr_control|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N9
cyclonev_lcell_comb \addr_control|Add23~13 (
// Equation(s):
// \addr_control|Add23~13_sumout  = SUM(( \addr_control|count_x_new [3] ) + ( GND ) + ( \addr_control|Add23~10  ))
// \addr_control|Add23~14  = CARRY(( \addr_control|count_x_new [3] ) + ( GND ) + ( \addr_control|Add23~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add23~13_sumout ),
	.cout(\addr_control|Add23~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add23~13 .extended_lut = "off";
defparam \addr_control|Add23~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N36
cyclonev_lcell_comb \addr_control|Mux189~0 (
// Equation(s):
// \addr_control|Mux189~0_combout  = ( \addr_control|count_x_new[2]~1_combout  & ( \addr_control|Add23~13_sumout  & ( (((\addr_control|Add1~13_sumout  & !\addr_control|state [0])) # (\addr_control|count_x_new[2]~3_combout )) # (\addr_control|state [1]) ) ) ) 
// # ( !\addr_control|count_x_new[2]~1_combout  & ( \addr_control|Add23~13_sumout  & ( \addr_control|count_x_new[2]~3_combout  ) ) ) # ( \addr_control|count_x_new[2]~1_combout  & ( !\addr_control|Add23~13_sumout  & ( (!\addr_control|count_x_new[2]~3_combout  
// & (((\addr_control|Add1~13_sumout  & !\addr_control|state [0])) # (\addr_control|state [1]))) ) ) )

	.dataa(!\addr_control|Add1~13_sumout ),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|count_x_new[2]~3_combout ),
	.datae(!\addr_control|count_x_new[2]~1_combout ),
	.dataf(!\addr_control|Add23~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux189~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux189~0 .extended_lut = "off";
defparam \addr_control|Mux189~0 .lut_mask = 64'h0000730000FF73FF;
defparam \addr_control|Mux189~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N37
dffeas \addr_control|count_x_new[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux189~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[3] .is_wysiwyg = "true";
defparam \addr_control|count_x_new[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \addr_control|Add1~17 (
// Equation(s):
// \addr_control|Add1~17_sumout  = SUM(( \addr_control|count_x_new[4]~DUPLICATE_q  ) + ( VCC ) + ( \addr_control|Add1~14  ))
// \addr_control|Add1~18  = CARRY(( \addr_control|count_x_new[4]~DUPLICATE_q  ) + ( VCC ) + ( \addr_control|Add1~14  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_new[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add1~17_sumout ),
	.cout(\addr_control|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add1~17 .extended_lut = "off";
defparam \addr_control|Add1~17 .lut_mask = 64'h0000000000003333;
defparam \addr_control|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N44
dffeas \addr_control|count_x_new[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux188~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[4] .is_wysiwyg = "true";
defparam \addr_control|count_x_new[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N12
cyclonev_lcell_comb \addr_control|Add23~17 (
// Equation(s):
// \addr_control|Add23~17_sumout  = SUM(( \addr_control|count_x_new [4] ) + ( GND ) + ( \addr_control|Add23~14  ))
// \addr_control|Add23~18  = CARRY(( \addr_control|count_x_new [4] ) + ( GND ) + ( \addr_control|Add23~14  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_new [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add23~17_sumout ),
	.cout(\addr_control|Add23~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add23~17 .extended_lut = "off";
defparam \addr_control|Add23~17 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N42
cyclonev_lcell_comb \addr_control|Mux188~0 (
// Equation(s):
// \addr_control|Mux188~0_combout  = ( !\addr_control|count_x_new[2]~3_combout  & ( (\addr_control|state [2] & (!\addr_control|count_x_new[2]~0_combout  & ((!\addr_control|offset[12]~0_combout ) # ((\addr_control|has_alg_on_exec~q  & 
// \addr_control|Add1~17_sumout ))))) ) ) # ( \addr_control|count_x_new[2]~3_combout  & ( (((\addr_control|Add23~17_sumout ))) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|Add1~17_sumout ),
	.datac(!\addr_control|Add23~17_sumout ),
	.datad(!\addr_control|state [2]),
	.datae(!\addr_control|count_x_new[2]~3_combout ),
	.dataf(!\addr_control|count_x_new[2]~0_combout ),
	.datag(!\addr_control|offset[12]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux188~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux188~0 .extended_lut = "on";
defparam \addr_control|Mux188~0 .lut_mask = 64'h00F10F0F00000F0F;
defparam \addr_control|Mux188~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N43
dffeas \addr_control|count_x_new[4]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux188~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[4]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_x_new[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \addr_control|count_x_new[7]~7 (
// Equation(s):
// \addr_control|count_x_new[7]~7_combout  = ( \addr_control|has_alg_on_exec~q  & ( (\addr_control|state [2] & !\addr_control|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|state [1]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[7]~7 .extended_lut = "off";
defparam \addr_control|count_x_new[7]~7 .lut_mask = 64'h000000000F000F00;
defparam \addr_control|count_x_new[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N15
cyclonev_lcell_comb \addr_control|Add23~21 (
// Equation(s):
// \addr_control|Add23~21_sumout  = SUM(( \addr_control|count_x_new [5] ) + ( GND ) + ( \addr_control|Add23~18  ))
// \addr_control|Add23~22  = CARRY(( \addr_control|count_x_new [5] ) + ( GND ) + ( \addr_control|Add23~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add23~21_sumout ),
	.cout(\addr_control|Add23~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add23~21 .extended_lut = "off";
defparam \addr_control|Add23~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add23~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N31
dffeas \addr_control|count_x_new[5]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux187~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[5]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_x_new[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \addr_control|Add1~21 (
// Equation(s):
// \addr_control|Add1~21_sumout  = SUM(( \addr_control|count_x_new[5]~DUPLICATE_q  ) + ( VCC ) + ( \addr_control|Add1~18  ))
// \addr_control|Add1~22  = CARRY(( \addr_control|count_x_new[5]~DUPLICATE_q  ) + ( VCC ) + ( \addr_control|Add1~18  ))

	.dataa(!\addr_control|count_x_new[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add1~21_sumout ),
	.cout(\addr_control|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add1~21 .extended_lut = "off";
defparam \addr_control|Add1~21 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N30
cyclonev_lcell_comb \addr_control|Mux187~0 (
// Equation(s):
// \addr_control|Mux187~0_combout  = ( \addr_control|Add23~21_sumout  & ( \addr_control|Add1~21_sumout  & ( ((\addr_control|count_x_new[2]~1_combout  & ((!\addr_control|state [0]) # (\addr_control|state [1])))) # (\addr_control|count_x_new[2]~3_combout ) ) ) 
// ) # ( !\addr_control|Add23~21_sumout  & ( \addr_control|Add1~21_sumout  & ( (\addr_control|count_x_new[2]~1_combout  & (!\addr_control|count_x_new[2]~3_combout  & ((!\addr_control|state [0]) # (\addr_control|state [1])))) ) ) ) # ( 
// \addr_control|Add23~21_sumout  & ( !\addr_control|Add1~21_sumout  & ( ((\addr_control|count_x_new[2]~1_combout  & \addr_control|state [1])) # (\addr_control|count_x_new[2]~3_combout ) ) ) ) # ( !\addr_control|Add23~21_sumout  & ( 
// !\addr_control|Add1~21_sumout  & ( (\addr_control|count_x_new[2]~1_combout  & (!\addr_control|count_x_new[2]~3_combout  & \addr_control|state [1])) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|count_x_new[2]~1_combout ),
	.datac(!\addr_control|count_x_new[2]~3_combout ),
	.datad(!\addr_control|state [1]),
	.datae(!\addr_control|Add23~21_sumout ),
	.dataf(!\addr_control|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux187~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux187~0 .extended_lut = "off";
defparam \addr_control|Mux187~0 .lut_mask = 64'h00300F3F20302F3F;
defparam \addr_control|Mux187~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N32
dffeas \addr_control|count_x_new[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux187~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[5] .is_wysiwyg = "true";
defparam \addr_control|count_x_new[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N18
cyclonev_lcell_comb \addr_control|Add23~29 (
// Equation(s):
// \addr_control|Add23~29_sumout  = SUM(( \addr_control|count_x_new [6] ) + ( GND ) + ( \addr_control|Add23~22  ))
// \addr_control|Add23~30  = CARRY(( \addr_control|count_x_new [6] ) + ( GND ) + ( \addr_control|Add23~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add23~29_sumout ),
	.cout(\addr_control|Add23~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add23~29 .extended_lut = "off";
defparam \addr_control|Add23~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add23~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \addr_control|Add1~29 (
// Equation(s):
// \addr_control|Add1~29_sumout  = SUM(( \addr_control|count_x_new [6] ) + ( VCC ) + ( \addr_control|Add1~22  ))
// \addr_control|Add1~30  = CARRY(( \addr_control|count_x_new [6] ) + ( VCC ) + ( \addr_control|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add1~29_sumout ),
	.cout(\addr_control|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add1~29 .extended_lut = "off";
defparam \addr_control|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \addr_control|Mux186~0 (
// Equation(s):
// \addr_control|Mux186~0_combout  = ( !\addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  & ( (\addr_control|state [0] & \addr_control|state [2]) ) ) ) # ( \addr_control|state [1] & ( !\addr_control|has_alg_on_exec~q  & ( \addr_control|state [2] ) 
// ) ) # ( !\addr_control|state [1] & ( !\addr_control|has_alg_on_exec~q  & ( (\addr_control|state [0] & \addr_control|state [2]) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux186~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux186~0 .extended_lut = "off";
defparam \addr_control|Mux186~0 .lut_mask = 64'h1111333311110000;
defparam \addr_control|Mux186~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \addr_control|Mux186~1 (
// Equation(s):
// \addr_control|Mux186~1_combout  = ( \addr_control|Mux186~0_combout  & ( \addr_control|count_x_new[7]~9_combout  & ( (!\addr_control|count_x_new[7]~8_combout ) # (\addr_control|Add23~29_sumout ) ) ) ) # ( !\addr_control|Mux186~0_combout  & ( 
// \addr_control|count_x_new[7]~9_combout  & ( (\addr_control|Add23~29_sumout  & \addr_control|count_x_new[7]~8_combout ) ) ) ) # ( \addr_control|Mux186~0_combout  & ( !\addr_control|count_x_new[7]~9_combout  & ( (!\addr_control|count_x_new[7]~8_combout ) # 
// (\addr_control|Add1~29_sumout ) ) ) ) # ( !\addr_control|Mux186~0_combout  & ( !\addr_control|count_x_new[7]~9_combout  & ( (\addr_control|count_x_new[7]~8_combout  & \addr_control|Add1~29_sumout ) ) ) )

	.dataa(!\addr_control|Add23~29_sumout ),
	.datab(!\addr_control|count_x_new[7]~8_combout ),
	.datac(!\addr_control|Add1~29_sumout ),
	.datad(gnd),
	.datae(!\addr_control|Mux186~0_combout ),
	.dataf(!\addr_control|count_x_new[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux186~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux186~1 .extended_lut = "off";
defparam \addr_control|Mux186~1 .lut_mask = 64'h0303CFCF1111DDDD;
defparam \addr_control|Mux186~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \addr_control|Equal5~0 (
// Equation(s):
// \addr_control|Equal5~0_combout  = ( \addr_control|counter_op [0] & ( (!\addr_control|counter_op[1]~DUPLICATE_q  & !\addr_control|counter_op [2]) ) )

	.dataa(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\addr_control|counter_op [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|counter_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal5~0 .extended_lut = "off";
defparam \addr_control|Equal5~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \addr_control|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \addr_control|count_x_new[7]~10 (
// Equation(s):
// \addr_control|count_x_new[7]~10_combout  = ( !\addr_control|state [1] & ( \addr_control|counter_op[1]~DUPLICATE_q  & ( (!\addr_control|state [0] & ((!\addr_control|state [2]) # (!\addr_control|counter_op [2]))) ) ) ) # ( \addr_control|state [1] & ( 
// !\addr_control|counter_op[1]~DUPLICATE_q  & ( (\addr_control|counter_op [0] & (\addr_control|counter_op [2] & !\addr_control|state [0])) ) ) ) # ( !\addr_control|state [1] & ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( (!\addr_control|state [0] & 
// ((!\addr_control|state [2]) # (!\addr_control|counter_op [0] $ (!\addr_control|counter_op [2])))) ) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|counter_op [2]),
	.datad(!\addr_control|state [0]),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[7]~10 .extended_lut = "off";
defparam \addr_control|count_x_new[7]~10 .lut_mask = 64'hDE000500FC000000;
defparam \addr_control|count_x_new[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \addr_control|count_x_new[7]~11 (
// Equation(s):
// \addr_control|count_x_new[7]~11_combout  = ( \addr_control|count_x_new[7]~10_combout  & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [0] & ((!\addr_control|state [1]) # (\addr_control|state [2]))) # (\addr_control|state [0] & 
// (!\addr_control|state [2] $ (!\addr_control|state [1]))) ) ) ) # ( !\addr_control|count_x_new[7]~10_combout  & ( \addr_control|has_alg_on_exec~q  & ( (\addr_control|state [0] & (\addr_control|Equal5~0_combout  & (!\addr_control|state [2] $ 
// (!\addr_control|state [1])))) ) ) ) # ( \addr_control|count_x_new[7]~10_combout  & ( !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [0] & ((!\addr_control|state [1]) # (\addr_control|state [2]))) # (\addr_control|state [0] & 
// (!\addr_control|state [2] $ (!\addr_control|state [1]))) ) ) ) # ( !\addr_control|count_x_new[7]~10_combout  & ( !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [0] & ((!\addr_control|state [1]) # (\addr_control|state [2]))) # 
// (\addr_control|state [0] & (!\addr_control|state [2] $ (!\addr_control|state [1]))) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|Equal5~0_combout ),
	.datad(!\addr_control|state [1]),
	.datae(!\addr_control|count_x_new[7]~10_combout ),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[7]~11 .extended_lut = "off";
defparam \addr_control|count_x_new[7]~11 .lut_mask = 64'hBB66BB660104BB66;
defparam \addr_control|count_x_new[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N28
dffeas \addr_control|count_x_new[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux186~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[6] .is_wysiwyg = "true";
defparam \addr_control|count_x_new[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \addr_control|Add1~33 (
// Equation(s):
// \addr_control|Add1~33_sumout  = SUM(( \addr_control|count_x_new [7] ) + ( VCC ) + ( \addr_control|Add1~30  ))
// \addr_control|Add1~34  = CARRY(( \addr_control|count_x_new [7] ) + ( VCC ) + ( \addr_control|Add1~30  ))

	.dataa(!\addr_control|count_x_new [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add1~33_sumout ),
	.cout(\addr_control|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add1~33 .extended_lut = "off";
defparam \addr_control|Add1~33 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \addr_control|Add1~37 (
// Equation(s):
// \addr_control|Add1~37_sumout  = SUM(( \addr_control|count_x_new [8] ) + ( VCC ) + ( \addr_control|Add1~34  ))
// \addr_control|Add1~38  = CARRY(( \addr_control|count_x_new [8] ) + ( VCC ) + ( \addr_control|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add1~37_sumout ),
	.cout(\addr_control|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add1~37 .extended_lut = "off";
defparam \addr_control|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N21
cyclonev_lcell_comb \addr_control|Add23~33 (
// Equation(s):
// \addr_control|Add23~33_sumout  = SUM(( \addr_control|count_x_new [7] ) + ( GND ) + ( \addr_control|Add23~30  ))
// \addr_control|Add23~34  = CARRY(( \addr_control|count_x_new [7] ) + ( GND ) + ( \addr_control|Add23~30  ))

	.dataa(!\addr_control|count_x_new [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add23~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add23~33_sumout ),
	.cout(\addr_control|Add23~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add23~33 .extended_lut = "off";
defparam \addr_control|Add23~33 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add23~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N24
cyclonev_lcell_comb \addr_control|Add23~37 (
// Equation(s):
// \addr_control|Add23~37_sumout  = SUM(( \addr_control|count_x_new [8] ) + ( GND ) + ( \addr_control|Add23~34  ))
// \addr_control|Add23~38  = CARRY(( \addr_control|count_x_new [8] ) + ( GND ) + ( \addr_control|Add23~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add23~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add23~37_sumout ),
	.cout(\addr_control|Add23~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add23~37 .extended_lut = "off";
defparam \addr_control|Add23~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add23~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \addr_control|Mux184~0 (
// Equation(s):
// \addr_control|Mux184~0_combout  = ( \addr_control|Add23~37_sumout  & ( (\addr_control|count_x_new[7]~8_combout  & ((\addr_control|Add1~37_sumout ) # (\addr_control|count_x_new[7]~9_combout ))) ) ) # ( !\addr_control|Add23~37_sumout  & ( 
// (\addr_control|count_x_new[7]~8_combout  & (!\addr_control|count_x_new[7]~9_combout  & \addr_control|Add1~37_sumout )) ) )

	.dataa(!\addr_control|count_x_new[7]~8_combout ),
	.datab(!\addr_control|count_x_new[7]~9_combout ),
	.datac(!\addr_control|Add1~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add23~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux184~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux184~0 .extended_lut = "off";
defparam \addr_control|Mux184~0 .lut_mask = 64'h0404040415151515;
defparam \addr_control|Mux184~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N1
dffeas \addr_control|count_x_new[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux184~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[8] .is_wysiwyg = "true";
defparam \addr_control|count_x_new[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \addr_control|Equal9~1 (
// Equation(s):
// \addr_control|Equal9~1_combout  = ( \addr_control|count_x_new [8] & ( !\addr_control|count_x_new [7] & ( (!\addr_control|count_x_new [6] & \addr_control|count_x_new[4]~DUPLICATE_q ) ) ) )

	.dataa(!\addr_control|count_x_new [6]),
	.datab(gnd),
	.datac(!\addr_control|count_x_new[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\addr_control|count_x_new [8]),
	.dataf(!\addr_control|count_x_new [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal9~1 .extended_lut = "off";
defparam \addr_control|Equal9~1 .lut_mask = 64'h00000A0A00000000;
defparam \addr_control|Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \addr_control|Equal9~2 (
// Equation(s):
// \addr_control|Equal9~2_combout  = ( \addr_control|count_x_new[5]~DUPLICATE_q  & ( (\addr_control|Equal9~0_combout  & (\addr_control|count_x_new [3] & \addr_control|Equal9~1_combout )) ) )

	.dataa(!\addr_control|Equal9~0_combout ),
	.datab(!\addr_control|count_x_new [3]),
	.datac(!\addr_control|Equal9~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_x_new[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal9~2 .extended_lut = "off";
defparam \addr_control|Equal9~2 .lut_mask = 64'h0000000001010101;
defparam \addr_control|Equal9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \addr_control|count_x_new[7]~5 (
// Equation(s):
// \addr_control|count_x_new[7]~5_combout  = ( \addr_control|Equal8~1_combout  & ( (\addr_control|Equal9~2_combout  & (((!\addr_control|state [1] & !\addr_control|counter_op [0])) # (\addr_control|state [0]))) ) ) # ( !\addr_control|Equal8~1_combout  & ( 
// (!\addr_control|state [0] & (((\addr_control|Equal9~2_combout  & !\addr_control|counter_op [0])) # (\addr_control|state [1]))) # (\addr_control|state [0] & (((\addr_control|Equal9~2_combout )))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|Equal9~2_combout ),
	.datad(!\addr_control|counter_op [0]),
	.datae(gnd),
	.dataf(!\addr_control|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[7]~5 .extended_lut = "off";
defparam \addr_control|count_x_new[7]~5 .lut_mask = 64'h2F272F270D050D05;
defparam \addr_control|count_x_new[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \addr_control|count_x_new[7]~4 (
// Equation(s):
// \addr_control|count_x_new[7]~4_combout  = ( \addr_control|state [2] & ( (\addr_control|has_alg_on_exec~q  & (((!\addr_control|state [0] & \addr_control|counter_op [2])) # (\addr_control|state [1]))) ) ) # ( !\addr_control|state [2] & ( 
// (\addr_control|state [1] & \addr_control|has_alg_on_exec~q ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|has_alg_on_exec~q ),
	.datad(!\addr_control|counter_op [2]),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[7]~4 .extended_lut = "off";
defparam \addr_control|count_x_new[7]~4 .lut_mask = 64'h03030303030B030B;
defparam \addr_control|count_x_new[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \addr_control|count_x_new[7]~8 (
// Equation(s):
// \addr_control|count_x_new[7]~8_combout  = ( \addr_control|count_x_new[7]~4_combout  & ( !\addr_control|count_x_new[7]~5_combout  ) ) # ( !\addr_control|count_x_new[7]~4_combout  & ( (\addr_control|count_x_new[7]~7_combout  & ((!\addr_control|state [0]) # 
// (\addr_control|count_x_new[7]~6_combout ))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|count_x_new[7]~7_combout ),
	.datac(!\addr_control|count_x_new[7]~6_combout ),
	.datad(!\addr_control|count_x_new[7]~5_combout ),
	.datae(gnd),
	.dataf(!\addr_control|count_x_new[7]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[7]~8 .extended_lut = "off";
defparam \addr_control|count_x_new[7]~8 .lut_mask = 64'h23232323FF00FF00;
defparam \addr_control|count_x_new[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_lcell_comb \addr_control|Mux185~0 (
// Equation(s):
// \addr_control|Mux185~0_combout  = ( \addr_control|Add1~33_sumout  & ( (\addr_control|count_x_new[7]~8_combout  & ((!\addr_control|count_x_new[7]~9_combout ) # (\addr_control|Add23~33_sumout ))) ) ) # ( !\addr_control|Add1~33_sumout  & ( 
// (\addr_control|count_x_new[7]~8_combout  & (\addr_control|count_x_new[7]~9_combout  & \addr_control|Add23~33_sumout )) ) )

	.dataa(!\addr_control|count_x_new[7]~8_combout ),
	.datab(!\addr_control|count_x_new[7]~9_combout ),
	.datac(gnd),
	.datad(!\addr_control|Add23~33_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux185~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux185~0 .extended_lut = "off";
defparam \addr_control|Mux185~0 .lut_mask = 64'h0011001144554455;
defparam \addr_control|Mux185~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N5
dffeas \addr_control|count_x_new[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux185~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[7] .is_wysiwyg = "true";
defparam \addr_control|count_x_new[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \addr_control|Equal6~0 (
// Equation(s):
// \addr_control|Equal6~0_combout  = ( \addr_control|count_x_new [6] & ( (!\addr_control|count_x_new[4]~DUPLICATE_q  & (\addr_control|count_x_new [7] & !\addr_control|count_x_new [8])) ) )

	.dataa(!\addr_control|count_x_new[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [7]),
	.datad(!\addr_control|count_x_new [8]),
	.datae(gnd),
	.dataf(!\addr_control|count_x_new [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal6~0 .extended_lut = "off";
defparam \addr_control|Equal6~0 .lut_mask = 64'h000000000A000A00;
defparam \addr_control|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \addr_control|Equal6~1 (
// Equation(s):
// \addr_control|Equal6~1_combout  = ( \addr_control|count_x_new[5]~DUPLICATE_q  & ( (\addr_control|count_x_new [3] & (\addr_control|Equal9~0_combout  & \addr_control|Equal6~0_combout )) ) )

	.dataa(gnd),
	.datab(!\addr_control|count_x_new [3]),
	.datac(!\addr_control|Equal9~0_combout ),
	.datad(!\addr_control|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\addr_control|count_x_new[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal6~1 .extended_lut = "off";
defparam \addr_control|Equal6~1 .lut_mask = 64'h0000000000030003;
defparam \addr_control|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \addr_control|count_x_new[7]~6 (
// Equation(s):
// \addr_control|count_x_new[7]~6_combout  = ( \addr_control|Equal6~1_combout  & ( (!\addr_control|state [0] & \addr_control|counter_op [0]) ) ) # ( !\addr_control|Equal6~1_combout  & ( (\addr_control|counter_op [0]) # (\addr_control|state [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|counter_op [0]),
	.datae(gnd),
	.dataf(!\addr_control|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[7]~6 .extended_lut = "off";
defparam \addr_control|count_x_new[7]~6 .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \addr_control|count_x_new[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \addr_control|count_x_new[7]~9 (
// Equation(s):
// \addr_control|count_x_new[7]~9_combout  = ( \addr_control|count_x_new[7]~7_combout  & ( (!\addr_control|count_x_new[7]~4_combout  & (\addr_control|count_x_new[7]~6_combout )) # (\addr_control|count_x_new[7]~4_combout  & 
// ((!\addr_control|count_x_new[7]~5_combout ))) ) ) # ( !\addr_control|count_x_new[7]~7_combout  & ( (\addr_control|count_x_new[7]~4_combout  & !\addr_control|count_x_new[7]~5_combout ) ) )

	.dataa(gnd),
	.datab(!\addr_control|count_x_new[7]~6_combout ),
	.datac(!\addr_control|count_x_new[7]~4_combout ),
	.datad(!\addr_control|count_x_new[7]~5_combout ),
	.datae(gnd),
	.dataf(!\addr_control|count_x_new[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[7]~9 .extended_lut = "off";
defparam \addr_control|count_x_new[7]~9 .lut_mask = 64'h0F000F003F303F30;
defparam \addr_control|count_x_new[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \addr_control|Add1~25 (
// Equation(s):
// \addr_control|Add1~25_sumout  = SUM(( \addr_control|count_x_new [9] ) + ( VCC ) + ( \addr_control|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add1~25 .extended_lut = "off";
defparam \addr_control|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N27
cyclonev_lcell_comb \addr_control|Add23~25 (
// Equation(s):
// \addr_control|Add23~25_sumout  = SUM(( \addr_control|count_x_new [9] ) + ( GND ) + ( \addr_control|Add23~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add23~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add23~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add23~25 .extended_lut = "off";
defparam \addr_control|Add23~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add23~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \addr_control|Mux183~0 (
// Equation(s):
// \addr_control|Mux183~0_combout  = ( \addr_control|Add23~25_sumout  & ( \addr_control|count_x_new[7]~8_combout  & ( (\addr_control|Add1~25_sumout ) # (\addr_control|count_x_new[7]~9_combout ) ) ) ) # ( !\addr_control|Add23~25_sumout  & ( 
// \addr_control|count_x_new[7]~8_combout  & ( (!\addr_control|count_x_new[7]~9_combout  & \addr_control|Add1~25_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\addr_control|count_x_new[7]~9_combout ),
	.datac(!\addr_control|Add1~25_sumout ),
	.datad(gnd),
	.datae(!\addr_control|Add23~25_sumout ),
	.dataf(!\addr_control|count_x_new[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux183~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux183~0 .extended_lut = "off";
defparam \addr_control|Mux183~0 .lut_mask = 64'h000000000C0C3F3F;
defparam \addr_control|Mux183~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N28
dffeas \addr_control|count_x_new[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux183~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[9] .is_wysiwyg = "true";
defparam \addr_control|count_x_new[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \addr_control|Equal9~0 (
// Equation(s):
// \addr_control|Equal9~0_combout  = ( \addr_control|count_x_new[2]~DUPLICATE_q  & ( !\addr_control|count_x_new [9] & ( (\addr_control|count_x_new [0] & \addr_control|count_x_new[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\addr_control|count_x_new [0]),
	.datac(!\addr_control|count_x_new[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\addr_control|count_x_new[2]~DUPLICATE_q ),
	.dataf(!\addr_control|count_x_new [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal9~0 .extended_lut = "off";
defparam \addr_control|Equal9~0 .lut_mask = 64'h0000030300000000;
defparam \addr_control|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \addr_control|Equal8~0 (
// Equation(s):
// \addr_control|Equal8~0_combout  = ( !\addr_control|count_x_new [3] & ( !\addr_control|count_x_new[5]~DUPLICATE_q  ) )

	.dataa(!\addr_control|count_x_new[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_x_new [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal8~0 .extended_lut = "off";
defparam \addr_control|Equal8~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \addr_control|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \addr_control|Equal8~1 (
// Equation(s):
// \addr_control|Equal8~1_combout  = (!\addr_control|Equal9~0_combout ) # ((!\addr_control|Equal8~0_combout ) # (!\addr_control|Equal6~0_combout ))

	.dataa(!\addr_control|Equal9~0_combout ),
	.datab(!\addr_control|Equal8~0_combout ),
	.datac(gnd),
	.datad(!\addr_control|Equal6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal8~1 .extended_lut = "off";
defparam \addr_control|Equal8~1 .lut_mask = 64'hFFEEFFEEFFEEFFEE;
defparam \addr_control|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \addr_control|count_x_new[2]~2 (
// Equation(s):
// \addr_control|count_x_new[2]~2_combout  = ( \addr_control|counter_op[1]~DUPLICATE_q  & ( (!\addr_control|state [0] & ((!\addr_control|counter_op [0]))) # (\addr_control|state [0] & (\addr_control|Equal6~1_combout )) ) ) # ( 
// !\addr_control|counter_op[1]~DUPLICATE_q  & ( (\addr_control|state [0] & \addr_control|Equal6~1_combout ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|Equal6~1_combout ),
	.datac(!\addr_control|counter_op [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[2]~2 .extended_lut = "off";
defparam \addr_control|count_x_new[2]~2 .lut_mask = 64'h11111111B1B1B1B1;
defparam \addr_control|count_x_new[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \addr_control|count_x_new[2]~3 (
// Equation(s):
// \addr_control|count_x_new[2]~3_combout  = ( \addr_control|count_x_new[2]~0_combout  & ( \addr_control|count_x_new[2]~2_combout  & ( (!\addr_control|Equal9~2_combout ) # ((\addr_control|count_x_new[2]~1_combout  & (\addr_control|state [1] & 
// \addr_control|Equal8~1_combout ))) ) ) ) # ( !\addr_control|count_x_new[2]~0_combout  & ( \addr_control|count_x_new[2]~2_combout  & ( (\addr_control|count_x_new[2]~1_combout  & (\addr_control|state [1] & \addr_control|Equal8~1_combout )) ) ) ) # ( 
// \addr_control|count_x_new[2]~0_combout  & ( !\addr_control|count_x_new[2]~2_combout  & ( (!\addr_control|Equal9~2_combout ) # ((\addr_control|count_x_new[2]~1_combout  & ((!\addr_control|state [1]) # (\addr_control|Equal8~1_combout )))) ) ) ) # ( 
// !\addr_control|count_x_new[2]~0_combout  & ( !\addr_control|count_x_new[2]~2_combout  & ( (\addr_control|count_x_new[2]~1_combout  & ((!\addr_control|state [1]) # (\addr_control|Equal8~1_combout ))) ) ) )

	.dataa(!\addr_control|count_x_new[2]~1_combout ),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|Equal8~1_combout ),
	.datad(!\addr_control|Equal9~2_combout ),
	.datae(!\addr_control|count_x_new[2]~0_combout ),
	.dataf(!\addr_control|count_x_new[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_new[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_new[2]~3 .extended_lut = "off";
defparam \addr_control|count_x_new[2]~3 .lut_mask = 64'h4545FF450101FF01;
defparam \addr_control|count_x_new[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N48
cyclonev_lcell_comb \addr_control|Mux192~0 (
// Equation(s):
// \addr_control|Mux192~0_combout  = ( \addr_control|Add1~1_sumout  & ( (!\addr_control|count_x_new[2]~3_combout  & (\addr_control|offset[12]~0_combout  & (\addr_control|count_x_new[2]~1_combout ))) # (\addr_control|count_x_new[2]~3_combout  & 
// (((\addr_control|Add23~1_sumout )))) ) ) # ( !\addr_control|Add1~1_sumout  & ( (\addr_control|Add23~1_sumout  & \addr_control|count_x_new[2]~3_combout ) ) )

	.dataa(!\addr_control|offset[12]~0_combout ),
	.datab(!\addr_control|count_x_new[2]~1_combout ),
	.datac(!\addr_control|Add23~1_sumout ),
	.datad(!\addr_control|count_x_new[2]~3_combout ),
	.datae(gnd),
	.dataf(!\addr_control|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux192~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux192~0 .extended_lut = "off";
defparam \addr_control|Mux192~0 .lut_mask = 64'h000F000F110F110F;
defparam \addr_control|Mux192~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N49
dffeas \addr_control|count_x_new[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux192~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_new[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_new [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_new[0] .is_wysiwyg = "true";
defparam \addr_control|count_x_new[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \addr_control|WideOr0~0 (
// Equation(s):
// \addr_control|WideOr0~0_combout  = ( last_instruction[2] & ( (!last_instruction[0]) # (!last_instruction[1]) ) ) # ( !last_instruction[2] & ( (last_instruction[0] & last_instruction[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!last_instruction[0]),
	.datad(!last_instruction[1]),
	.datae(gnd),
	.dataf(!last_instruction[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|WideOr0~0 .extended_lut = "off";
defparam \addr_control|WideOr0~0 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \addr_control|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N9
cyclonev_lcell_comb \addr_control|addr_out[0]~3 (
// Equation(s):
// \addr_control|addr_out[0]~3_combout  = (!\addr_control|state [1] & (\addr_control|WideOr0~0_combout  & !\addr_control|state [0])) # (\addr_control|state [1] & ((\addr_control|state [0])))

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|WideOr0~0_combout ),
	.datac(gnd),
	.datad(!\addr_control|state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~3 .extended_lut = "off";
defparam \addr_control|addr_out[0]~3 .lut_mask = 64'h2255225522552255;
defparam \addr_control|addr_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N51
cyclonev_lcell_comb \addr_control|Equal4~0 (
// Equation(s):
// \addr_control|Equal4~0_combout  = ( !\addr_control|counter_op [0] & ( (!\addr_control|counter_op [2] & \addr_control|counter_op[1]~DUPLICATE_q ) ) )

	.dataa(!\addr_control|counter_op [2]),
	.datab(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|counter_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal4~0 .extended_lut = "off";
defparam \addr_control|Equal4~0 .lut_mask = 64'h2222222200000000;
defparam \addr_control|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N33
cyclonev_lcell_comb \addr_control|addr_out[0]~1 (
// Equation(s):
// \addr_control|addr_out[0]~1_combout  = ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( (\addr_control|counter_op [2] & (\addr_control|state [2] & \addr_control|has_alg_on_exec~q )) ) )

	.dataa(gnd),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(gnd),
	.dataf(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~1 .extended_lut = "off";
defparam \addr_control|addr_out[0]~1 .lut_mask = 64'h0003000300000000;
defparam \addr_control|addr_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \addr_control|addr_out[0]~0 (
// Equation(s):
// \addr_control|addr_out[0]~0_combout  = ( \addr_control|counter_op [0] & ( (\addr_control|counter_op [2] & !\addr_control|state [0]) ) ) # ( !\addr_control|counter_op [0] & ( (\addr_control|counter_op[1]~DUPLICATE_q  & (!\addr_control|counter_op [2] & 
// \addr_control|state [0])) ) )

	.dataa(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|counter_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~0 .extended_lut = "off";
defparam \addr_control|addr_out[0]~0 .lut_mask = 64'h0404040430303030;
defparam \addr_control|addr_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N36
cyclonev_lcell_comb \addr_control|addr_out[0]~2 (
// Equation(s):
// \addr_control|addr_out[0]~2_combout  = ( \addr_control|state [0] & ( \addr_control|addr_out[0]~0_combout  & ( (\addr_control|state [1] & (((!\addr_control|Equal4~0_combout  & !\addr_control|state [2])) # (\addr_control|addr_out[0]~1_combout ))) ) ) ) # ( 
// !\addr_control|state [0] & ( \addr_control|addr_out[0]~0_combout  & ( (\addr_control|state [1] & \addr_control|addr_out[0]~1_combout ) ) ) ) # ( \addr_control|state [0] & ( !\addr_control|addr_out[0]~0_combout  & ( (!\addr_control|state [1] & 
// (((\addr_control|state [2])))) # (\addr_control|state [1] & (((!\addr_control|Equal4~0_combout  & !\addr_control|state [2])) # (\addr_control|addr_out[0]~1_combout ))) ) ) ) # ( !\addr_control|state [0] & ( !\addr_control|addr_out[0]~0_combout  & ( 
// (!\addr_control|state [1] & ((\addr_control|state [2]))) # (\addr_control|state [1] & (\addr_control|addr_out[0]~1_combout )) ) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|Equal4~0_combout ),
	.datac(!\addr_control|addr_out[0]~1_combout ),
	.datad(!\addr_control|state [2]),
	.datae(!\addr_control|state [0]),
	.dataf(!\addr_control|addr_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~2 .extended_lut = "off";
defparam \addr_control|addr_out[0]~2 .lut_mask = 64'h05AF45AF05054505;
defparam \addr_control|addr_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \addr_control|count_x_old[2]~4 (
// Equation(s):
// \addr_control|count_x_old[2]~4_combout  = ( \addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|counter_op [2] & \addr_control|counter_op[1]~DUPLICATE_q ) ) ) ) # ( !\addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  
// & ( !\addr_control|state [0] ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(gnd),
	.datac(!\addr_control|counter_op [2]),
	.datad(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[2]~4 .extended_lut = "off";
defparam \addr_control|count_x_old[2]~4 .lut_mask = 64'h00000000AAAA00F0;
defparam \addr_control|count_x_old[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \addr_control|count_x_old[2]~5 (
// Equation(s):
// \addr_control|count_x_old[2]~5_combout  = ( \addr_control|Equal3~3_combout  & ( (\addr_control|count_x_old[2]~4_combout  & (\addr_control|state [1] & (\addr_control|counter_op[1]~DUPLICATE_q  & !\addr_control|Equal8~1_combout ))) ) ) # ( 
// !\addr_control|Equal3~3_combout  & ( (\addr_control|count_x_old[2]~4_combout  & ((!\addr_control|state [1]) # ((\addr_control|counter_op[1]~DUPLICATE_q  & !\addr_control|Equal8~1_combout )))) ) )

	.dataa(!\addr_control|count_x_old[2]~4_combout ),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datad(!\addr_control|Equal8~1_combout ),
	.datae(gnd),
	.dataf(!\addr_control|Equal3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[2]~5 .extended_lut = "off";
defparam \addr_control|count_x_old[2]~5 .lut_mask = 64'h4544454401000100;
defparam \addr_control|count_x_old[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \addr_control|Equal4~1 (
// Equation(s):
// \addr_control|Equal4~1_combout  = ( !\addr_control|counter_op [0] & ( !\addr_control|counter_op [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|counter_op [2]),
	.datae(gnd),
	.dataf(!\addr_control|counter_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal4~1 .extended_lut = "off";
defparam \addr_control|Equal4~1 .lut_mask = 64'hFF00FF0000000000;
defparam \addr_control|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \addr_control|count_x_old[2]~7 (
// Equation(s):
// \addr_control|count_x_old[2]~7_combout  = ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [1] & (\addr_control|state [0] & (!\addr_control|Equal6~1_combout ))) # (\addr_control|state [1] & (((!\addr_control|Equal4~1_combout )))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|Equal6~1_combout ),
	.datac(!\addr_control|Equal4~1_combout ),
	.datad(!\addr_control|state [1]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[2]~7 .extended_lut = "off";
defparam \addr_control|count_x_old[2]~7 .lut_mask = 64'h0000000044F044F0;
defparam \addr_control|count_x_old[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \addr_control|count_x_old[2]~8 (
// Equation(s):
// \addr_control|count_x_old[2]~8_combout  = ( \addr_control|count_x_old[2]~4_combout  & ( !\addr_control|count_x_old[2]~5_combout  ) ) # ( !\addr_control|count_x_old[2]~4_combout  & ( (!\addr_control|count_x_old[2]~5_combout  & 
// \addr_control|count_x_old[2]~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old[2]~5_combout ),
	.datad(!\addr_control|count_x_old[2]~7_combout ),
	.datae(gnd),
	.dataf(!\addr_control|count_x_old[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[2]~8 .extended_lut = "off";
defparam \addr_control|count_x_old[2]~8 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \addr_control|count_x_old[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N0
cyclonev_lcell_comb \addr_control|Add14~5 (
// Equation(s):
// \addr_control|Add14~5_sumout  = SUM(( \addr_control|count_x_old [1] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add14~6  = CARRY(( \addr_control|count_x_old [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add14~5_sumout ),
	.cout(\addr_control|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add14~5 .extended_lut = "off";
defparam \addr_control|Add14~5 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \addr_control|Add29~37 (
// Equation(s):
// \addr_control|Add29~37_sumout  = SUM(( \addr_control|count_x_old [0] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add29~38  = CARRY(( \addr_control|count_x_old [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add29~37_sumout ),
	.cout(\addr_control|Add29~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add29~37 .extended_lut = "off";
defparam \addr_control|Add29~37 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add29~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N18
cyclonev_lcell_comb \addr_control|Mux51~0 (
// Equation(s):
// \addr_control|Mux51~0_combout  = ( \addr_control|Equal8~0_combout  & ( \addr_control|Add29~37_sumout  & ( (!\addr_control|counter_op [0] & (((!\addr_control|Equal6~0_combout ) # (!\addr_control|Equal9~0_combout )))) # (\addr_control|counter_op [0] & 
// (\addr_control|count_x_old [0])) ) ) ) # ( !\addr_control|Equal8~0_combout  & ( \addr_control|Add29~37_sumout  & ( (!\addr_control|counter_op [0]) # (\addr_control|count_x_old [0]) ) ) ) # ( \addr_control|Equal8~0_combout  & ( 
// !\addr_control|Add29~37_sumout  & ( (\addr_control|count_x_old [0] & \addr_control|counter_op [0]) ) ) ) # ( !\addr_control|Equal8~0_combout  & ( !\addr_control|Add29~37_sumout  & ( (\addr_control|count_x_old [0] & \addr_control|counter_op [0]) ) ) )

	.dataa(!\addr_control|count_x_old [0]),
	.datab(!\addr_control|counter_op [0]),
	.datac(!\addr_control|Equal6~0_combout ),
	.datad(!\addr_control|Equal9~0_combout ),
	.datae(!\addr_control|Equal8~0_combout ),
	.dataf(!\addr_control|Add29~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux51~0 .extended_lut = "off";
defparam \addr_control|Mux51~0 .lut_mask = 64'h11111111DDDDDDD1;
defparam \addr_control|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \addr_control|Add16~37 (
// Equation(s):
// \addr_control|Add16~37_sumout  = SUM(( \addr_control|count_x_old [0] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add16~38  = CARRY(( \addr_control|count_x_old [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add16~37_sumout ),
	.cout(\addr_control|Add16~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add16~37 .extended_lut = "off";
defparam \addr_control|Add16~37 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add16~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N0
cyclonev_lcell_comb \addr_control|Mux104~0 (
// Equation(s):
// \addr_control|Mux104~0_combout  = ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( (!\addr_control|counter_op [2] & (((!\addr_control|counter_op [0] & (\addr_control|Add16~37_sumout )) # (\addr_control|counter_op [0] & ((\addr_control|Add29~37_sumout 
// )))))) # (\addr_control|counter_op [2] & (\addr_control|count_x_old [0])) ) ) # ( \addr_control|counter_op[1]~DUPLICATE_q  & ( (!\addr_control|counter_op [2] & ((((\addr_control|Mux51~0_combout ))))) # (\addr_control|counter_op [2] & 
// ((!\addr_control|counter_op [0] & (((\addr_control|Add29~37_sumout )))) # (\addr_control|counter_op [0] & (\addr_control|count_x_old [0])))) ) )

	.dataa(!\addr_control|count_x_old [0]),
	.datab(!\addr_control|counter_op [0]),
	.datac(!\addr_control|Mux51~0_combout ),
	.datad(!\addr_control|counter_op [2]),
	.datae(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.dataf(!\addr_control|Add29~37_sumout ),
	.datag(!\addr_control|Add16~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux104~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux104~0 .extended_lut = "on";
defparam \addr_control|Mux104~0 .lut_mask = 64'h0C550F113F550FDD;
defparam \addr_control|Mux104~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \addr_control|Mux172~1 (
// Equation(s):
// \addr_control|Mux172~1_combout  = ( \addr_control|has_alg_on_exec~q  & ( (\addr_control|state [0] & \addr_control|count_x_old [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|count_x_old [0]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux172~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux172~1 .extended_lut = "off";
defparam \addr_control|Mux172~1 .lut_mask = 64'h00000000000F000F;
defparam \addr_control|Mux172~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N21
cyclonev_lcell_comb \addr_control|Decoder1~0 (
// Equation(s):
// \addr_control|Decoder1~0_combout  = ( \addr_control|counter_op [0] & ( (!\addr_control|counter_op[1]~DUPLICATE_q  & \addr_control|counter_op [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datad(!\addr_control|counter_op [2]),
	.datae(gnd),
	.dataf(!\addr_control|counter_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Decoder1~0 .extended_lut = "off";
defparam \addr_control|Decoder1~0 .lut_mask = 64'h0000000000F000F0;
defparam \addr_control|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N12
cyclonev_lcell_comb \addr_control|Mux172~0 (
// Equation(s):
// \addr_control|Mux172~0_combout  = ( \addr_control|Decoder1~0_combout  & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [0] & \addr_control|Add29~37_sumout ) ) ) ) # ( !\addr_control|Decoder1~0_combout  & ( \addr_control|has_alg_on_exec~q  & 
// ( (\addr_control|count_x_old [0] & !\addr_control|state [0]) ) ) ) # ( \addr_control|Decoder1~0_combout  & ( !\addr_control|has_alg_on_exec~q  & ( !\addr_control|state [0] ) ) ) # ( !\addr_control|Decoder1~0_combout  & ( !\addr_control|has_alg_on_exec~q  
// & ( !\addr_control|state [0] ) ) )

	.dataa(!\addr_control|count_x_old [0]),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|Add29~37_sumout ),
	.datad(gnd),
	.datae(!\addr_control|Decoder1~0_combout ),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux172~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux172~0 .extended_lut = "off";
defparam \addr_control|Mux172~0 .lut_mask = 64'hCCCCCCCC44440C0C;
defparam \addr_control|Mux172~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \addr_control|Mux172~2 (
// Equation(s):
// \addr_control|Mux172~2_combout  = ( \addr_control|Mux172~0_combout  & ( !\addr_control|state [1] ) ) # ( !\addr_control|Mux172~0_combout  & ( (\addr_control|Mux172~1_combout  & (!\addr_control|state [1] & ((!\addr_control|Equal6~1_combout ) # 
// (!\addr_control|Equal5~0_combout )))) ) )

	.dataa(!\addr_control|Mux172~1_combout ),
	.datab(!\addr_control|Equal6~1_combout ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\addr_control|Mux172~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux172~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux172~2 .extended_lut = "off";
defparam \addr_control|Mux172~2 .lut_mask = 64'h50405040F0F0F0F0;
defparam \addr_control|Mux172~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N15
cyclonev_lcell_comb \addr_control|Mux172~3 (
// Equation(s):
// \addr_control|Mux172~3_combout  = ( \addr_control|Mux172~2_combout  ) # ( !\addr_control|Mux172~2_combout  & ( (\addr_control|state [1] & (\addr_control|has_alg_on_exec~q  & (\addr_control|Mux104~0_combout  & !\addr_control|state [0]))) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|Mux104~0_combout ),
	.datad(!\addr_control|state [0]),
	.datae(gnd),
	.dataf(!\addr_control|Mux172~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux172~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux172~3 .extended_lut = "off";
defparam \addr_control|Mux172~3 .lut_mask = 64'h01000100FFFFFFFF;
defparam \addr_control|Mux172~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N21
cyclonev_lcell_comb \addr_control|Mux172~4 (
// Equation(s):
// \addr_control|Mux172~4_combout  = ( \addr_control|state [0] & ( (!\addr_control|state [1] & \addr_control|state [2]) ) ) # ( !\addr_control|state [0] & ( \addr_control|state [2] ) )

	.dataa(!\addr_control|state [1]),
	.datab(gnd),
	.datac(!\addr_control|state [2]),
	.datad(gnd),
	.datae(!\addr_control|state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux172~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux172~4 .extended_lut = "off";
defparam \addr_control|Mux172~4 .lut_mask = 64'h0F0F0A0A0F0F0A0A;
defparam \addr_control|Mux172~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N16
dffeas \addr_control|count_x_old[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux172~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [2]),
	.sload(gnd),
	.ena(\addr_control|Mux172~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_old [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_old[0] .is_wysiwyg = "true";
defparam \addr_control|count_x_old[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \addr_control|Add16~5 (
// Equation(s):
// \addr_control|Add16~5_sumout  = SUM(( \addr_control|count_x_old [1] ) + ( VCC ) + ( \addr_control|Add16~38  ))
// \addr_control|Add16~6  = CARRY(( \addr_control|count_x_old [1] ) + ( VCC ) + ( \addr_control|Add16~38  ))

	.dataa(!\addr_control|count_x_old [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add16~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add16~5_sumout ),
	.cout(\addr_control|Add16~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add16~5 .extended_lut = "off";
defparam \addr_control|Add16~5 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \addr_control|count_x_old[2]~6 (
// Equation(s):
// \addr_control|count_x_old[2]~6_combout  = ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|count_x_old[2]~5_combout  & ((\addr_control|state [1]) # (\addr_control|count_x_old[2]~4_combout ))) ) ) # ( !\addr_control|has_alg_on_exec~q  & ( 
// (\addr_control|count_x_old[2]~4_combout  & !\addr_control|count_x_old[2]~5_combout ) ) )

	.dataa(!\addr_control|count_x_old[2]~4_combout ),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|count_x_old[2]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[2]~6 .extended_lut = "off";
defparam \addr_control|count_x_old[2]~6 .lut_mask = 64'h5050505070707070;
defparam \addr_control|count_x_old[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \addr_control|Add29~5 (
// Equation(s):
// \addr_control|Add29~5_sumout  = SUM(( \addr_control|count_x_old [1] ) + ( GND ) + ( \addr_control|Add29~38  ))
// \addr_control|Add29~6  = CARRY(( \addr_control|count_x_old [1] ) + ( GND ) + ( \addr_control|Add29~38  ))

	.dataa(!\addr_control|count_x_old [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add29~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add29~5_sumout ),
	.cout(\addr_control|Add29~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add29~5 .extended_lut = "off";
defparam \addr_control|Add29~5 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add29~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \addr_control|Mux171~0 (
// Equation(s):
// \addr_control|Mux171~0_combout  = ( \addr_control|count_x_old[2]~6_combout  & ( \addr_control|Add29~5_sumout  & ( (\addr_control|Add16~5_sumout ) # (\addr_control|count_x_old[2]~8_combout ) ) ) ) # ( !\addr_control|count_x_old[2]~6_combout  & ( 
// \addr_control|Add29~5_sumout  & ( (\addr_control|count_x_old[2]~8_combout  & \addr_control|Add14~5_sumout ) ) ) ) # ( \addr_control|count_x_old[2]~6_combout  & ( !\addr_control|Add29~5_sumout  & ( (!\addr_control|count_x_old[2]~8_combout  & 
// \addr_control|Add16~5_sumout ) ) ) ) # ( !\addr_control|count_x_old[2]~6_combout  & ( !\addr_control|Add29~5_sumout  & ( (\addr_control|count_x_old[2]~8_combout  & \addr_control|Add14~5_sumout ) ) ) )

	.dataa(!\addr_control|count_x_old[2]~8_combout ),
	.datab(!\addr_control|Add14~5_sumout ),
	.datac(!\addr_control|Add16~5_sumout ),
	.datad(gnd),
	.datae(!\addr_control|count_x_old[2]~6_combout ),
	.dataf(!\addr_control|Add29~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux171~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux171~0 .extended_lut = "off";
defparam \addr_control|Mux171~0 .lut_mask = 64'h11110A0A11115F5F;
defparam \addr_control|Mux171~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \addr_control|count_x_old[2]~2 (
// Equation(s):
// \addr_control|count_x_old[2]~2_combout  = ( \addr_control|state [0] & ( \addr_control|counter_op[1]~DUPLICATE_q  & ( (!\addr_control|has_alg_on_exec~q  & !\addr_control|state [1]) ) ) ) # ( !\addr_control|state [0] & ( 
// \addr_control|counter_op[1]~DUPLICATE_q  & ( (!\addr_control|has_alg_on_exec~q ) # ((!\addr_control|counter_op [0] & \addr_control|state [1])) ) ) ) # ( \addr_control|state [0] & ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( (!\addr_control|state [1] & 
// ((!\addr_control|has_alg_on_exec~q ) # ((\addr_control|counter_op [0] & !\addr_control|counter_op [2])))) ) ) ) # ( !\addr_control|state [0] & ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( (!\addr_control|has_alg_on_exec~q ) # ((!\addr_control|state [1] 
// & (\addr_control|counter_op [0] & \addr_control|counter_op [2])) # (\addr_control|state [1] & ((!\addr_control|counter_op [2])))) ) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|counter_op [2]),
	.datae(!\addr_control|state [0]),
	.dataf(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[2]~2 .extended_lut = "off";
defparam \addr_control|count_x_old[2]~2 .lut_mask = 64'hCFDCD0C0CECEC0C0;
defparam \addr_control|count_x_old[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N45
cyclonev_lcell_comb \addr_control|count_x_old[2]~3 (
// Equation(s):
// \addr_control|count_x_old[2]~3_combout  = (\addr_control|state [2] & \addr_control|count_x_old[2]~2_combout )

	.dataa(!\addr_control|state [2]),
	.datab(gnd),
	.datac(!\addr_control|count_x_old[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[2]~3 .extended_lut = "off";
defparam \addr_control|count_x_old[2]~3 .lut_mask = 64'h0505050505050505;
defparam \addr_control|count_x_old[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N55
dffeas \addr_control|count_x_old[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux171~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_old[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_old [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_old[1] .is_wysiwyg = "true";
defparam \addr_control|count_x_old[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \addr_control|Add29~9 (
// Equation(s):
// \addr_control|Add29~9_sumout  = SUM(( \addr_control|count_x_old [2] ) + ( GND ) + ( \addr_control|Add29~6  ))
// \addr_control|Add29~10  = CARRY(( \addr_control|count_x_old [2] ) + ( GND ) + ( \addr_control|Add29~6  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_old [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add29~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add29~9_sumout ),
	.cout(\addr_control|Add29~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add29~9 .extended_lut = "off";
defparam \addr_control|Add29~9 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N3
cyclonev_lcell_comb \addr_control|Add14~9 (
// Equation(s):
// \addr_control|Add14~9_sumout  = SUM(( \addr_control|count_x_old [2] ) + ( GND ) + ( \addr_control|Add14~6  ))
// \addr_control|Add14~10  = CARRY(( \addr_control|count_x_old [2] ) + ( GND ) + ( \addr_control|Add14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add14~9_sumout ),
	.cout(\addr_control|Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add14~9 .extended_lut = "off";
defparam \addr_control|Add14~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \addr_control|Add16~9 (
// Equation(s):
// \addr_control|Add16~9_sumout  = SUM(( \addr_control|count_x_old [2] ) + ( VCC ) + ( \addr_control|Add16~6  ))
// \addr_control|Add16~10  = CARRY(( \addr_control|count_x_old [2] ) + ( VCC ) + ( \addr_control|Add16~6  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_old [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add16~9_sumout ),
	.cout(\addr_control|Add16~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add16~9 .extended_lut = "off";
defparam \addr_control|Add16~9 .lut_mask = 64'h0000000000003333;
defparam \addr_control|Add16~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \addr_control|Mux170~0 (
// Equation(s):
// \addr_control|Mux170~0_combout  = ( \addr_control|count_x_old[2]~6_combout  & ( (!\addr_control|count_x_old[2]~8_combout  & ((\addr_control|Add16~9_sumout ))) # (\addr_control|count_x_old[2]~8_combout  & (\addr_control|Add29~9_sumout )) ) ) # ( 
// !\addr_control|count_x_old[2]~6_combout  & ( (\addr_control|count_x_old[2]~8_combout  & \addr_control|Add14~9_sumout ) ) )

	.dataa(!\addr_control|count_x_old[2]~8_combout ),
	.datab(!\addr_control|Add29~9_sumout ),
	.datac(!\addr_control|Add14~9_sumout ),
	.datad(!\addr_control|Add16~9_sumout ),
	.datae(!\addr_control|count_x_old[2]~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux170~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux170~0 .extended_lut = "off";
defparam \addr_control|Mux170~0 .lut_mask = 64'h050511BB050511BB;
defparam \addr_control|Mux170~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N4
dffeas \addr_control|count_x_old[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux170~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_old[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_old [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_old[2] .is_wysiwyg = "true";
defparam \addr_control|count_x_old[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \addr_control|Add29~13 (
// Equation(s):
// \addr_control|Add29~13_sumout  = SUM(( \addr_control|count_x_old [3] ) + ( GND ) + ( \addr_control|Add29~10  ))
// \addr_control|Add29~14  = CARRY(( \addr_control|count_x_old [3] ) + ( GND ) + ( \addr_control|Add29~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add29~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add29~13_sumout ),
	.cout(\addr_control|Add29~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add29~13 .extended_lut = "off";
defparam \addr_control|Add29~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add29~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \addr_control|count_x_old[6]~0 (
// Equation(s):
// \addr_control|count_x_old[6]~0_combout  = ( \addr_control|state [1] & ( \addr_control|counter_op[1]~DUPLICATE_q  & ( (\addr_control|has_alg_on_exec~q  & ((\addr_control|Equal8~1_combout ) # (\addr_control|counter_op [2]))) ) ) ) # ( !\addr_control|state 
// [1] & ( \addr_control|counter_op[1]~DUPLICATE_q  & ( \addr_control|has_alg_on_exec~q  ) ) ) # ( \addr_control|state [1] & ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( (\addr_control|has_alg_on_exec~q  & ((\addr_control|counter_op [2]) # 
// (\addr_control|counter_op [0]))) ) ) ) # ( !\addr_control|state [1] & ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( \addr_control|has_alg_on_exec~q  ) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|has_alg_on_exec~q ),
	.datad(!\addr_control|Equal8~1_combout ),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[6]~0 .extended_lut = "off";
defparam \addr_control|count_x_old[6]~0 .lut_mask = 64'h0F0F07070F0F030F;
defparam \addr_control|count_x_old[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \addr_control|count_x_old[6]~1 (
// Equation(s):
// \addr_control|count_x_old[6]~1_combout  = ( \addr_control|count_x_old[6]~0_combout  & ( ((!\addr_control|state [0] & (\addr_control|Equal3~3_combout )) # (\addr_control|state [0] & ((!\addr_control|Equal6~1_combout )))) # (\addr_control|state [1]) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|Equal3~3_combout ),
	.datac(!\addr_control|Equal6~1_combout ),
	.datad(!\addr_control|state [1]),
	.datae(gnd),
	.dataf(!\addr_control|count_x_old[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[6]~1 .extended_lut = "off";
defparam \addr_control|count_x_old[6]~1 .lut_mask = 64'h0000000072FF72FF;
defparam \addr_control|count_x_old[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N6
cyclonev_lcell_comb \addr_control|Add14~13 (
// Equation(s):
// \addr_control|Add14~13_sumout  = SUM(( \addr_control|count_x_old [3] ) + ( GND ) + ( \addr_control|Add14~10  ))
// \addr_control|Add14~14  = CARRY(( \addr_control|count_x_old [3] ) + ( GND ) + ( \addr_control|Add14~10  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_old [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add14~13_sumout ),
	.cout(\addr_control|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add14~13 .extended_lut = "off";
defparam \addr_control|Add14~13 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \addr_control|Add16~13 (
// Equation(s):
// \addr_control|Add16~13_sumout  = SUM(( \addr_control|count_x_old [3] ) + ( VCC ) + ( \addr_control|Add16~10  ))
// \addr_control|Add16~14  = CARRY(( \addr_control|count_x_old [3] ) + ( VCC ) + ( \addr_control|Add16~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add16~13_sumout ),
	.cout(\addr_control|Add16~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add16~13 .extended_lut = "off";
defparam \addr_control|Add16~13 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add16~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \addr_control|Mux169~0 (
// Equation(s):
// \addr_control|Mux169~0_combout  = ( \addr_control|Add16~13_sumout  & ( \addr_control|count_x_old[6]~11_combout  & ( (\addr_control|count_x_old[6]~1_combout  & \addr_control|Add14~13_sumout ) ) ) ) # ( !\addr_control|Add16~13_sumout  & ( 
// \addr_control|count_x_old[6]~11_combout  & ( (\addr_control|count_x_old[6]~1_combout  & \addr_control|Add14~13_sumout ) ) ) ) # ( \addr_control|Add16~13_sumout  & ( !\addr_control|count_x_old[6]~11_combout  & ( (!\addr_control|count_x_old[6]~1_combout ) # 
// (\addr_control|Add29~13_sumout ) ) ) ) # ( !\addr_control|Add16~13_sumout  & ( !\addr_control|count_x_old[6]~11_combout  & ( (\addr_control|Add29~13_sumout  & \addr_control|count_x_old[6]~1_combout ) ) ) )

	.dataa(!\addr_control|Add29~13_sumout ),
	.datab(gnd),
	.datac(!\addr_control|count_x_old[6]~1_combout ),
	.datad(!\addr_control|Add14~13_sumout ),
	.datae(!\addr_control|Add16~13_sumout ),
	.dataf(!\addr_control|count_x_old[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux169~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux169~0 .extended_lut = "off";
defparam \addr_control|Mux169~0 .lut_mask = 64'h0505F5F5000F000F;
defparam \addr_control|Mux169~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N34
dffeas \addr_control|count_x_old[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux169~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_old[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_old [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_old[3] .is_wysiwyg = "true";
defparam \addr_control|count_x_old[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \addr_control|Add29~17 (
// Equation(s):
// \addr_control|Add29~17_sumout  = SUM(( \addr_control|count_x_old [4] ) + ( GND ) + ( \addr_control|Add29~14  ))
// \addr_control|Add29~18  = CARRY(( \addr_control|count_x_old [4] ) + ( GND ) + ( \addr_control|Add29~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add29~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add29~17_sumout ),
	.cout(\addr_control|Add29~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add29~17 .extended_lut = "off";
defparam \addr_control|Add29~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add29~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \addr_control|Add29~21 (
// Equation(s):
// \addr_control|Add29~21_sumout  = SUM(( \addr_control|count_x_old [5] ) + ( GND ) + ( \addr_control|Add29~18  ))
// \addr_control|Add29~22  = CARRY(( \addr_control|count_x_old [5] ) + ( GND ) + ( \addr_control|Add29~18  ))

	.dataa(!\addr_control|count_x_old [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add29~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add29~21_sumout ),
	.cout(\addr_control|Add29~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add29~21 .extended_lut = "off";
defparam \addr_control|Add29~21 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add29~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N9
cyclonev_lcell_comb \addr_control|Add14~17 (
// Equation(s):
// \addr_control|Add14~17_sumout  = SUM(( \addr_control|count_x_old [4] ) + ( GND ) + ( \addr_control|Add14~14  ))
// \addr_control|Add14~18  = CARRY(( \addr_control|count_x_old [4] ) + ( GND ) + ( \addr_control|Add14~14  ))

	.dataa(!\addr_control|count_x_old [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add14~17_sumout ),
	.cout(\addr_control|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add14~17 .extended_lut = "off";
defparam \addr_control|Add14~17 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N12
cyclonev_lcell_comb \addr_control|Add14~21 (
// Equation(s):
// \addr_control|Add14~21_sumout  = SUM(( \addr_control|count_x_old [5] ) + ( GND ) + ( \addr_control|Add14~18  ))
// \addr_control|Add14~22  = CARRY(( \addr_control|count_x_old [5] ) + ( GND ) + ( \addr_control|Add14~18  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_old [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add14~21_sumout ),
	.cout(\addr_control|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add14~21 .extended_lut = "off";
defparam \addr_control|Add14~21 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \addr_control|Add16~17 (
// Equation(s):
// \addr_control|Add16~17_sumout  = SUM(( \addr_control|count_x_old [4] ) + ( VCC ) + ( \addr_control|Add16~14  ))
// \addr_control|Add16~18  = CARRY(( \addr_control|count_x_old [4] ) + ( VCC ) + ( \addr_control|Add16~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add16~17_sumout ),
	.cout(\addr_control|Add16~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add16~17 .extended_lut = "off";
defparam \addr_control|Add16~17 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add16~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \addr_control|Add16~21 (
// Equation(s):
// \addr_control|Add16~21_sumout  = SUM(( \addr_control|count_x_old [5] ) + ( VCC ) + ( \addr_control|Add16~18  ))
// \addr_control|Add16~22  = CARRY(( \addr_control|count_x_old [5] ) + ( VCC ) + ( \addr_control|Add16~18  ))

	.dataa(!\addr_control|count_x_old [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add16~21_sumout ),
	.cout(\addr_control|Add16~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add16~21 .extended_lut = "off";
defparam \addr_control|Add16~21 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add16~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \addr_control|Mux167~0 (
// Equation(s):
// \addr_control|Mux167~0_combout  = ( \addr_control|Add16~21_sumout  & ( \addr_control|count_x_old[6]~11_combout  & ( (\addr_control|count_x_old[6]~1_combout  & \addr_control|Add14~21_sumout ) ) ) ) # ( !\addr_control|Add16~21_sumout  & ( 
// \addr_control|count_x_old[6]~11_combout  & ( (\addr_control|count_x_old[6]~1_combout  & \addr_control|Add14~21_sumout ) ) ) ) # ( \addr_control|Add16~21_sumout  & ( !\addr_control|count_x_old[6]~11_combout  & ( (!\addr_control|count_x_old[6]~1_combout ) # 
// (\addr_control|Add29~21_sumout ) ) ) ) # ( !\addr_control|Add16~21_sumout  & ( !\addr_control|count_x_old[6]~11_combout  & ( (\addr_control|Add29~21_sumout  & \addr_control|count_x_old[6]~1_combout ) ) ) )

	.dataa(!\addr_control|Add29~21_sumout ),
	.datab(gnd),
	.datac(!\addr_control|count_x_old[6]~1_combout ),
	.datad(!\addr_control|Add14~21_sumout ),
	.datae(!\addr_control|Add16~21_sumout ),
	.dataf(!\addr_control|count_x_old[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux167~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux167~0 .extended_lut = "off";
defparam \addr_control|Mux167~0 .lut_mask = 64'h0505F5F5000F000F;
defparam \addr_control|Mux167~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N46
dffeas \addr_control|count_x_old[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux167~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_old[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_old [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_old[5] .is_wysiwyg = "true";
defparam \addr_control|count_x_old[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \addr_control|Add16~1 (
// Equation(s):
// \addr_control|Add16~1_sumout  = SUM(( \addr_control|count_x_old [6] ) + ( VCC ) + ( \addr_control|Add16~22  ))
// \addr_control|Add16~2  = CARRY(( \addr_control|count_x_old [6] ) + ( VCC ) + ( \addr_control|Add16~22  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_old [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add16~1_sumout ),
	.cout(\addr_control|Add16~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add16~1 .extended_lut = "off";
defparam \addr_control|Add16~1 .lut_mask = 64'h0000000000003333;
defparam \addr_control|Add16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N15
cyclonev_lcell_comb \addr_control|Add14~1 (
// Equation(s):
// \addr_control|Add14~1_sumout  = SUM(( \addr_control|count_x_old [6] ) + ( GND ) + ( \addr_control|Add14~22  ))
// \addr_control|Add14~2  = CARRY(( \addr_control|count_x_old [6] ) + ( GND ) + ( \addr_control|Add14~22  ))

	.dataa(!\addr_control|count_x_old [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add14~1_sumout ),
	.cout(\addr_control|Add14~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add14~1 .extended_lut = "off";
defparam \addr_control|Add14~1 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \addr_control|Add29~1 (
// Equation(s):
// \addr_control|Add29~1_sumout  = SUM(( \addr_control|count_x_old [6] ) + ( GND ) + ( \addr_control|Add29~22  ))
// \addr_control|Add29~2  = CARRY(( \addr_control|count_x_old [6] ) + ( GND ) + ( \addr_control|Add29~22  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_old [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add29~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add29~1_sumout ),
	.cout(\addr_control|Add29~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add29~1 .extended_lut = "off";
defparam \addr_control|Add29~1 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \addr_control|Mux166~0 (
// Equation(s):
// \addr_control|Mux166~0_combout  = ( \addr_control|Add29~1_sumout  & ( \addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout ) # (\addr_control|Add14~1_sumout ) ) ) ) # ( !\addr_control|Add29~1_sumout  & ( 
// \addr_control|count_x_old[6]~1_combout  & ( (\addr_control|count_x_old[6]~11_combout  & \addr_control|Add14~1_sumout ) ) ) ) # ( \addr_control|Add29~1_sumout  & ( !\addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout  & 
// (\addr_control|Add16~1_sumout )) # (\addr_control|count_x_old[6]~11_combout  & ((\addr_control|offset[12]~0_combout ))) ) ) ) # ( !\addr_control|Add29~1_sumout  & ( !\addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout  & 
// (\addr_control|Add16~1_sumout )) # (\addr_control|count_x_old[6]~11_combout  & ((\addr_control|offset[12]~0_combout ))) ) ) )

	.dataa(!\addr_control|count_x_old[6]~11_combout ),
	.datab(!\addr_control|Add16~1_sumout ),
	.datac(!\addr_control|offset[12]~0_combout ),
	.datad(!\addr_control|Add14~1_sumout ),
	.datae(!\addr_control|Add29~1_sumout ),
	.dataf(!\addr_control|count_x_old[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux166~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux166~0 .extended_lut = "off";
defparam \addr_control|Mux166~0 .lut_mask = 64'h272727270055AAFF;
defparam \addr_control|Mux166~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N49
dffeas \addr_control|count_x_old[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux166~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_old[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_old [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_old[6] .is_wysiwyg = "true";
defparam \addr_control|count_x_old[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N18
cyclonev_lcell_comb \addr_control|Add14~25 (
// Equation(s):
// \addr_control|Add14~25_sumout  = SUM(( \addr_control|count_x_old [7] ) + ( GND ) + ( \addr_control|Add14~2  ))
// \addr_control|Add14~26  = CARRY(( \addr_control|count_x_old [7] ) + ( GND ) + ( \addr_control|Add14~2  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_old [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add14~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add14~25_sumout ),
	.cout(\addr_control|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add14~25 .extended_lut = "off";
defparam \addr_control|Add14~25 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \addr_control|Add29~25 (
// Equation(s):
// \addr_control|Add29~25_sumout  = SUM(( \addr_control|count_x_old [7] ) + ( GND ) + ( \addr_control|Add29~2  ))
// \addr_control|Add29~26  = CARRY(( \addr_control|count_x_old [7] ) + ( GND ) + ( \addr_control|Add29~2  ))

	.dataa(!\addr_control|count_x_old [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add29~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add29~25_sumout ),
	.cout(\addr_control|Add29~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add29~25 .extended_lut = "off";
defparam \addr_control|Add29~25 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add29~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \addr_control|Add16~25 (
// Equation(s):
// \addr_control|Add16~25_sumout  = SUM(( \addr_control|count_x_old [7] ) + ( VCC ) + ( \addr_control|Add16~2  ))
// \addr_control|Add16~26  = CARRY(( \addr_control|count_x_old [7] ) + ( VCC ) + ( \addr_control|Add16~2  ))

	.dataa(!\addr_control|count_x_old [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add16~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add16~25_sumout ),
	.cout(\addr_control|Add16~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add16~25 .extended_lut = "off";
defparam \addr_control|Add16~25 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add16~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \addr_control|Mux165~0 (
// Equation(s):
// \addr_control|Mux165~0_combout  = ( \addr_control|Add16~25_sumout  & ( \addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout  & ((\addr_control|Add29~25_sumout ))) # (\addr_control|count_x_old[6]~11_combout  & 
// (\addr_control|Add14~25_sumout )) ) ) ) # ( !\addr_control|Add16~25_sumout  & ( \addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout  & ((\addr_control|Add29~25_sumout ))) # (\addr_control|count_x_old[6]~11_combout  & 
// (\addr_control|Add14~25_sumout )) ) ) ) # ( \addr_control|Add16~25_sumout  & ( !\addr_control|count_x_old[6]~1_combout  & ( !\addr_control|count_x_old[6]~11_combout  ) ) )

	.dataa(!\addr_control|count_x_old[6]~11_combout ),
	.datab(!\addr_control|Add14~25_sumout ),
	.datac(!\addr_control|Add29~25_sumout ),
	.datad(gnd),
	.datae(!\addr_control|Add16~25_sumout ),
	.dataf(!\addr_control|count_x_old[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux165~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux165~0 .extended_lut = "off";
defparam \addr_control|Mux165~0 .lut_mask = 64'h0000AAAA1B1B1B1B;
defparam \addr_control|Mux165~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N37
dffeas \addr_control|count_x_old[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux165~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_old[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_old [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_old[7] .is_wysiwyg = "true";
defparam \addr_control|count_x_old[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N21
cyclonev_lcell_comb \addr_control|Add14~29 (
// Equation(s):
// \addr_control|Add14~29_sumout  = SUM(( \addr_control|count_x_old [8] ) + ( GND ) + ( \addr_control|Add14~26  ))
// \addr_control|Add14~30  = CARRY(( \addr_control|count_x_old [8] ) + ( GND ) + ( \addr_control|Add14~26  ))

	.dataa(!\addr_control|count_x_old [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add14~29_sumout ),
	.cout(\addr_control|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add14~29 .extended_lut = "off";
defparam \addr_control|Add14~29 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \addr_control|Add16~29 (
// Equation(s):
// \addr_control|Add16~29_sumout  = SUM(( \addr_control|count_x_old [8] ) + ( VCC ) + ( \addr_control|Add16~26  ))
// \addr_control|Add16~30  = CARRY(( \addr_control|count_x_old [8] ) + ( VCC ) + ( \addr_control|Add16~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add16~29_sumout ),
	.cout(\addr_control|Add16~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add16~29 .extended_lut = "off";
defparam \addr_control|Add16~29 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add16~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \addr_control|Add29~29 (
// Equation(s):
// \addr_control|Add29~29_sumout  = SUM(( \addr_control|count_x_old [8] ) + ( GND ) + ( \addr_control|Add29~26  ))
// \addr_control|Add29~30  = CARRY(( \addr_control|count_x_old [8] ) + ( GND ) + ( \addr_control|Add29~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add29~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add29~29_sumout ),
	.cout(\addr_control|Add29~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add29~29 .extended_lut = "off";
defparam \addr_control|Add29~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add29~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \addr_control|Mux164~0 (
// Equation(s):
// \addr_control|Mux164~0_combout  = ( \addr_control|Add29~29_sumout  & ( \addr_control|count_x_old[6]~11_combout  & ( (\addr_control|Add14~29_sumout  & \addr_control|count_x_old[6]~1_combout ) ) ) ) # ( !\addr_control|Add29~29_sumout  & ( 
// \addr_control|count_x_old[6]~11_combout  & ( (\addr_control|Add14~29_sumout  & \addr_control|count_x_old[6]~1_combout ) ) ) ) # ( \addr_control|Add29~29_sumout  & ( !\addr_control|count_x_old[6]~11_combout  & ( (\addr_control|Add16~29_sumout ) # 
// (\addr_control|count_x_old[6]~1_combout ) ) ) ) # ( !\addr_control|Add29~29_sumout  & ( !\addr_control|count_x_old[6]~11_combout  & ( (!\addr_control|count_x_old[6]~1_combout  & \addr_control|Add16~29_sumout ) ) ) )

	.dataa(!\addr_control|Add14~29_sumout ),
	.datab(!\addr_control|count_x_old[6]~1_combout ),
	.datac(!\addr_control|Add16~29_sumout ),
	.datad(gnd),
	.datae(!\addr_control|Add29~29_sumout ),
	.dataf(!\addr_control|count_x_old[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux164~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux164~0 .extended_lut = "off";
defparam \addr_control|Mux164~0 .lut_mask = 64'h0C0C3F3F11111111;
defparam \addr_control|Mux164~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N22
dffeas \addr_control|count_x_old[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux164~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_old[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_old [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_old[8] .is_wysiwyg = "true";
defparam \addr_control|count_x_old[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \addr_control|Add14~33 (
// Equation(s):
// \addr_control|Add14~33_sumout  = SUM(( \addr_control|count_x_old [9] ) + ( GND ) + ( \addr_control|Add14~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add14~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add14~33 .extended_lut = "off";
defparam \addr_control|Add14~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \addr_control|Add16~33 (
// Equation(s):
// \addr_control|Add16~33_sumout  = SUM(( \addr_control|count_x_old [9] ) + ( VCC ) + ( \addr_control|Add16~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add16~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add16~33 .extended_lut = "off";
defparam \addr_control|Add16~33 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add16~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \addr_control|Add29~33 (
// Equation(s):
// \addr_control|Add29~33_sumout  = SUM(( \addr_control|count_x_old [9] ) + ( GND ) + ( \addr_control|Add29~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add29~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add29~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add29~33 .extended_lut = "off";
defparam \addr_control|Add29~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add29~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \addr_control|Mux163~0 (
// Equation(s):
// \addr_control|Mux163~0_combout  = ( \addr_control|Add29~33_sumout  & ( \addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout ) # (\addr_control|Add14~33_sumout ) ) ) ) # ( !\addr_control|Add29~33_sumout  & ( 
// \addr_control|count_x_old[6]~1_combout  & ( (\addr_control|count_x_old[6]~11_combout  & \addr_control|Add14~33_sumout ) ) ) ) # ( \addr_control|Add29~33_sumout  & ( !\addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout  & 
// \addr_control|Add16~33_sumout ) ) ) ) # ( !\addr_control|Add29~33_sumout  & ( !\addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout  & \addr_control|Add16~33_sumout ) ) ) )

	.dataa(!\addr_control|count_x_old[6]~11_combout ),
	.datab(!\addr_control|Add14~33_sumout ),
	.datac(!\addr_control|Add16~33_sumout ),
	.datad(gnd),
	.datae(!\addr_control|Add29~33_sumout ),
	.dataf(!\addr_control|count_x_old[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux163~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux163~0 .extended_lut = "off";
defparam \addr_control|Mux163~0 .lut_mask = 64'h0A0A0A0A1111BBBB;
defparam \addr_control|Mux163~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N25
dffeas \addr_control|count_x_old[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux163~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_old[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_old [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_old[9] .is_wysiwyg = "true";
defparam \addr_control|count_x_old[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N39
cyclonev_lcell_comb \addr_control|Equal3~2 (
// Equation(s):
// \addr_control|Equal3~2_combout  = ( \addr_control|count_x_old [7] & ( !\addr_control|count_x_old [9] & ( !\addr_control|count_x_old [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [8]),
	.datad(gnd),
	.datae(!\addr_control|count_x_old [7]),
	.dataf(!\addr_control|count_x_old [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal3~2 .extended_lut = "off";
defparam \addr_control|Equal3~2 .lut_mask = 64'h0000F0F000000000;
defparam \addr_control|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N48
cyclonev_lcell_comb \addr_control|Equal3~3 (
// Equation(s):
// \addr_control|Equal3~3_combout  = ( \addr_control|count_x_old [6] & ( (!\addr_control|Equal3~0_combout ) # ((!\addr_control|Equal3~2_combout ) # (!\addr_control|count_x_old [0])) ) ) # ( !\addr_control|count_x_old [6] )

	.dataa(!\addr_control|Equal3~0_combout ),
	.datab(!\addr_control|Equal3~2_combout ),
	.datac(!\addr_control|count_x_old [0]),
	.datad(gnd),
	.datae(!\addr_control|count_x_old [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal3~3 .extended_lut = "off";
defparam \addr_control|Equal3~3 .lut_mask = 64'hFFFFFEFEFFFFFEFE;
defparam \addr_control|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \addr_control|count_x_old[6]~11 (
// Equation(s):
// \addr_control|count_x_old[6]~11_combout  = ( !\addr_control|state [1] & ( (!\addr_control|has_alg_on_exec~q ) # ((((!\addr_control|Equal3~3_combout )) # (\addr_control|state [0]))) ) ) # ( \addr_control|state [1] & ( (!\addr_control|has_alg_on_exec~q ) # 
// ((!\addr_control|counter_op [2] & (!\addr_control|Equal8~1_combout  & ((\addr_control|counter_op[1]~DUPLICATE_q ))))) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|Equal8~1_combout ),
	.datad(!\addr_control|Equal3~3_combout ),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datag(!\addr_control|state [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[6]~11 .extended_lut = "on";
defparam \addr_control|count_x_old[6]~11 .lut_mask = 64'hFFAFAAAAFFAFEAEA;
defparam \addr_control|count_x_old[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \addr_control|Mux168~0 (
// Equation(s):
// \addr_control|Mux168~0_combout  = ( \addr_control|Add29~17_sumout  & ( \addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout ) # (\addr_control|Add14~17_sumout ) ) ) ) # ( !\addr_control|Add29~17_sumout  & ( 
// \addr_control|count_x_old[6]~1_combout  & ( (\addr_control|count_x_old[6]~11_combout  & \addr_control|Add14~17_sumout ) ) ) ) # ( \addr_control|Add29~17_sumout  & ( !\addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout  & 
// (\addr_control|Add16~17_sumout )) # (\addr_control|count_x_old[6]~11_combout  & ((\addr_control|offset[12]~0_combout ))) ) ) ) # ( !\addr_control|Add29~17_sumout  & ( !\addr_control|count_x_old[6]~1_combout  & ( (!\addr_control|count_x_old[6]~11_combout  
// & (\addr_control|Add16~17_sumout )) # (\addr_control|count_x_old[6]~11_combout  & ((\addr_control|offset[12]~0_combout ))) ) ) )

	.dataa(!\addr_control|count_x_old[6]~11_combout ),
	.datab(!\addr_control|Add16~17_sumout ),
	.datac(!\addr_control|offset[12]~0_combout ),
	.datad(!\addr_control|Add14~17_sumout ),
	.datae(!\addr_control|Add29~17_sumout ),
	.dataf(!\addr_control|count_x_old[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux168~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux168~0 .extended_lut = "off";
defparam \addr_control|Mux168~0 .lut_mask = 64'h272727270055AAFF;
defparam \addr_control|Mux168~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N13
dffeas \addr_control|count_x_old[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux168~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|count_x_old[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_x_old [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_x_old[4] .is_wysiwyg = "true";
defparam \addr_control|count_x_old[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \addr_control|Equal3~0 (
// Equation(s):
// \addr_control|Equal3~0_combout  = ( \addr_control|count_x_old [3] & ( \addr_control|count_x_old [1] & ( (!\addr_control|count_x_old [4] & (\addr_control|count_x_old [2] & \addr_control|count_x_old [5])) ) ) )

	.dataa(gnd),
	.datab(!\addr_control|count_x_old [4]),
	.datac(!\addr_control|count_x_old [2]),
	.datad(!\addr_control|count_x_old [5]),
	.datae(!\addr_control|count_x_old [3]),
	.dataf(!\addr_control|count_x_old [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal3~0 .extended_lut = "off";
defparam \addr_control|Equal3~0 .lut_mask = 64'h000000000000000C;
defparam \addr_control|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N51
cyclonev_lcell_comb \addr_control|Equal3~1 (
// Equation(s):
// \addr_control|Equal3~1_combout  = ( \addr_control|count_x_old [7] & ( \addr_control|count_x_old [0] & ( (!\addr_control|count_x_old [9] & !\addr_control|count_x_old [8]) ) ) )

	.dataa(!\addr_control|count_x_old [9]),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [8]),
	.datad(gnd),
	.datae(!\addr_control|count_x_old [7]),
	.dataf(!\addr_control|count_x_old [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal3~1 .extended_lut = "off";
defparam \addr_control|Equal3~1 .lut_mask = 64'h000000000000A0A0;
defparam \addr_control|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N42
cyclonev_lcell_comb \addr_control|addr_out[0]~4 (
// Equation(s):
// \addr_control|addr_out[0]~4_combout  = ( \addr_control|count_x_old [6] & ( \addr_control|Equal3~1_combout  & ( (!\addr_control|state [1] & (((!\addr_control|state [0] & \addr_control|Equal3~0_combout )))) # (\addr_control|state [1] & 
// (!\addr_control|has_alg_on_exec~q )) ) ) ) # ( !\addr_control|count_x_old [6] & ( \addr_control|Equal3~1_combout  & ( (!\addr_control|has_alg_on_exec~q  & \addr_control|state [1]) ) ) ) # ( \addr_control|count_x_old [6] & ( !\addr_control|Equal3~1_combout 
//  & ( (!\addr_control|has_alg_on_exec~q  & \addr_control|state [1]) ) ) ) # ( !\addr_control|count_x_old [6] & ( !\addr_control|Equal3~1_combout  & ( (!\addr_control|has_alg_on_exec~q  & \addr_control|state [1]) ) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|Equal3~0_combout ),
	.datad(!\addr_control|state [1]),
	.datae(!\addr_control|count_x_old [6]),
	.dataf(!\addr_control|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~4 .extended_lut = "off";
defparam \addr_control|addr_out[0]~4 .lut_mask = 64'h00AA00AA00AA0CAA;
defparam \addr_control|addr_out[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N18
cyclonev_lcell_comb \addr_control|addr_out[0]~5 (
// Equation(s):
// \addr_control|addr_out[0]~5_combout  = ( \addr_control|addr_out[0]~3_combout  & ( ((!\addr_control|state [2] & (\addr_control|state [1])) # (\addr_control|state [2] & ((!\addr_control|addr_out[0]~4_combout )))) # (\addr_control|addr_out[0]~2_combout ) ) ) 
// # ( !\addr_control|addr_out[0]~3_combout  & ( ((!\addr_control|state [2]) # (!\addr_control|addr_out[0]~4_combout )) # (\addr_control|addr_out[0]~2_combout ) ) )

	.dataa(!\addr_control|addr_out[0]~2_combout ),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|addr_out[0]~4_combout ),
	.datae(!\addr_control|addr_out[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~5 .extended_lut = "off";
defparam \addr_control|addr_out[0]~5 .lut_mask = 64'hFFDD7F5DFFDD7F5D;
defparam \addr_control|addr_out[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N15
cyclonev_lcell_comb \addr_control|addr_out[0]~6 (
// Equation(s):
// \addr_control|addr_out[0]~6_combout  = ( !\addr_control|addr_out[0]~3_combout  & ( \addr_control|addr_out[0]~5_combout  & ( !\addr_control|state [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|state [2]),
	.datad(gnd),
	.datae(!\addr_control|addr_out[0]~3_combout ),
	.dataf(!\addr_control|addr_out[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~6 .extended_lut = "off";
defparam \addr_control|addr_out[0]~6 .lut_mask = 64'h00000000F0F00000;
defparam \addr_control|addr_out[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \MEM_ADDR[0]~input (
	.i(MEM_ADDR[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[0]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[0]~input .bus_hold = "false";
defparam \MEM_ADDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \addr_base[0]~feeder (
// Equation(s):
// \addr_base[0]~feeder_combout  = ( \MEM_ADDR[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM_ADDR[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_base[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_base[0]~feeder .extended_lut = "off";
defparam \addr_base[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_base[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N59
dffeas \addr_base[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_base[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[0] .is_wysiwyg = "true";
defparam \addr_base[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \addr_to_memory_control[0]~0 (
// Equation(s):
// \addr_to_memory_control[0]~0_combout  = ( last_instruction[0] & ( (!last_instruction[2] & (!last_instruction[1] & \uc_state.READ_AND_WRITE~q )) ) ) # ( !last_instruction[0] & ( (!last_instruction[2] & (last_instruction[1] & \uc_state.READ_AND_WRITE~q )) ) 
// )

	.dataa(gnd),
	.datab(!last_instruction[2]),
	.datac(!last_instruction[1]),
	.datad(!\uc_state.READ_AND_WRITE~q ),
	.datae(gnd),
	.dataf(!last_instruction[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_to_memory_control[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_to_memory_control[0]~0 .extended_lut = "off";
defparam \addr_to_memory_control[0]~0 .lut_mask = 64'h000C000C00C000C0;
defparam \addr_to_memory_control[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N59
dffeas \addr_to_memory_control[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[0] .is_wysiwyg = "true";
defparam \addr_to_memory_control[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N24
cyclonev_lcell_comb \addr_control|Mux162~1 (
// Equation(s):
// \addr_control|Mux162~1_combout  = ( !\addr_control|state [2] & ( (\addr_control|addr_out[0]~3_combout  & (\addr_control|addr_out[0]~5_combout  & (\addr_control|count_x_new[1]~DUPLICATE_q ))) ) ) # ( \addr_control|state [2] & ( 
// ((!\addr_control|addr_out[0]~5_combout  & (!\addr_control|has_alg_on_exec~q  & ((\addr_control|state [1])))) # (\addr_control|addr_out[0]~5_combout  & (((!\addr_control|has_alg_on_exec~q  & \addr_control|state [1])) # (\addr_control|count_x_old [0])))) ) 
// )

	.dataa(!\addr_control|addr_out[0]~3_combout ),
	.datab(!\addr_control|addr_out[0]~5_combout ),
	.datac(!\addr_control|has_alg_on_exec~q ),
	.datad(!\addr_control|count_x_old [0]),
	.datae(!\addr_control|state [2]),
	.dataf(!\addr_control|state [1]),
	.datag(!\addr_control|count_x_new[1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux162~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux162~1 .extended_lut = "on";
defparam \addr_control|Mux162~1 .lut_mask = 64'h010100330101F0F3;
defparam \addr_control|Mux162~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N54
cyclonev_lcell_comb \addr_control|Mux162~0 (
// Equation(s):
// \addr_control|Mux162~0_combout  = ( \addr_control|Mux162~1_combout  & ( (!\addr_control|addr_out[0]~2_combout ) # (\addr_control|count_x_new [0]) ) ) # ( !\addr_control|Mux162~1_combout  & ( (!\addr_control|addr_out[0]~2_combout  & 
// (((\addr_control|addr_out[0]~6_combout  & addr_to_memory_control[0])))) # (\addr_control|addr_out[0]~2_combout  & (\addr_control|count_x_new [0])) ) )

	.dataa(!\addr_control|count_x_new [0]),
	.datab(!\addr_control|addr_out[0]~6_combout ),
	.datac(!\addr_control|addr_out[0]~2_combout ),
	.datad(!addr_to_memory_control[0]),
	.datae(gnd),
	.dataf(!\addr_control|Mux162~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux162~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux162~0 .extended_lut = "off";
defparam \addr_control|Mux162~0 .lut_mask = 64'h05350535F5F5F5F5;
defparam \addr_control|Mux162~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \addr_control|addr_out[0]~8 (
// Equation(s):
// \addr_control|addr_out[0]~8_combout  = ( \addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [0] & ((!\addr_control|counter_op [0] & ((!\addr_control|counter_op [2]) # (\addr_control|counter_op [1]))) # 
// (\addr_control|counter_op [0] & ((!\addr_control|counter_op [1]))))) ) ) ) # ( !\addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|counter_op [2] & ((!\addr_control|counter_op [0] & ((\addr_control|counter_op [1]))) # 
// (\addr_control|counter_op [0] & ((!\addr_control|state [0]) # (!\addr_control|counter_op [1]))))) # (\addr_control|counter_op [2] & (!\addr_control|state [0] & ((!\addr_control|counter_op [1])))) ) ) ) # ( \addr_control|state [1] & ( 
// !\addr_control|has_alg_on_exec~q  & ( !\addr_control|state [0] ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|counter_op [0]),
	.datad(!\addr_control|counter_op [1]),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~8 .extended_lut = "off";
defparam \addr_control|addr_out[0]~8 .lut_mask = 64'h0000AAAA2EC88AA0;
defparam \addr_control|addr_out[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \addr_control|addr_out[0]~7 (
// Equation(s):
// \addr_control|addr_out[0]~7_combout  = ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|counter_op [0] & (!\addr_control|counter_op [2] & (\addr_control|counter_op [1]))) # (\addr_control|counter_op [0] & (!\addr_control|counter_op [1] & 
// ((!\addr_control|counter_op [2]) # (!\addr_control|state [0])))) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|counter_op [1]),
	.datad(!\addr_control|state [0]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~7 .extended_lut = "off";
defparam \addr_control|addr_out[0]~7 .lut_mask = 64'h0000000058485848;
defparam \addr_control|addr_out[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \addr_control|addr_out[0]~9 (
// Equation(s):
// \addr_control|addr_out[0]~9_combout  = ( \addr_control|addr_out[0]~8_combout  & ( \addr_control|addr_out[0]~7_combout  & ( (((!\addr_control|always0~2_combout ) # (\addr_control|state [1])) # (\addr_control|state [2])) # (\addr_control|state [0]) ) ) ) # 
// ( !\addr_control|addr_out[0]~8_combout  & ( \addr_control|addr_out[0]~7_combout  & ( (!\addr_control|state [2] & (((!\addr_control|always0~2_combout ) # (\addr_control|state [1])) # (\addr_control|state [0]))) ) ) ) # ( \addr_control|addr_out[0]~8_combout 
//  & ( !\addr_control|addr_out[0]~7_combout  & ( ((!\addr_control|state [0] & ((!\addr_control|always0~2_combout ) # (\addr_control|state [1]))) # (\addr_control|state [0] & ((!\addr_control|state [1])))) # (\addr_control|state [2]) ) ) ) # ( 
// !\addr_control|addr_out[0]~8_combout  & ( !\addr_control|addr_out[0]~7_combout  & ( (!\addr_control|state [2] & ((!\addr_control|state [0] & ((!\addr_control|always0~2_combout ) # (\addr_control|state [1]))) # (\addr_control|state [0] & 
// ((!\addr_control|state [1]))))) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|always0~2_combout ),
	.datad(!\addr_control|state [1]),
	.datae(!\addr_control|addr_out[0]~8_combout ),
	.dataf(!\addr_control|addr_out[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~9 .extended_lut = "off";
defparam \addr_control|addr_out[0]~9 .lut_mask = 64'hC488F7BBC4CCF7FF;
defparam \addr_control|addr_out[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N56
dffeas \addr_control|addr_out[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux162~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[0] .is_wysiwyg = "true";
defparam \addr_control|addr_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \MEM_ADDR[1]~input (
	.i(MEM_ADDR[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[1]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[1]~input .bus_hold = "false";
defparam \MEM_ADDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y4_N43
dffeas \addr_base[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[1] .is_wysiwyg = "true";
defparam \addr_base[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \addr_to_memory_control[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[1] .is_wysiwyg = "true";
defparam \addr_to_memory_control[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \addr_control|Mux161~0 (
// Equation(s):
// \addr_control|Mux161~0_combout  = ( \addr_control|count_x_old [1] & ( (\addr_control|addr_out[0]~5_combout  & (((\addr_control|addr_out[0]~3_combout  & \addr_control|count_x_new[2]~DUPLICATE_q )) # (\addr_control|state [2]))) ) ) # ( 
// !\addr_control|count_x_old [1] & ( (\addr_control|addr_out[0]~5_combout  & (!\addr_control|state [2] & (\addr_control|addr_out[0]~3_combout  & \addr_control|count_x_new[2]~DUPLICATE_q ))) ) )

	.dataa(!\addr_control|addr_out[0]~5_combout ),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|addr_out[0]~3_combout ),
	.datad(!\addr_control|count_x_new[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\addr_control|count_x_old [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux161~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux161~0 .extended_lut = "off";
defparam \addr_control|Mux161~0 .lut_mask = 64'h0004000411151115;
defparam \addr_control|Mux161~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N48
cyclonev_lcell_comb \addr_control|Mux161~1 (
// Equation(s):
// \addr_control|Mux161~1_combout  = ( \addr_control|Mux161~0_combout  & ( (!\addr_control|addr_out[0]~2_combout ) # (\addr_control|count_x_new[1]~DUPLICATE_q ) ) ) # ( !\addr_control|Mux161~0_combout  & ( (!\addr_control|addr_out[0]~2_combout  & 
// (\addr_control|addr_out[0]~6_combout  & (addr_to_memory_control[1]))) # (\addr_control|addr_out[0]~2_combout  & (((\addr_control|count_x_new[1]~DUPLICATE_q )))) ) )

	.dataa(!\addr_control|addr_out[0]~2_combout ),
	.datab(!\addr_control|addr_out[0]~6_combout ),
	.datac(!addr_to_memory_control[1]),
	.datad(!\addr_control|count_x_new[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\addr_control|Mux161~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux161~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux161~1 .extended_lut = "off";
defparam \addr_control|Mux161~1 .lut_mask = 64'h02570257AAFFAAFF;
defparam \addr_control|Mux161~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N49
dffeas \addr_control|addr_out[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux161~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[1] .is_wysiwyg = "true";
defparam \addr_control|addr_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \MEM_ADDR[2]~input (
	.i(MEM_ADDR[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[2]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[2]~input .bus_hold = "false";
defparam \MEM_ADDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y5_N31
dffeas \addr_base[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[2] .is_wysiwyg = "true";
defparam \addr_base[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N46
dffeas \addr_to_memory_control[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[2] .is_wysiwyg = "true";
defparam \addr_to_memory_control[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N9
cyclonev_lcell_comb \addr_control|Mux160~0 (
// Equation(s):
// \addr_control|Mux160~0_combout  = ( \addr_control|count_x_new [3] & ( (\addr_control|addr_out[0]~5_combout  & ((!\addr_control|state [2] & ((\addr_control|addr_out[0]~3_combout ))) # (\addr_control|state [2] & (\addr_control|count_x_old [2])))) ) ) # ( 
// !\addr_control|count_x_new [3] & ( (\addr_control|addr_out[0]~5_combout  & (\addr_control|state [2] & \addr_control|count_x_old [2])) ) )

	.dataa(!\addr_control|addr_out[0]~5_combout ),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|count_x_old [2]),
	.datad(!\addr_control|addr_out[0]~3_combout ),
	.datae(gnd),
	.dataf(!\addr_control|count_x_new [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux160~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux160~0 .extended_lut = "off";
defparam \addr_control|Mux160~0 .lut_mask = 64'h0101010101450145;
defparam \addr_control|Mux160~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N51
cyclonev_lcell_comb \addr_control|Mux160~1 (
// Equation(s):
// \addr_control|Mux160~1_combout  = ( \addr_control|Mux160~0_combout  & ( (!\addr_control|addr_out[0]~2_combout ) # (\addr_control|count_x_new[2]~DUPLICATE_q ) ) ) # ( !\addr_control|Mux160~0_combout  & ( (!\addr_control|addr_out[0]~2_combout  & 
// (\addr_control|addr_out[0]~6_combout  & ((addr_to_memory_control[2])))) # (\addr_control|addr_out[0]~2_combout  & (((\addr_control|count_x_new[2]~DUPLICATE_q )))) ) )

	.dataa(!\addr_control|addr_out[0]~2_combout ),
	.datab(!\addr_control|addr_out[0]~6_combout ),
	.datac(!\addr_control|count_x_new[2]~DUPLICATE_q ),
	.datad(!addr_to_memory_control[2]),
	.datae(gnd),
	.dataf(!\addr_control|Mux160~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux160~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux160~1 .extended_lut = "off";
defparam \addr_control|Mux160~1 .lut_mask = 64'h05270527AFAFAFAF;
defparam \addr_control|Mux160~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N53
dffeas \addr_control|addr_out[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux160~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[2] .is_wysiwyg = "true";
defparam \addr_control|addr_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \addr_control|addr_out[17]~12 (
// Equation(s):
// \addr_control|addr_out[17]~12_combout  = ( \addr_control|counter_op [1] & ( (!\addr_control|counter_op [0] & (!\addr_control|counter_op [2] & \addr_control|has_alg_on_exec~q )) ) ) # ( !\addr_control|counter_op [1] & ( (\addr_control|counter_op [0] & 
// (!\addr_control|counter_op [2] & \addr_control|has_alg_on_exec~q )) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|has_alg_on_exec~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|counter_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[17]~12 .extended_lut = "off";
defparam \addr_control|addr_out[17]~12 .lut_mask = 64'h0404040408080808;
defparam \addr_control|addr_out[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \MEM_ADDR[3]~input (
	.i(MEM_ADDR[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[3]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[3]~input .bus_hold = "false";
defparam \MEM_ADDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N12
cyclonev_lcell_comb \addr_base[3]~feeder (
// Equation(s):
// \addr_base[3]~feeder_combout  = ( \MEM_ADDR[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM_ADDR[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_base[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_base[3]~feeder .extended_lut = "off";
defparam \addr_base[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_base[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N13
dffeas \addr_base[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_base[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[3] .is_wysiwyg = "true";
defparam \addr_base[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N58
dffeas \addr_to_memory_control[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[3] .is_wysiwyg = "true";
defparam \addr_to_memory_control[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \addr_control|Mux159~1 (
// Equation(s):
// \addr_control|Mux159~1_combout  = ( \addr_control|Equal4~0_combout  & ( (\addr_control|has_alg_on_exec~q  & \addr_control|count_x_new[4]~DUPLICATE_q ) ) ) # ( !\addr_control|Equal4~0_combout  & ( (\addr_control|Equal5~0_combout  & 
// (\addr_control|has_alg_on_exec~q  & \addr_control|count_x_new [3])) ) )

	.dataa(!\addr_control|Equal5~0_combout ),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|count_x_new [3]),
	.datad(!\addr_control|count_x_new[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\addr_control|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux159~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux159~1 .extended_lut = "off";
defparam \addr_control|Mux159~1 .lut_mask = 64'h0101010100330033;
defparam \addr_control|Mux159~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \addr_control|Mux159~2 (
// Equation(s):
// \addr_control|Mux159~2_combout  = ( \addr_control|Mux159~1_combout  & ( (!\addr_control|state [1] & !addr_to_memory_control[3]) ) ) # ( !\addr_control|Mux159~1_combout  & ( (!\addr_control|state [1] & (((!addr_to_memory_control[3])))) # 
// (\addr_control|state [1] & ((!\addr_control|addr_out [3]) # ((\addr_control|addr_out[17]~12_combout )))) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|addr_out [3]),
	.datac(!\addr_control|addr_out[17]~12_combout ),
	.datad(!addr_to_memory_control[3]),
	.datae(gnd),
	.dataf(!\addr_control|Mux159~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux159~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux159~2 .extended_lut = "off";
defparam \addr_control|Mux159~2 .lut_mask = 64'hEF45EF45AA00AA00;
defparam \addr_control|Mux159~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \addr_control|Add28~70 (
// Equation(s):
// \addr_control|Add28~70_cout  = CARRY(( \addr_control|count_x_old [0] ) + ( !VCC ) + ( !VCC ))
// \addr_control|Add28~71  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\addr_control|Add28~70_cout ),
	.shareout(\addr_control|Add28~71 ));
// synopsys translate_off
defparam \addr_control|Add28~70 .extended_lut = "off";
defparam \addr_control|Add28~70 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add28~70 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \addr_control|Add28~66 (
// Equation(s):
// \addr_control|Add28~66_cout  = CARRY(( !\addr_control|count_x_old [1] ) + ( \addr_control|Add28~71  ) + ( \addr_control|Add28~70_cout  ))
// \addr_control|Add28~67  = SHARE(\addr_control|count_x_old [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~70_cout ),
	.sharein(\addr_control|Add28~71 ),
	.combout(),
	.sumout(),
	.cout(\addr_control|Add28~66_cout ),
	.shareout(\addr_control|Add28~67 ));
// synopsys translate_off
defparam \addr_control|Add28~66 .extended_lut = "off";
defparam \addr_control|Add28~66 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add28~66 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \addr_control|Add28~62 (
// Equation(s):
// \addr_control|Add28~62_cout  = CARRY(( !\addr_control|count_x_old [2] ) + ( \addr_control|Add28~67  ) + ( \addr_control|Add28~66_cout  ))
// \addr_control|Add28~63  = SHARE(\addr_control|count_x_old [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~66_cout ),
	.sharein(\addr_control|Add28~67 ),
	.combout(),
	.sumout(),
	.cout(\addr_control|Add28~62_cout ),
	.shareout(\addr_control|Add28~63 ));
// synopsys translate_off
defparam \addr_control|Add28~62 .extended_lut = "off";
defparam \addr_control|Add28~62 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add28~62 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \addr_control|Add28~1 (
// Equation(s):
// \addr_control|Add28~1_sumout  = SUM(( !\addr_control|count_x_old [3] ) + ( \addr_control|Add28~63  ) + ( \addr_control|Add28~62_cout  ))
// \addr_control|Add28~2  = CARRY(( !\addr_control|count_x_old [3] ) + ( \addr_control|Add28~63  ) + ( \addr_control|Add28~62_cout  ))
// \addr_control|Add28~3  = SHARE(\addr_control|count_x_old [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~62_cout ),
	.sharein(\addr_control|Add28~63 ),
	.combout(),
	.sumout(\addr_control|Add28~1_sumout ),
	.cout(\addr_control|Add28~2 ),
	.shareout(\addr_control|Add28~3 ));
// synopsys translate_off
defparam \addr_control|Add28~1 .extended_lut = "off";
defparam \addr_control|Add28~1 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add28~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \addr_control|Mux90~0 (
// Equation(s):
// \addr_control|Mux90~0_combout  = ( \addr_control|count_x_new [3] & ( \addr_control|Add28~1_sumout  & ( ((!\addr_control|counter_op [0] & ((!\addr_control|counter_op [2]) # (\addr_control|counter_op[1]~DUPLICATE_q ))) # (\addr_control|counter_op [0] & 
// ((!\addr_control|counter_op[1]~DUPLICATE_q )))) # (\addr_control|addr_out [3]) ) ) ) # ( !\addr_control|count_x_new [3] & ( \addr_control|Add28~1_sumout  & ( (!\addr_control|counter_op[1]~DUPLICATE_q  & ((!\addr_control|counter_op [2]) # 
// ((\addr_control|addr_out [3] & !\addr_control|counter_op [0])))) # (\addr_control|counter_op[1]~DUPLICATE_q  & (((!\addr_control|counter_op [0]) # (\addr_control|addr_out [3])))) ) ) ) # ( \addr_control|count_x_new [3] & ( !\addr_control|Add28~1_sumout  & 
// ( (!\addr_control|counter_op[1]~DUPLICATE_q  & (\addr_control|counter_op [2] & ((\addr_control|counter_op [0]) # (\addr_control|addr_out [3])))) # (\addr_control|counter_op[1]~DUPLICATE_q  & (((\addr_control|addr_out [3] & \addr_control|counter_op [0])))) 
// ) ) ) # ( !\addr_control|count_x_new [3] & ( !\addr_control|Add28~1_sumout  & ( (\addr_control|addr_out [3] & ((!\addr_control|counter_op [0] & (\addr_control|counter_op [2] & !\addr_control|counter_op[1]~DUPLICATE_q )) # (\addr_control|counter_op [0] & 
// ((\addr_control|counter_op[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\addr_control|counter_op [2]),
	.datab(!\addr_control|addr_out [3]),
	.datac(!\addr_control|counter_op [0]),
	.datad(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datae(!\addr_control|count_x_new [3]),
	.dataf(!\addr_control|Add28~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux90~0 .extended_lut = "off";
defparam \addr_control|Mux90~0 .lut_mask = 64'h10031503BAF3BFF3;
defparam \addr_control|Mux90~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \addr_control|Add12~70 (
// Equation(s):
// \addr_control|Add12~70_cout  = CARRY(( \addr_control|count_x_new [0] ) + ( !VCC ) + ( !VCC ))
// \addr_control|Add12~71  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\addr_control|Add12~70_cout ),
	.shareout(\addr_control|Add12~71 ));
// synopsys translate_off
defparam \addr_control|Add12~70 .extended_lut = "off";
defparam \addr_control|Add12~70 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add12~70 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N3
cyclonev_lcell_comb \addr_control|Add12~66 (
// Equation(s):
// \addr_control|Add12~66_cout  = CARRY(( !\addr_control|count_x_new[1]~DUPLICATE_q  ) + ( \addr_control|Add12~71  ) + ( \addr_control|Add12~70_cout  ))
// \addr_control|Add12~67  = SHARE(\addr_control|count_x_new[1]~DUPLICATE_q )

	.dataa(!\addr_control|count_x_new[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~70_cout ),
	.sharein(\addr_control|Add12~71 ),
	.combout(),
	.sumout(),
	.cout(\addr_control|Add12~66_cout ),
	.shareout(\addr_control|Add12~67 ));
// synopsys translate_off
defparam \addr_control|Add12~66 .extended_lut = "off";
defparam \addr_control|Add12~66 .lut_mask = 64'h000055550000AAAA;
defparam \addr_control|Add12~66 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \addr_control|Add12~62 (
// Equation(s):
// \addr_control|Add12~62_cout  = CARRY(( !\addr_control|count_x_new[2]~DUPLICATE_q  ) + ( \addr_control|Add12~67  ) + ( \addr_control|Add12~66_cout  ))
// \addr_control|Add12~63  = SHARE(\addr_control|count_x_new[2]~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\addr_control|count_x_new[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~66_cout ),
	.sharein(\addr_control|Add12~67 ),
	.combout(),
	.sumout(),
	.cout(\addr_control|Add12~62_cout ),
	.shareout(\addr_control|Add12~63 ));
// synopsys translate_off
defparam \addr_control|Add12~62 .extended_lut = "off";
defparam \addr_control|Add12~62 .lut_mask = 64'h000033330000CCCC;
defparam \addr_control|Add12~62 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N9
cyclonev_lcell_comb \addr_control|Add12~1 (
// Equation(s):
// \addr_control|Add12~1_sumout  = SUM(( !\addr_control|count_x_new [3] ) + ( \addr_control|Add12~63  ) + ( \addr_control|Add12~62_cout  ))
// \addr_control|Add12~2  = CARRY(( !\addr_control|count_x_new [3] ) + ( \addr_control|Add12~63  ) + ( \addr_control|Add12~62_cout  ))
// \addr_control|Add12~3  = SHARE(\addr_control|count_x_new [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~62_cout ),
	.sharein(\addr_control|Add12~63 ),
	.combout(),
	.sumout(\addr_control|Add12~1_sumout ),
	.cout(\addr_control|Add12~2 ),
	.shareout(\addr_control|Add12~3 ));
// synopsys translate_off
defparam \addr_control|Add12~1 .extended_lut = "off";
defparam \addr_control|Add12~1 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add12~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \addr_control|addr_out~11 (
// Equation(s):
// \addr_control|addr_out~11_combout  = ( \addr_control|Add12~1_sumout  & ( \addr_control|count_x_old [3] & ( ((\addr_control|has_alg_on_exec~q  & ((\addr_control|Equal4~0_combout ) # (\addr_control|Equal5~0_combout )))) # (\addr_control|addr_out [3]) ) ) ) 
// # ( !\addr_control|Add12~1_sumout  & ( \addr_control|count_x_old [3] & ( (!\addr_control|has_alg_on_exec~q  & (((\addr_control|addr_out [3])))) # (\addr_control|has_alg_on_exec~q  & (((!\addr_control|Equal5~0_combout  & \addr_control|addr_out [3])) # 
// (\addr_control|Equal4~0_combout ))) ) ) ) # ( \addr_control|Add12~1_sumout  & ( !\addr_control|count_x_old [3] & ( (!\addr_control|has_alg_on_exec~q  & (((\addr_control|addr_out [3])))) # (\addr_control|has_alg_on_exec~q  & 
// (!\addr_control|Equal4~0_combout  & ((\addr_control|addr_out [3]) # (\addr_control|Equal5~0_combout )))) ) ) ) # ( !\addr_control|Add12~1_sumout  & ( !\addr_control|count_x_old [3] & ( (\addr_control|addr_out [3] & ((!\addr_control|has_alg_on_exec~q ) # 
// ((!\addr_control|Equal5~0_combout  & !\addr_control|Equal4~0_combout )))) ) ) )

	.dataa(!\addr_control|Equal5~0_combout ),
	.datab(!\addr_control|addr_out [3]),
	.datac(!\addr_control|Equal4~0_combout ),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(!\addr_control|Add12~1_sumout ),
	.dataf(!\addr_control|count_x_old [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out~11 .extended_lut = "off";
defparam \addr_control|addr_out~11 .lut_mask = 64'h33203370332F337F;
defparam \addr_control|addr_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N33
cyclonev_lcell_comb \addr_control|addr_out~10 (
// Equation(s):
// \addr_control|addr_out~10_combout  = ( \addr_control|count_x_old [6] & ( (\addr_control|count_x_old [3] & ((!\addr_control|count_x_old [0]) # ((!\addr_control|Equal3~2_combout ) # (!\addr_control|Equal3~0_combout )))) ) ) # ( !\addr_control|count_x_old 
// [6] & ( \addr_control|count_x_old [3] ) )

	.dataa(!\addr_control|count_x_old [0]),
	.datab(!\addr_control|Equal3~2_combout ),
	.datac(!\addr_control|count_x_old [3]),
	.datad(!\addr_control|Equal3~0_combout ),
	.datae(!\addr_control|count_x_old [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out~10 .extended_lut = "off";
defparam \addr_control|addr_out~10 .lut_mask = 64'h0F0F0F0E0F0F0F0E;
defparam \addr_control|addr_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \addr_control|Mux48~0 (
// Equation(s):
// \addr_control|Mux48~0_combout  = ( \addr_control|count_x_new [3] & ( \addr_control|addr_out~10_combout  & ( ((!\addr_control|counter_op [2] & ((\addr_control|counter_op[1]~DUPLICATE_q ) # (\addr_control|counter_op [0]))) # (\addr_control|counter_op [2] & 
// ((!\addr_control|counter_op[1]~DUPLICATE_q )))) # (\addr_control|addr_out [3]) ) ) ) # ( !\addr_control|count_x_new [3] & ( \addr_control|addr_out~10_combout  & ( (!\addr_control|counter_op [2] & (\addr_control|addr_out [3] & (!\addr_control|counter_op 
// [0] & !\addr_control|counter_op[1]~DUPLICATE_q ))) # (\addr_control|counter_op [2] & ((!\addr_control|counter_op[1]~DUPLICATE_q  & ((\addr_control|counter_op [0]))) # (\addr_control|counter_op[1]~DUPLICATE_q  & (\addr_control|addr_out [3])))) ) ) ) # ( 
// \addr_control|count_x_new [3] & ( !\addr_control|addr_out~10_combout  & ( (!\addr_control|counter_op [2] & (((\addr_control|counter_op[1]~DUPLICATE_q ) # (\addr_control|counter_op [0])) # (\addr_control|addr_out [3]))) # (\addr_control|counter_op [2] & 
// ((!\addr_control|counter_op[1]~DUPLICATE_q  & ((!\addr_control|counter_op [0]))) # (\addr_control|counter_op[1]~DUPLICATE_q  & (\addr_control|addr_out [3])))) ) ) ) # ( !\addr_control|count_x_new [3] & ( !\addr_control|addr_out~10_combout  & ( 
// (\addr_control|addr_out [3] & ((!\addr_control|counter_op [2] & (!\addr_control|counter_op [0] & !\addr_control|counter_op[1]~DUPLICATE_q )) # (\addr_control|counter_op [2] & ((\addr_control|counter_op[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\addr_control|counter_op [2]),
	.datab(!\addr_control|addr_out [3]),
	.datac(!\addr_control|counter_op [0]),
	.datad(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datae(!\addr_control|count_x_new [3]),
	.dataf(!\addr_control|addr_out~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux48~0 .extended_lut = "off";
defparam \addr_control|Mux48~0 .lut_mask = 64'h20117ABB25117FBB;
defparam \addr_control|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \addr_control|Mux159~4 (
// Equation(s):
// \addr_control|Mux159~4_combout  = ( !\addr_control|state [1] & ( (!\addr_control|state [0] & ((!\addr_control|has_alg_on_exec~q  & (\addr_control|addr_out [3])) # (\addr_control|has_alg_on_exec~q  & (((\addr_control|Mux48~0_combout )))))) # 
// (\addr_control|state [0] & ((((\addr_control|addr_out~11_combout ))))) ) ) # ( \addr_control|state [1] & ( (!\addr_control|state [0] & (((\addr_control|Mux90~0_combout  & (\addr_control|has_alg_on_exec~q ))))) # (\addr_control|state [0] & 
// (\addr_control|addr_out [3])) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|addr_out [3]),
	.datac(!\addr_control|Mux90~0_combout ),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|addr_out~11_combout ),
	.datag(!\addr_control|Mux48~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux159~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux159~4 .extended_lut = "on";
defparam \addr_control|Mux159~4 .lut_mask = 64'h220A111B775F111B;
defparam \addr_control|Mux159~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \addr_control|Mux159~0 (
// Equation(s):
// \addr_control|Mux159~0_combout  = ( addr_to_memory_control[3] & ( ((!\addr_control|always0~2_combout  & ((!\addr_control|WideOr0~0_combout ))) # (\addr_control|always0~2_combout  & (\addr_control|addr_out [3]))) # (\addr_control|state [1]) ) ) # ( 
// !addr_to_memory_control[3] & ( (!\addr_control|state [1] & (\addr_control|addr_out [3] & \addr_control|always0~2_combout )) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|addr_out [3]),
	.datac(!\addr_control|always0~2_combout ),
	.datad(!\addr_control|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!addr_to_memory_control[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux159~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux159~0 .extended_lut = "off";
defparam \addr_control|Mux159~0 .lut_mask = 64'h02020202F757F757;
defparam \addr_control|Mux159~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \addr_control|Mux159~3 (
// Equation(s):
// \addr_control|Mux159~3_combout  = ( \addr_control|state [2] & ( \addr_control|Mux159~4_combout  ) ) # ( !\addr_control|state [2] & ( (!\addr_control|state [0] & ((\addr_control|Mux159~0_combout ))) # (\addr_control|state [0] & 
// (!\addr_control|Mux159~2_combout )) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|Mux159~2_combout ),
	.datac(!\addr_control|Mux159~4_combout ),
	.datad(!\addr_control|Mux159~0_combout ),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux159~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux159~3 .extended_lut = "off";
defparam \addr_control|Mux159~3 .lut_mask = 64'h44EE44EE0F0F0F0F;
defparam \addr_control|Mux159~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \addr_control|addr_out[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux159~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[3] .is_wysiwyg = "true";
defparam \addr_control|addr_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \addr_control|addr_out[4]~14 (
// Equation(s):
// \addr_control|addr_out[4]~14_combout  = ( \addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  & ( (\addr_control|counter_op [2] & !\addr_control|counter_op [1]) ) ) ) # ( !\addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  & ( 
// (!\addr_control|state [0] & ((!\addr_control|counter_op [2]) # (!\addr_control|counter_op [0]))) ) ) ) # ( !\addr_control|state [1] & ( !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [0] & ((!\addr_control|counter_op [2]) # 
// (!\addr_control|counter_op [0]))) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|counter_op [0]),
	.datad(!\addr_control|counter_op [1]),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[4]~14 .extended_lut = "off";
defparam \addr_control|addr_out[4]~14 .lut_mask = 64'hA8A80000A8A83300;
defparam \addr_control|addr_out[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N57
cyclonev_lcell_comb \addr_control|addr_out[4]~15 (
// Equation(s):
// \addr_control|addr_out[4]~15_combout  = (!\addr_control|addr_out[4]~14_combout  & (((!\addr_control|Equal4~0_combout  & \addr_control|addr_out[0]~13_combout )))) # (\addr_control|addr_out[4]~14_combout  & (((!\addr_control|Equal4~0_combout  & 
// \addr_control|addr_out[0]~13_combout )) # (\addr_control|state [2])))

	.dataa(!\addr_control|addr_out[4]~14_combout ),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|Equal4~0_combout ),
	.datad(!\addr_control|addr_out[0]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[4]~15 .extended_lut = "off";
defparam \addr_control|addr_out[4]~15 .lut_mask = 64'h11F111F111F111F1;
defparam \addr_control|addr_out[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \addr_control|addr_out[4]~16 (
// Equation(s):
// \addr_control|addr_out[4]~16_combout  = ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [1] & (\addr_control|addr_out[0]~3_combout  & !\addr_control|state [2])) # (\addr_control|state [1] & ((\addr_control|state [2]))) ) ) # ( 
// !\addr_control|has_alg_on_exec~q  & ( (\addr_control|addr_out[0]~3_combout  & (!\addr_control|state [1] & !\addr_control|state [2])) ) )

	.dataa(gnd),
	.datab(!\addr_control|addr_out[0]~3_combout ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[4]~16 .extended_lut = "off";
defparam \addr_control|addr_out[4]~16 .lut_mask = 64'h30003000300F300F;
defparam \addr_control|addr_out[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_lcell_comb \addr_control|addr_out[4]~17 (
// Equation(s):
// \addr_control|addr_out[4]~17_combout  = ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [1] & (((\addr_control|WideOr0~0_combout  & !\addr_control|state [0])) # (\addr_control|state [2]))) ) ) # ( !\addr_control|has_alg_on_exec~q  & ( 
// ((!\addr_control|state [1] & (\addr_control|WideOr0~0_combout  & !\addr_control|state [0]))) # (\addr_control|state [2]) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|WideOr0~0_combout ),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[4]~17 .extended_lut = "off";
defparam \addr_control|addr_out[4]~17 .lut_mask = 64'h20FF20FF20AA20AA;
defparam \addr_control|addr_out[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \addr_control|offset[12]~1 (
// Equation(s):
// \addr_control|offset[12]~1_combout  = ( \addr_control|done~q  & ( (!\addr_control|state [0] & (!\addr_control|state [2] & !\addr_control|state [1])) ) ) # ( !\addr_control|done~q  & ( (!\addr_control|state [0] & (!\addr_control_enable~q  & 
// (!\addr_control|state [2] & !\addr_control|state [1]))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control_enable~q ),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|state [1]),
	.datae(gnd),
	.dataf(!\addr_control|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|offset[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|offset[12]~1 .extended_lut = "off";
defparam \addr_control|offset[12]~1 .lut_mask = 64'h80008000A000A000;
defparam \addr_control|offset[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \addr_control|Mux8~0 (
// Equation(s):
// \addr_control|Mux8~0_combout  = ( last_instruction[0] & ( (last_instruction[2] & !last_instruction[1]) ) ) # ( !last_instruction[0] & ( (last_instruction[2] & last_instruction[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!last_instruction[2]),
	.datad(!last_instruction[1]),
	.datae(gnd),
	.dataf(!last_instruction[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux8~0 .extended_lut = "off";
defparam \addr_control|Mux8~0 .lut_mask = 64'h000F000F0F000F00;
defparam \addr_control|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \addr_control|offset[14]~2 (
// Equation(s):
// \addr_control|offset[14]~2_combout  = ( \addr_control|Mux8~0_combout  & ( (!\addr_control|offset[12]~1_combout  & ((\addr_control|offset [14]))) # (\addr_control|offset[12]~1_combout  & (!last_instruction[1])) ) ) # ( !\addr_control|Mux8~0_combout  & ( 
// \addr_control|offset [14] ) )

	.dataa(!last_instruction[1]),
	.datab(!\addr_control|offset[12]~1_combout ),
	.datac(gnd),
	.datad(!\addr_control|offset [14]),
	.datae(gnd),
	.dataf(!\addr_control|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|offset[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|offset[14]~2 .extended_lut = "off";
defparam \addr_control|offset[14]~2 .lut_mask = 64'h00FF00FF22EE22EE;
defparam \addr_control|offset[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N7
dffeas \addr_control|offset[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|offset[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|offset [14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|offset[14] .is_wysiwyg = "true";
defparam \addr_control|offset[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \addr_control|Add28~5 (
// Equation(s):
// \addr_control|Add28~5_sumout  = SUM(( !\addr_control|offset [14] $ (\addr_control|count_x_old [4]) ) + ( \addr_control|Add28~3  ) + ( \addr_control|Add28~2  ))
// \addr_control|Add28~6  = CARRY(( !\addr_control|offset [14] $ (\addr_control|count_x_old [4]) ) + ( \addr_control|Add28~3  ) + ( \addr_control|Add28~2  ))
// \addr_control|Add28~7  = SHARE((!\addr_control|offset [14] & \addr_control|count_x_old [4]))

	.dataa(gnd),
	.datab(!\addr_control|offset [14]),
	.datac(gnd),
	.datad(!\addr_control|count_x_old [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~2 ),
	.sharein(\addr_control|Add28~3 ),
	.combout(),
	.sumout(\addr_control|Add28~5_sumout ),
	.cout(\addr_control|Add28~6 ),
	.shareout(\addr_control|Add28~7 ));
// synopsys translate_off
defparam \addr_control|Add28~5 .extended_lut = "off";
defparam \addr_control|Add28~5 .lut_mask = 64'h000000CC0000CC33;
defparam \addr_control|Add28~5 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \MEM_ADDR[4]~input (
	.i(MEM_ADDR[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[4]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[4]~input .bus_hold = "false";
defparam \MEM_ADDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N0
cyclonev_lcell_comb \addr_base[4]~feeder (
// Equation(s):
// \addr_base[4]~feeder_combout  = ( \MEM_ADDR[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM_ADDR[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_base[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_base[4]~feeder .extended_lut = "off";
defparam \addr_base[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_base[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N1
dffeas \addr_base[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_base[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[4] .is_wysiwyg = "true";
defparam \addr_base[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N35
dffeas \addr_to_memory_control[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[4] .is_wysiwyg = "true";
defparam \addr_to_memory_control[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \addr_control|Add5~1 (
// Equation(s):
// \addr_control|Add5~1_sumout  = SUM(( \addr_control|count_x_old [4] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add5~2  = CARRY(( \addr_control|count_x_old [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~1_sumout ),
	.cout(\addr_control|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~1 .extended_lut = "off";
defparam \addr_control|Add5~1 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \addr_control|Add12~5 (
// Equation(s):
// \addr_control|Add12~5_sumout  = SUM(( !\addr_control|count_x_new[4]~DUPLICATE_q  $ (\addr_control|offset [14]) ) + ( \addr_control|Add12~3  ) + ( \addr_control|Add12~2  ))
// \addr_control|Add12~6  = CARRY(( !\addr_control|count_x_new[4]~DUPLICATE_q  $ (\addr_control|offset [14]) ) + ( \addr_control|Add12~3  ) + ( \addr_control|Add12~2  ))
// \addr_control|Add12~7  = SHARE((\addr_control|count_x_new[4]~DUPLICATE_q  & !\addr_control|offset [14]))

	.dataa(!\addr_control|count_x_new[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\addr_control|offset [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~2 ),
	.sharein(\addr_control|Add12~3 ),
	.combout(),
	.sumout(\addr_control|Add12~5_sumout ),
	.cout(\addr_control|Add12~6 ),
	.shareout(\addr_control|Add12~7 ));
// synopsys translate_off
defparam \addr_control|Add12~5 .extended_lut = "off";
defparam \addr_control|Add12~5 .lut_mask = 64'h000050500000A5A5;
defparam \addr_control|Add12~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \addr_control|Mux158~0 (
// Equation(s):
// \addr_control|Mux158~0_combout  = ( \addr_control|Add5~1_sumout  & ( \addr_control|Add12~5_sumout  & ( (!\addr_control|addr_out[0]~4_combout  & ((!\addr_control|state [0]) # ((!\addr_control|Equal4~0_combout ) # (\addr_control|count_x_old [4])))) ) ) ) # 
// ( !\addr_control|Add5~1_sumout  & ( \addr_control|Add12~5_sumout  & ( (!\addr_control|addr_out[0]~4_combout  & (\addr_control|state [0] & ((!\addr_control|Equal4~0_combout ) # (\addr_control|count_x_old [4])))) ) ) ) # ( \addr_control|Add5~1_sumout  & ( 
// !\addr_control|Add12~5_sumout  & ( (!\addr_control|addr_out[0]~4_combout  & ((!\addr_control|state [0]) # ((\addr_control|Equal4~0_combout  & \addr_control|count_x_old [4])))) ) ) ) # ( !\addr_control|Add5~1_sumout  & ( !\addr_control|Add12~5_sumout  & ( 
// (!\addr_control|addr_out[0]~4_combout  & (\addr_control|state [0] & (\addr_control|Equal4~0_combout  & \addr_control|count_x_old [4]))) ) ) )

	.dataa(!\addr_control|addr_out[0]~4_combout ),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|Equal4~0_combout ),
	.datad(!\addr_control|count_x_old [4]),
	.datae(!\addr_control|Add5~1_sumout ),
	.dataf(!\addr_control|Add12~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux158~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux158~0 .extended_lut = "off";
defparam \addr_control|Mux158~0 .lut_mask = 64'h0002888A2022A8AA;
defparam \addr_control|Mux158~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \addr_control|Mux158~1 (
// Equation(s):
// \addr_control|Mux158~1_combout  = ( \addr_control|Mux158~0_combout  & ( (!\addr_control|addr_out[4]~16_combout  & (((addr_to_memory_control[4])) # (\addr_control|addr_out[4]~17_combout ))) # (\addr_control|addr_out[4]~16_combout  & 
// (!\addr_control|addr_out[4]~17_combout  & (\addr_control|Add28~5_sumout ))) ) ) # ( !\addr_control|Mux158~0_combout  & ( (!\addr_control|addr_out[4]~17_combout  & ((!\addr_control|addr_out[4]~16_combout  & ((addr_to_memory_control[4]))) # 
// (\addr_control|addr_out[4]~16_combout  & (\addr_control|Add28~5_sumout )))) ) )

	.dataa(!\addr_control|addr_out[4]~16_combout ),
	.datab(!\addr_control|addr_out[4]~17_combout ),
	.datac(!\addr_control|Add28~5_sumout ),
	.datad(!addr_to_memory_control[4]),
	.datae(gnd),
	.dataf(!\addr_control|Mux158~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux158~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux158~1 .extended_lut = "off";
defparam \addr_control|Mux158~1 .lut_mask = 64'h048C048C26AE26AE;
defparam \addr_control|Mux158~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \addr_control|Mux158~2 (
// Equation(s):
// \addr_control|Mux158~2_combout  = ( \addr_control|Mux158~1_combout  & ( (!\addr_control|addr_out[4]~15_combout  & (((!\addr_control|addr_out[0]~13_combout )) # (\addr_control|count_x_new[5]~DUPLICATE_q ))) # (\addr_control|addr_out[4]~15_combout  & 
// (((\addr_control|count_x_new[4]~DUPLICATE_q )))) ) ) # ( !\addr_control|Mux158~1_combout  & ( (!\addr_control|addr_out[4]~15_combout  & (\addr_control|count_x_new[5]~DUPLICATE_q  & ((\addr_control|addr_out[0]~13_combout )))) # 
// (\addr_control|addr_out[4]~15_combout  & (((\addr_control|count_x_new[4]~DUPLICATE_q )))) ) )

	.dataa(!\addr_control|count_x_new[5]~DUPLICATE_q ),
	.datab(!\addr_control|addr_out[4]~15_combout ),
	.datac(!\addr_control|count_x_new[4]~DUPLICATE_q ),
	.datad(!\addr_control|addr_out[0]~13_combout ),
	.datae(gnd),
	.dataf(!\addr_control|Mux158~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux158~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux158~2 .extended_lut = "off";
defparam \addr_control|Mux158~2 .lut_mask = 64'h03470347CF47CF47;
defparam \addr_control|Mux158~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N14
dffeas \addr_control|addr_out[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux158~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[4] .is_wysiwyg = "true";
defparam \addr_control|addr_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N15
cyclonev_lcell_comb \addr_control|Add12~9 (
// Equation(s):
// \addr_control|Add12~9_sumout  = SUM(( !\addr_control|count_x_new[5]~DUPLICATE_q  ) + ( \addr_control|Add12~7  ) + ( \addr_control|Add12~6  ))
// \addr_control|Add12~10  = CARRY(( !\addr_control|count_x_new[5]~DUPLICATE_q  ) + ( \addr_control|Add12~7  ) + ( \addr_control|Add12~6  ))
// \addr_control|Add12~11  = SHARE(\addr_control|count_x_new[5]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_new[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~6 ),
	.sharein(\addr_control|Add12~7 ),
	.combout(),
	.sumout(\addr_control|Add12~9_sumout ),
	.cout(\addr_control|Add12~10 ),
	.shareout(\addr_control|Add12~11 ));
// synopsys translate_off
defparam \addr_control|Add12~9 .extended_lut = "off";
defparam \addr_control|Add12~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add12~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \addr_control|Add5~5 (
// Equation(s):
// \addr_control|Add5~5_sumout  = SUM(( \addr_control|count_x_old [5] ) + ( VCC ) + ( \addr_control|Add5~2  ))
// \addr_control|Add5~6  = CARRY(( \addr_control|count_x_old [5] ) + ( VCC ) + ( \addr_control|Add5~2  ))

	.dataa(!\addr_control|count_x_old [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~5_sumout ),
	.cout(\addr_control|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~5 .extended_lut = "off";
defparam \addr_control|Add5~5 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \addr_control|Mux157~0 (
// Equation(s):
// \addr_control|Mux157~0_combout  = ( \addr_control|Add5~5_sumout  & ( !\addr_control|addr_out[0]~4_combout  & ( (!\addr_control|state [0]) # ((!\addr_control|Equal4~0_combout  & ((\addr_control|Add12~9_sumout ))) # (\addr_control|Equal4~0_combout  & 
// (\addr_control|count_x_old [5]))) ) ) ) # ( !\addr_control|Add5~5_sumout  & ( !\addr_control|addr_out[0]~4_combout  & ( (\addr_control|state [0] & ((!\addr_control|Equal4~0_combout  & ((\addr_control|Add12~9_sumout ))) # (\addr_control|Equal4~0_combout  & 
// (\addr_control|count_x_old [5])))) ) ) )

	.dataa(!\addr_control|count_x_old [5]),
	.datab(!\addr_control|Equal4~0_combout ),
	.datac(!\addr_control|Add12~9_sumout ),
	.datad(!\addr_control|state [0]),
	.datae(!\addr_control|Add5~5_sumout ),
	.dataf(!\addr_control|addr_out[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux157~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux157~0 .extended_lut = "off";
defparam \addr_control|Mux157~0 .lut_mask = 64'h001DFF1D00000000;
defparam \addr_control|Mux157~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \MEM_ADDR[5]~input (
	.i(MEM_ADDR[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[5]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[5]~input .bus_hold = "false";
defparam \MEM_ADDR[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N45
cyclonev_lcell_comb \addr_base[5]~feeder (
// Equation(s):
// \addr_base[5]~feeder_combout  = ( \MEM_ADDR[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM_ADDR[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_base[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_base[5]~feeder .extended_lut = "off";
defparam \addr_base[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_base[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N46
dffeas \addr_base[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_base[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[5] .is_wysiwyg = "true";
defparam \addr_base[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N32
dffeas \addr_to_memory_control[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[5] .is_wysiwyg = "true";
defparam \addr_to_memory_control[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \addr_control|Add28~9 (
// Equation(s):
// \addr_control|Add28~9_sumout  = SUM(( !\addr_control|count_x_old [5] ) + ( \addr_control|Add28~7  ) + ( \addr_control|Add28~6  ))
// \addr_control|Add28~10  = CARRY(( !\addr_control|count_x_old [5] ) + ( \addr_control|Add28~7  ) + ( \addr_control|Add28~6  ))
// \addr_control|Add28~11  = SHARE(\addr_control|count_x_old [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~6 ),
	.sharein(\addr_control|Add28~7 ),
	.combout(),
	.sumout(\addr_control|Add28~9_sumout ),
	.cout(\addr_control|Add28~10 ),
	.shareout(\addr_control|Add28~11 ));
// synopsys translate_off
defparam \addr_control|Add28~9 .extended_lut = "off";
defparam \addr_control|Add28~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add28~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N30
cyclonev_lcell_comb \addr_control|Mux157~1 (
// Equation(s):
// \addr_control|Mux157~1_combout  = ( \addr_control|Add28~9_sumout  & ( (!\addr_control|addr_out[4]~16_combout  & ((!\addr_control|addr_out[4]~17_combout  & ((addr_to_memory_control[5]))) # (\addr_control|addr_out[4]~17_combout  & 
// (\addr_control|Mux157~0_combout )))) # (\addr_control|addr_out[4]~16_combout  & (!\addr_control|addr_out[4]~17_combout )) ) ) # ( !\addr_control|Add28~9_sumout  & ( (!\addr_control|addr_out[4]~16_combout  & ((!\addr_control|addr_out[4]~17_combout  & 
// ((addr_to_memory_control[5]))) # (\addr_control|addr_out[4]~17_combout  & (\addr_control|Mux157~0_combout )))) ) )

	.dataa(!\addr_control|addr_out[4]~16_combout ),
	.datab(!\addr_control|addr_out[4]~17_combout ),
	.datac(!\addr_control|Mux157~0_combout ),
	.datad(!addr_to_memory_control[5]),
	.datae(gnd),
	.dataf(!\addr_control|Add28~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux157~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux157~1 .extended_lut = "off";
defparam \addr_control|Mux157~1 .lut_mask = 64'h028A028A46CE46CE;
defparam \addr_control|Mux157~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \addr_control|Add22~1 (
// Equation(s):
// \addr_control|Add22~1_sumout  = SUM(( \addr_control|count_y_new [0] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add22~2  = CARRY(( \addr_control|count_y_new [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_new [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~1_sumout ),
	.cout(\addr_control|Add22~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~1 .extended_lut = "off";
defparam \addr_control|Add22~1 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N0
cyclonev_lcell_comb \addr_control|Add22~5 (
// Equation(s):
// \addr_control|Add22~5_sumout  = SUM(( \addr_control|count_y_new [0] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add22~6  = CARRY(( \addr_control|count_y_new [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_new [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~5_sumout ),
	.cout(\addr_control|Add22~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~5 .extended_lut = "off";
defparam \addr_control|Add22~5 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \addr_control|count_y_new[4]~0 (
// Equation(s):
// \addr_control|count_y_new[4]~0_combout  = ( \addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  ) ) # ( !\addr_control|state [1] & ( \addr_control|has_alg_on_exec~q  & ( (\addr_control|state [2] & ((!\addr_control|counter_op [2]) # 
// (\addr_control|state [0]))) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|state [2]),
	.datad(gnd),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_new[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_new[4]~0 .extended_lut = "off";
defparam \addr_control|count_y_new[4]~0 .lut_mask = 64'h000000000D0DFFFF;
defparam \addr_control|count_y_new[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \addr_control|Mux202~0 (
// Equation(s):
// \addr_control|Mux202~0_combout  = ( \addr_control|count_y_new[4]~0_combout  & ( \addr_control|Add22~1_sumout  ) ) # ( !\addr_control|count_y_new[4]~0_combout  & ( (\addr_control|Add22~5_sumout  & \addr_control|offset[12]~0_combout ) ) )

	.dataa(!\addr_control|Add22~1_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add22~5_sumout ),
	.datad(!\addr_control|offset[12]~0_combout ),
	.datae(!\addr_control|count_y_new[4]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux202~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux202~0 .extended_lut = "off";
defparam \addr_control|Mux202~0 .lut_mask = 64'h000F5555000F5555;
defparam \addr_control|Mux202~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \addr_control|count_y_new[4]~1 (
// Equation(s):
// \addr_control|count_y_new[4]~1_combout  = ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [1] & !\addr_control|state [2]) ) ) # ( !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [2]) # ((!\addr_control|state [0] & 
// !\addr_control|state [1])) ) )

	.dataa(!\addr_control|state [0]),
	.datab(gnd),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_new[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_new[4]~1 .extended_lut = "off";
defparam \addr_control|count_y_new[4]~1 .lut_mask = 64'hFFA0FFA0F000F000;
defparam \addr_control|count_y_new[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \addr_control|count_x_old[2]~9 (
// Equation(s):
// \addr_control|count_x_old[2]~9_combout  = ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( (\addr_control|counter_op [2] & (\addr_control|counter_op [0] & !\addr_control|state [0])) ) )

	.dataa(gnd),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|counter_op [0]),
	.datad(!\addr_control|state [0]),
	.datae(gnd),
	.dataf(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[2]~9 .extended_lut = "off";
defparam \addr_control|count_x_old[2]~9 .lut_mask = 64'h0300030000000000;
defparam \addr_control|count_x_old[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \addr_control|count_y_new[4]~2 (
// Equation(s):
// \addr_control|count_y_new[4]~2_combout  = ( \addr_control|state [2] & ( (\addr_control|has_alg_on_exec~q  & ((\addr_control|state [1]) # (\addr_control|state [0]))) ) ) # ( !\addr_control|state [2] & ( (\addr_control|has_alg_on_exec~q  & 
// \addr_control|state [1]) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(gnd),
	.datad(!\addr_control|state [1]),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_new[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_new[4]~2 .extended_lut = "off";
defparam \addr_control|count_y_new[4]~2 .lut_mask = 64'h0033003311331133;
defparam \addr_control|count_y_new[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \addr_control|count_y_new[4]~3 (
// Equation(s):
// \addr_control|count_y_new[4]~3_combout  = ( \addr_control|count_y_new[4]~2_combout  & ( (!\addr_control|Equal9~0_combout ) # ((!\addr_control|Equal8~0_combout ) # ((!\addr_control|count_x_old[2]~9_combout ) # (!\addr_control|Equal6~0_combout ))) ) )

	.dataa(!\addr_control|Equal9~0_combout ),
	.datab(!\addr_control|Equal8~0_combout ),
	.datac(!\addr_control|count_x_old[2]~9_combout ),
	.datad(!\addr_control|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\addr_control|count_y_new[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_new[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_new[4]~3 .extended_lut = "off";
defparam \addr_control|count_y_new[4]~3 .lut_mask = 64'h00000000FFFEFFFE;
defparam \addr_control|count_y_new[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \addr_control|count_y_new[4]~4 (
// Equation(s):
// \addr_control|count_y_new[4]~4_combout  = ( \addr_control|counter_op[1]~DUPLICATE_q  & ( (\addr_control|has_alg_on_exec~q  & ((\addr_control|counter_op [2]) # (\addr_control|counter_op [0]))) ) ) # ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( 
// (\addr_control|has_alg_on_exec~q  & ((!\addr_control|counter_op [2]) # (\addr_control|counter_op [0]))) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|counter_op [0]),
	.datac(gnd),
	.datad(!\addr_control|counter_op [2]),
	.datae(gnd),
	.dataf(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_new[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_new[4]~4 .extended_lut = "off";
defparam \addr_control|count_y_new[4]~4 .lut_mask = 64'h5511551111551155;
defparam \addr_control|count_y_new[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \addr_control|count_y_new[4]~5 (
// Equation(s):
// \addr_control|count_y_new[4]~5_combout  = ( \addr_control|state [0] & ( !\addr_control|state [2] $ (\addr_control|state [1]) ) ) # ( !\addr_control|state [0] & ( (!\addr_control|state [2] & (\addr_control|state [1])) # (\addr_control|state [2] & 
// (!\addr_control|state [1] & \addr_control|count_y_new[4]~4_combout )) ) )

	.dataa(!\addr_control|state [2]),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|count_y_new[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_new[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_new[4]~5 .extended_lut = "off";
defparam \addr_control|count_y_new[4]~5 .lut_mask = 64'h2626262699999999;
defparam \addr_control|count_y_new[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \addr_control|count_y_new[4]~6 (
// Equation(s):
// \addr_control|count_y_new[4]~6_combout  = ( \addr_control|counter_op[1]~0_combout  & ( \addr_control|Equal6~1_combout  & ( (!\addr_control|count_y_new[4]~5_combout  & ((!\addr_control|count_y_new[4]~3_combout ) # ((!\addr_control|state [1]) # 
// (\addr_control|Equal9~2_combout )))) ) ) ) # ( !\addr_control|counter_op[1]~0_combout  & ( \addr_control|Equal6~1_combout  & ( (!\addr_control|count_y_new[4]~3_combout  & !\addr_control|count_y_new[4]~5_combout ) ) ) ) # ( 
// \addr_control|counter_op[1]~0_combout  & ( !\addr_control|Equal6~1_combout  & ( (!\addr_control|count_y_new[4]~5_combout  & ((!\addr_control|count_y_new[4]~3_combout ) # ((\addr_control|Equal9~2_combout  & \addr_control|state [1])))) ) ) ) # ( 
// !\addr_control|counter_op[1]~0_combout  & ( !\addr_control|Equal6~1_combout  & ( (!\addr_control|count_y_new[4]~3_combout  & !\addr_control|count_y_new[4]~5_combout ) ) ) )

	.dataa(!\addr_control|count_y_new[4]~3_combout ),
	.datab(!\addr_control|count_y_new[4]~5_combout ),
	.datac(!\addr_control|Equal9~2_combout ),
	.datad(!\addr_control|state [1]),
	.datae(!\addr_control|counter_op[1]~0_combout ),
	.dataf(!\addr_control|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_new[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_new[4]~6 .extended_lut = "off";
defparam \addr_control|count_y_new[4]~6 .lut_mask = 64'h8888888C8888CC8C;
defparam \addr_control|count_y_new[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N4
dffeas \addr_control|count_y_new[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux202~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[0] .is_wysiwyg = "true";
defparam \addr_control|count_y_new[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \addr_control|Add7~1 (
// Equation(s):
// \addr_control|Add7~1_sumout  = SUM(( \addr_control|count_y_new [0] ) + ( \addr_control|count_x_new [6] ) + ( !VCC ))
// \addr_control|Add7~2  = CARRY(( \addr_control|count_y_new [0] ) + ( \addr_control|count_x_new [6] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_new [0]),
	.datac(!\addr_control|count_x_new [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~1_sumout ),
	.cout(\addr_control|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~1 .extended_lut = "off";
defparam \addr_control|Add7~1 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N15
cyclonev_lcell_comb \addr_control|Mux157~2 (
// Equation(s):
// \addr_control|Mux157~2_combout  = ( \addr_control|Add7~1_sumout  & ( (!\addr_control|addr_out[4]~15_combout  & (((\addr_control|addr_out[0]~13_combout ) # (\addr_control|Mux157~1_combout )))) # (\addr_control|addr_out[4]~15_combout  & 
// (\addr_control|count_x_new[5]~DUPLICATE_q )) ) ) # ( !\addr_control|Add7~1_sumout  & ( (!\addr_control|addr_out[4]~15_combout  & (((\addr_control|Mux157~1_combout  & !\addr_control|addr_out[0]~13_combout )))) # (\addr_control|addr_out[4]~15_combout  & 
// (\addr_control|count_x_new[5]~DUPLICATE_q )) ) )

	.dataa(!\addr_control|count_x_new[5]~DUPLICATE_q ),
	.datab(!\addr_control|addr_out[4]~15_combout ),
	.datac(!\addr_control|Mux157~1_combout ),
	.datad(!\addr_control|addr_out[0]~13_combout ),
	.datae(gnd),
	.dataf(!\addr_control|Add7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux157~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux157~2 .extended_lut = "off";
defparam \addr_control|Mux157~2 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \addr_control|Mux157~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N16
dffeas \addr_control|addr_out[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux157~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[5] .is_wysiwyg = "true";
defparam \addr_control|addr_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \addr_control|addr_out[17]~24 (
// Equation(s):
// \addr_control|addr_out[17]~24_combout  = ( \addr_control|Equal4~0_combout  & ( \addr_control|WideOr0~0_combout  & ( (!\addr_control|state [2] & ((\addr_control|state [0]) # (\addr_control|state [1]))) ) ) ) # ( !\addr_control|Equal4~0_combout  & ( 
// \addr_control|WideOr0~0_combout  & ( (!\addr_control|state [2] & (!\addr_control|state [1] $ (!\addr_control|state [0]))) ) ) ) # ( \addr_control|Equal4~0_combout  & ( !\addr_control|WideOr0~0_combout  & ( !\addr_control|state [2] ) ) ) # ( 
// !\addr_control|Equal4~0_combout  & ( !\addr_control|WideOr0~0_combout  & ( (!\addr_control|state [2] & ((!\addr_control|state [1]) # (!\addr_control|state [0]))) ) ) )

	.dataa(!\addr_control|state [1]),
	.datab(gnd),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|state [2]),
	.datae(!\addr_control|Equal4~0_combout ),
	.dataf(!\addr_control|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[17]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[17]~24 .extended_lut = "off";
defparam \addr_control|addr_out[17]~24 .lut_mask = 64'hFA00FF005A005F00;
defparam \addr_control|addr_out[17]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N3
cyclonev_lcell_comb \addr_control|Add22~13 (
// Equation(s):
// \addr_control|Add22~13_sumout  = SUM(( \addr_control|count_y_new [1] ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~6  ))
// \addr_control|Add22~14  = CARRY(( \addr_control|count_y_new [1] ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~6  ))

	.dataa(!\addr_control|count_y_new [1]),
	.datab(gnd),
	.datac(!\addr_control|Equal9~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~13_sumout ),
	.cout(\addr_control|Add22~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~13 .extended_lut = "off";
defparam \addr_control|Add22~13 .lut_mask = 64'h00000F0F00005555;
defparam \addr_control|Add22~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N33
cyclonev_lcell_comb \addr_control|Add22~9 (
// Equation(s):
// \addr_control|Add22~9_sumout  = SUM(( \addr_control|count_y_new [1] ) + ( GND ) + ( \addr_control|Add22~2  ))
// \addr_control|Add22~10  = CARRY(( \addr_control|count_y_new [1] ) + ( GND ) + ( \addr_control|Add22~2  ))

	.dataa(!\addr_control|count_y_new [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~9_sumout ),
	.cout(\addr_control|Add22~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~9 .extended_lut = "off";
defparam \addr_control|Add22~9 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \addr_control|Mux201~0 (
// Equation(s):
// \addr_control|Mux201~0_combout  = ( \addr_control|Add22~9_sumout  & ( \addr_control|offset[12]~0_combout  & ( (\addr_control|Add22~13_sumout ) # (\addr_control|count_y_new[4]~0_combout ) ) ) ) # ( !\addr_control|Add22~9_sumout  & ( 
// \addr_control|offset[12]~0_combout  & ( (!\addr_control|count_y_new[4]~0_combout  & \addr_control|Add22~13_sumout ) ) ) ) # ( \addr_control|Add22~9_sumout  & ( !\addr_control|offset[12]~0_combout  & ( \addr_control|count_y_new[4]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\addr_control|count_y_new[4]~0_combout ),
	.datac(!\addr_control|Add22~13_sumout ),
	.datad(gnd),
	.datae(!\addr_control|Add22~9_sumout ),
	.dataf(!\addr_control|offset[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux201~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux201~0 .extended_lut = "off";
defparam \addr_control|Mux201~0 .lut_mask = 64'h000033330C0C3F3F;
defparam \addr_control|Mux201~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N31
dffeas \addr_control|count_y_new[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux201~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[1] .is_wysiwyg = "true";
defparam \addr_control|count_y_new[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb \addr_control|Add7~5 (
// Equation(s):
// \addr_control|Add7~5_sumout  = SUM(( \addr_control|count_y_new [1] ) + ( \addr_control|count_x_new [7] ) + ( \addr_control|Add7~2  ))
// \addr_control|Add7~6  = CARRY(( \addr_control|count_y_new [1] ) + ( \addr_control|count_x_new [7] ) + ( \addr_control|Add7~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_new [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_x_new [7]),
	.datag(gnd),
	.cin(\addr_control|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~5_sumout ),
	.cout(\addr_control|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~5 .extended_lut = "off";
defparam \addr_control|Add7~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \addr_control|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \MEM_ADDR[6]~input (
	.i(MEM_ADDR[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[6]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[6]~input .bus_hold = "false";
defparam \MEM_ADDR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y6_N59
dffeas \addr_base[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[6] .is_wysiwyg = "true";
defparam \addr_base[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N40
dffeas \addr_to_memory_control[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[6] .is_wysiwyg = "true";
defparam \addr_to_memory_control[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \addr_control|Add21~1 (
// Equation(s):
// \addr_control|Add21~1_sumout  = SUM(( \addr_control|count_y_new [0] ) + ( \addr_control|count_x_new [6] ) + ( !VCC ))
// \addr_control|Add21~2  = CARRY(( \addr_control|count_y_new [0] ) + ( \addr_control|count_x_new [6] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_new [0]),
	.datac(!\addr_control|count_x_new [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~1_sumout ),
	.cout(\addr_control|Add21~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~1 .extended_lut = "off";
defparam \addr_control|Add21~1 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N15
cyclonev_lcell_comb \addr_control|addr_out[0]~22 (
// Equation(s):
// \addr_control|addr_out[0]~22_combout  = ( \addr_control|counter_op [2] & ( (!\addr_control|state [0] & !\addr_control|counter_op [0]) ) ) # ( !\addr_control|counter_op [2] & ( !\addr_control|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|counter_op [0]),
	.datae(gnd),
	.dataf(!\addr_control|counter_op [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[0]~22 .extended_lut = "off";
defparam \addr_control|addr_out[0]~22 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \addr_control|addr_out[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N3
cyclonev_lcell_comb \addr_control|addr_out[17]~23 (
// Equation(s):
// \addr_control|addr_out[17]~23_combout  = ( \addr_control|addr_out[0]~22_combout  & ( (!\addr_control|state [2] & (((\addr_control|addr_out[0]~3_combout  & !\addr_control|state [1])))) # (\addr_control|state [2] & (!\addr_control|has_alg_on_exec~q  & 
// ((\addr_control|state [1])))) ) ) # ( !\addr_control|addr_out[0]~22_combout  & ( (!\addr_control|state [1]) # ((!\addr_control|has_alg_on_exec~q  & \addr_control|state [2])) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|addr_out[0]~3_combout ),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|state [1]),
	.datae(gnd),
	.dataf(!\addr_control|addr_out[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[17]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[17]~23 .extended_lut = "off";
defparam \addr_control|addr_out[17]~23 .lut_mask = 64'hFF0AFF0A300A300A;
defparam \addr_control|addr_out[17]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N0
cyclonev_lcell_comb \addr_control|addr_out[17]~18 (
// Equation(s):
// \addr_control|addr_out[17]~18_combout  = ( \addr_control|Equal3~1_combout  & ( \addr_control|Equal4~0_combout  & ( ((\addr_control|Equal3~0_combout  & \addr_control|count_x_old [6])) # (\addr_control|state [0]) ) ) ) # ( !\addr_control|Equal3~1_combout  & 
// ( \addr_control|Equal4~0_combout  & ( \addr_control|state [0] ) ) ) # ( \addr_control|Equal3~1_combout  & ( !\addr_control|Equal4~0_combout  & ( (\addr_control|Equal3~0_combout  & (\addr_control|count_x_old [6] & !\addr_control|state [0])) ) ) )

	.dataa(!\addr_control|Equal3~0_combout ),
	.datab(!\addr_control|count_x_old [6]),
	.datac(!\addr_control|state [0]),
	.datad(gnd),
	.datae(!\addr_control|Equal3~1_combout ),
	.dataf(!\addr_control|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[17]~18 .extended_lut = "off";
defparam \addr_control|addr_out[17]~18 .lut_mask = 64'h000010100F0F1F1F;
defparam \addr_control|addr_out[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N13
dffeas \addr_control|count_y_old[0]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux182~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [2]),
	.sload(gnd),
	.ena(\addr_control|Mux172~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[0]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_old[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \addr_control|Add17~5 (
// Equation(s):
// \addr_control|Add17~5_sumout  = SUM(( \addr_control|count_y_old[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \addr_control|Add17~6  = CARRY(( \addr_control|count_y_old[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~5_sumout ),
	.cout(\addr_control|Add17~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~5 .extended_lut = "off";
defparam \addr_control|Add17~5 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N54
cyclonev_lcell_comb \addr_control|Mux182~1 (
// Equation(s):
// \addr_control|Mux182~1_combout  = ( \addr_control|Equal3~1_combout  & ( \addr_control|count_y_old [0] & ( (!\addr_control|Equal3~0_combout ) # ((!\addr_control|count_x_old [6]) # ((!\addr_control|count_x_old[2]~9_combout ) # (\addr_control|Add17~5_sumout 
// ))) ) ) ) # ( !\addr_control|Equal3~1_combout  & ( \addr_control|count_y_old [0] ) ) # ( \addr_control|Equal3~1_combout  & ( !\addr_control|count_y_old [0] & ( (\addr_control|Equal3~0_combout  & (\addr_control|count_x_old [6] & 
// (\addr_control|Add17~5_sumout  & \addr_control|count_x_old[2]~9_combout ))) ) ) )

	.dataa(!\addr_control|Equal3~0_combout ),
	.datab(!\addr_control|count_x_old [6]),
	.datac(!\addr_control|Add17~5_sumout ),
	.datad(!\addr_control|count_x_old[2]~9_combout ),
	.datae(!\addr_control|Equal3~1_combout ),
	.dataf(!\addr_control|count_y_old [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux182~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux182~1 .extended_lut = "off";
defparam \addr_control|Mux182~1 .lut_mask = 64'h00000001FFFFFFEF;
defparam \addr_control|Mux182~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \addr_control|Add17~1 (
// Equation(s):
// \addr_control|Add17~1_sumout  = SUM(( \addr_control|count_y_old[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \addr_control|Add17~2  = CARRY(( \addr_control|count_y_old[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~1_sumout ),
	.cout(\addr_control|Add17~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~1 .extended_lut = "off";
defparam \addr_control|Add17~1 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N24
cyclonev_lcell_comb \addr_control|Mux182~0 (
// Equation(s):
// \addr_control|Mux182~0_combout  = ( \addr_control|counter_op[1]~DUPLICATE_q  & ( \addr_control|Equal4~1_combout  & ( (\addr_control|has_alg_on_exec~q  & !\addr_control|Add17~1_sumout ) ) ) ) # ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( 
// \addr_control|Equal4~1_combout  & ( (!\addr_control|Add17~5_sumout  & \addr_control|has_alg_on_exec~q ) ) ) ) # ( \addr_control|counter_op[1]~DUPLICATE_q  & ( !\addr_control|Equal4~1_combout  & ( (!\addr_control|count_y_old [0] & 
// \addr_control|has_alg_on_exec~q ) ) ) ) # ( !\addr_control|counter_op[1]~DUPLICATE_q  & ( !\addr_control|Equal4~1_combout  & ( (!\addr_control|count_y_old [0] & \addr_control|has_alg_on_exec~q ) ) ) )

	.dataa(!\addr_control|Add17~5_sumout ),
	.datab(!\addr_control|count_y_old [0]),
	.datac(!\addr_control|has_alg_on_exec~q ),
	.datad(!\addr_control|Add17~1_sumout ),
	.datae(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.dataf(!\addr_control|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux182~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux182~0 .extended_lut = "off";
defparam \addr_control|Mux182~0 .lut_mask = 64'h0C0C0C0C0A0A0F00;
defparam \addr_control|Mux182~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N12
cyclonev_lcell_comb \addr_control|Mux182~2 (
// Equation(s):
// \addr_control|Mux182~2_combout  = ( \addr_control|Mux182~0_combout  & ( (!\addr_control|state [1] & (\addr_control|has_alg_on_exec~q  & \addr_control|Mux182~1_combout )) ) ) # ( !\addr_control|Mux182~0_combout  & ( (!\addr_control|state [1] & 
// (\addr_control|has_alg_on_exec~q  & ((\addr_control|Mux182~1_combout )))) # (\addr_control|state [1] & (((!\addr_control|state [0])))) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|Mux182~1_combout ),
	.datae(gnd),
	.dataf(!\addr_control|Mux182~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux182~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux182~2 .extended_lut = "off";
defparam \addr_control|Mux182~2 .lut_mask = 64'h5072507200220022;
defparam \addr_control|Mux182~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \addr_control|count_y_old[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux182~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [2]),
	.sload(gnd),
	.ena(\addr_control|Mux172~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[0] .is_wysiwyg = "true";
defparam \addr_control|count_y_old[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N0
cyclonev_lcell_comb \addr_control|Add27~1 (
// Equation(s):
// \addr_control|Add27~1_sumout  = SUM(( \addr_control|count_x_old [6] ) + ( \addr_control|count_y_old[0]~DUPLICATE_q  ) + ( !VCC ))
// \addr_control|Add27~2  = CARRY(( \addr_control|count_x_old [6] ) + ( \addr_control|count_y_old[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[0]~DUPLICATE_q ),
	.datad(!\addr_control|count_x_old [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~1_sumout ),
	.cout(\addr_control|Add27~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~1 .extended_lut = "off";
defparam \addr_control|Add27~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \addr_control|Add27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \addr_control|Add5~9 (
// Equation(s):
// \addr_control|Add5~9_sumout  = SUM(( \addr_control|Add27~1_sumout  ) + ( GND ) + ( \addr_control|Add5~6  ))
// \addr_control|Add5~10  = CARRY(( \addr_control|Add27~1_sumout  ) + ( GND ) + ( \addr_control|Add5~6  ))

	.dataa(gnd),
	.datab(!\addr_control|Add27~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~9_sumout ),
	.cout(\addr_control|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~9 .extended_lut = "off";
defparam \addr_control|Add5~9 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \addr_control|Add11~1 (
// Equation(s):
// \addr_control|Add11~1_sumout  = SUM(( \addr_control|count_y_new [0] ) + ( \addr_control|count_x_new [6] ) + ( !VCC ))
// \addr_control|Add11~2  = CARRY(( \addr_control|count_y_new [0] ) + ( \addr_control|count_x_new [6] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_new [0]),
	.datac(!\addr_control|count_x_new [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~1_sumout ),
	.cout(\addr_control|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~1 .extended_lut = "off";
defparam \addr_control|Add11~1 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \addr_control|Add12~13 (
// Equation(s):
// \addr_control|Add12~13_sumout  = SUM(( !\addr_control|Add11~1_sumout  $ (\addr_control|offset [14]) ) + ( \addr_control|Add12~11  ) + ( \addr_control|Add12~10  ))
// \addr_control|Add12~14  = CARRY(( !\addr_control|Add11~1_sumout  $ (\addr_control|offset [14]) ) + ( \addr_control|Add12~11  ) + ( \addr_control|Add12~10  ))
// \addr_control|Add12~15  = SHARE((\addr_control|Add11~1_sumout  & !\addr_control|offset [14]))

	.dataa(!\addr_control|Add11~1_sumout ),
	.datab(gnd),
	.datac(!\addr_control|offset [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~10 ),
	.sharein(\addr_control|Add12~11 ),
	.combout(),
	.sumout(\addr_control|Add12~13_sumout ),
	.cout(\addr_control|Add12~14 ),
	.shareout(\addr_control|Add12~15 ));
// synopsys translate_off
defparam \addr_control|Add12~13 .extended_lut = "off";
defparam \addr_control|Add12~13 .lut_mask = 64'h000050500000A5A5;
defparam \addr_control|Add12~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N0
cyclonev_lcell_comb \addr_control|Add9~1 (
// Equation(s):
// \addr_control|Add9~1_sumout  = SUM(( \addr_control|count_x_old [6] ) + ( \addr_control|count_y_old[0]~DUPLICATE_q  ) + ( !VCC ))
// \addr_control|Add9~2  = CARRY(( \addr_control|count_x_old [6] ) + ( \addr_control|count_y_old[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[0]~DUPLICATE_q ),
	.datad(!\addr_control|count_x_old [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~1_sumout ),
	.cout(\addr_control|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~1 .extended_lut = "off";
defparam \addr_control|Add9~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \addr_control|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N6
cyclonev_lcell_comb \addr_control|Mux156~0 (
// Equation(s):
// \addr_control|Mux156~0_combout  = ( \addr_control|state [0] & ( \addr_control|Add9~1_sumout  & ( (\addr_control|Add12~13_sumout ) # (\addr_control|addr_out[17]~18_combout ) ) ) ) # ( !\addr_control|state [0] & ( \addr_control|Add9~1_sumout  & ( 
// (!\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add5~9_sumout ))) # (\addr_control|addr_out[17]~18_combout  & (\addr_control|count_y_old [0])) ) ) ) # ( \addr_control|state [0] & ( !\addr_control|Add9~1_sumout  & ( 
// (!\addr_control|addr_out[17]~18_combout  & \addr_control|Add12~13_sumout ) ) ) ) # ( !\addr_control|state [0] & ( !\addr_control|Add9~1_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add5~9_sumout ))) # 
// (\addr_control|addr_out[17]~18_combout  & (\addr_control|count_y_old [0])) ) ) )

	.dataa(!\addr_control|addr_out[17]~18_combout ),
	.datab(!\addr_control|count_y_old [0]),
	.datac(!\addr_control|Add5~9_sumout ),
	.datad(!\addr_control|Add12~13_sumout ),
	.datae(!\addr_control|state [0]),
	.dataf(!\addr_control|Add9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux156~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux156~0 .extended_lut = "off";
defparam \addr_control|Mux156~0 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \addr_control|Mux156~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \addr_control|Add28~13 (
// Equation(s):
// \addr_control|Add28~13_sumout  = SUM(( !\addr_control|offset [14] $ (\addr_control|Add27~1_sumout ) ) + ( \addr_control|Add28~11  ) + ( \addr_control|Add28~10  ))
// \addr_control|Add28~14  = CARRY(( !\addr_control|offset [14] $ (\addr_control|Add27~1_sumout ) ) + ( \addr_control|Add28~11  ) + ( \addr_control|Add28~10  ))
// \addr_control|Add28~15  = SHARE((!\addr_control|offset [14] & \addr_control|Add27~1_sumout ))

	.dataa(gnd),
	.datab(!\addr_control|offset [14]),
	.datac(!\addr_control|Add27~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~10 ),
	.sharein(\addr_control|Add28~11 ),
	.combout(),
	.sumout(\addr_control|Add28~13_sumout ),
	.cout(\addr_control|Add28~14 ),
	.shareout(\addr_control|Add28~15 ));
// synopsys translate_off
defparam \addr_control|Add28~13 .extended_lut = "off";
defparam \addr_control|Add28~13 .lut_mask = 64'h00000C0C0000C3C3;
defparam \addr_control|Add28~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \addr_control|addr_out[14]~20 (
// Equation(s):
// \addr_control|addr_out[14]~20_combout  = ( \addr_control|counter_op [2] & ( (\addr_control|state [1] & ((!\addr_control|has_alg_on_exec~q ) # (\addr_control|counter_op[1]~DUPLICATE_q ))) ) ) # ( !\addr_control|counter_op [2] & ( \addr_control|state [1] ) 
// )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|counter_op [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[14]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[14]~20 .extended_lut = "off";
defparam \addr_control|addr_out[14]~20 .lut_mask = 64'h3333333323232323;
defparam \addr_control|addr_out[14]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \addr_control|addr_out[17]~21 (
// Equation(s):
// \addr_control|addr_out[17]~21_combout  = ( !\addr_control|addr_out[14]~20_combout  & ( (!\addr_control|addr_out[0]~3_combout ) # (!\addr_control|addr_out[14]~19_combout ) ) )

	.dataa(!\addr_control|addr_out[0]~3_combout ),
	.datab(gnd),
	.datac(!\addr_control|addr_out[14]~19_combout ),
	.datad(gnd),
	.datae(!\addr_control|addr_out[14]~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[17]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[17]~21 .extended_lut = "off";
defparam \addr_control|addr_out[17]~21 .lut_mask = 64'hFAFA0000FAFA0000;
defparam \addr_control|addr_out[17]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \addr_control|Mux156~1 (
// Equation(s):
// \addr_control|Mux156~1_combout  = ( \addr_control|Add28~13_sumout  & ( \addr_control|addr_out[17]~21_combout  & ( (!\addr_control|addr_out[17]~23_combout  & (\addr_control|Add21~1_sumout )) # (\addr_control|addr_out[17]~23_combout  & 
// ((\addr_control|Mux156~0_combout ))) ) ) ) # ( !\addr_control|Add28~13_sumout  & ( \addr_control|addr_out[17]~21_combout  & ( (!\addr_control|addr_out[17]~23_combout  & (\addr_control|Add21~1_sumout )) # (\addr_control|addr_out[17]~23_combout  & 
// ((\addr_control|Mux156~0_combout ))) ) ) ) # ( \addr_control|Add28~13_sumout  & ( !\addr_control|addr_out[17]~21_combout  & ( !\addr_control|addr_out[17]~23_combout  ) ) )

	.dataa(!\addr_control|Add21~1_sumout ),
	.datab(gnd),
	.datac(!\addr_control|addr_out[17]~23_combout ),
	.datad(!\addr_control|Mux156~0_combout ),
	.datae(!\addr_control|Add28~13_sumout ),
	.dataf(!\addr_control|addr_out[17]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux156~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux156~1 .extended_lut = "off";
defparam \addr_control|Mux156~1 .lut_mask = 64'h0000F0F0505F505F;
defparam \addr_control|Mux156~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \addr_control|Mux156~2 (
// Equation(s):
// \addr_control|Mux156~2_combout  = ( \addr_control|Mux156~1_combout  & ( \addr_control|Add11~1_sumout  & ( (!\addr_control|addr_out[17]~24_combout ) # ((!\addr_control|addr_out[0]~13_combout  & ((addr_to_memory_control[6]))) # 
// (\addr_control|addr_out[0]~13_combout  & (\addr_control|Add7~5_sumout ))) ) ) ) # ( !\addr_control|Mux156~1_combout  & ( \addr_control|Add11~1_sumout  & ( (!\addr_control|addr_out[17]~24_combout  & (((\addr_control|addr_out[0]~13_combout )))) # 
// (\addr_control|addr_out[17]~24_combout  & ((!\addr_control|addr_out[0]~13_combout  & ((addr_to_memory_control[6]))) # (\addr_control|addr_out[0]~13_combout  & (\addr_control|Add7~5_sumout )))) ) ) ) # ( \addr_control|Mux156~1_combout  & ( 
// !\addr_control|Add11~1_sumout  & ( (!\addr_control|addr_out[17]~24_combout  & (((!\addr_control|addr_out[0]~13_combout )))) # (\addr_control|addr_out[17]~24_combout  & ((!\addr_control|addr_out[0]~13_combout  & ((addr_to_memory_control[6]))) # 
// (\addr_control|addr_out[0]~13_combout  & (\addr_control|Add7~5_sumout )))) ) ) ) # ( !\addr_control|Mux156~1_combout  & ( !\addr_control|Add11~1_sumout  & ( (\addr_control|addr_out[17]~24_combout  & ((!\addr_control|addr_out[0]~13_combout  & 
// ((addr_to_memory_control[6]))) # (\addr_control|addr_out[0]~13_combout  & (\addr_control|Add7~5_sumout )))) ) ) )

	.dataa(!\addr_control|addr_out[17]~24_combout ),
	.datab(!\addr_control|Add7~5_sumout ),
	.datac(!addr_to_memory_control[6]),
	.datad(!\addr_control|addr_out[0]~13_combout ),
	.datae(!\addr_control|Mux156~1_combout ),
	.dataf(!\addr_control|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux156~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux156~2 .extended_lut = "off";
defparam \addr_control|Mux156~2 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \addr_control|Mux156~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \addr_control|addr_out[17]~25 (
// Equation(s):
// \addr_control|addr_out[17]~25_combout  = ( \addr_control|addr_out[0]~8_combout  & ( \addr_control|addr_out[17]~12_combout  & ( (((!\addr_control|always0~2_combout ) # (\addr_control|state [1])) # (\addr_control|state [2])) # (\addr_control|state [0]) ) ) 
// ) # ( !\addr_control|addr_out[0]~8_combout  & ( \addr_control|addr_out[17]~12_combout  & ( (!\addr_control|state [2] & (((!\addr_control|always0~2_combout ) # (\addr_control|state [1])) # (\addr_control|state [0]))) ) ) ) # ( 
// \addr_control|addr_out[0]~8_combout  & ( !\addr_control|addr_out[17]~12_combout  & ( ((!\addr_control|state [0] & ((!\addr_control|always0~2_combout ) # (\addr_control|state [1]))) # (\addr_control|state [0] & (!\addr_control|state [1]))) # 
// (\addr_control|state [2]) ) ) ) # ( !\addr_control|addr_out[0]~8_combout  & ( !\addr_control|addr_out[17]~12_combout  & ( (!\addr_control|state [2] & ((!\addr_control|state [0] & ((!\addr_control|always0~2_combout ) # (\addr_control|state [1]))) # 
// (\addr_control|state [0] & (!\addr_control|state [1])))) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|always0~2_combout ),
	.datae(!\addr_control|addr_out[0]~8_combout ),
	.dataf(!\addr_control|addr_out[17]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[17]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[17]~25 .extended_lut = "off";
defparam \addr_control|addr_out[17]~25 .lut_mask = 64'hC848FB7BCC4CFF7F;
defparam \addr_control|addr_out[17]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N37
dffeas \addr_control|addr_out[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux156~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[6] .is_wysiwyg = "true";
defparam \addr_control|addr_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \addr_control|count_y_old[8]~1 (
// Equation(s):
// \addr_control|count_y_old[8]~1_combout  = ( \addr_control|state [0] & ( (\addr_control|state [1] & ((!\addr_control|has_alg_on_exec~q ) # (\addr_control|counter_op[1]~DUPLICATE_q ))) ) ) # ( !\addr_control|state [0] & ( (!\addr_control|has_alg_on_exec~q ) 
// # ((\addr_control|counter_op[1]~DUPLICATE_q  & \addr_control|state [1])) ) )

	.dataa(gnd),
	.datab(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(gnd),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_old[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_old[8]~1 .extended_lut = "off";
defparam \addr_control|count_y_old[8]~1 .lut_mask = 64'hFF03FF030F030F03;
defparam \addr_control|count_y_old[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N45
cyclonev_lcell_comb \addr_control|count_y_old[8]~0 (
// Equation(s):
// \addr_control|count_y_old[8]~0_combout  = ( \addr_control|has_alg_on_exec~q  & ( (\addr_control|state [0] & !\addr_control|state [1]) ) ) # ( !\addr_control|has_alg_on_exec~q  & ( !\addr_control|state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|state [1]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_old[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_old[8]~0 .extended_lut = "off";
defparam \addr_control|count_y_old[8]~0 .lut_mask = 64'hFF00FF000F000F00;
defparam \addr_control|count_y_old[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N6
cyclonev_lcell_comb \addr_control|count_y_old[8]~2 (
// Equation(s):
// \addr_control|count_y_old[8]~2_combout  = ( !\addr_control|has_alg_on_exec~q  & ( !\addr_control|offset[12]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|offset[12]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_old[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_old[8]~2 .extended_lut = "off";
defparam \addr_control|count_y_old[8]~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \addr_control|count_y_old[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \addr_control|count_x_old[2]~10 (
// Equation(s):
// \addr_control|count_x_old[2]~10_combout  = ( \addr_control|has_alg_on_exec~q  & ( !\addr_control|state [1] ) )

	.dataa(gnd),
	.datab(!\addr_control|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_x_old[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_x_old[2]~10 .extended_lut = "off";
defparam \addr_control|count_x_old[2]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \addr_control|count_x_old[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \addr_control|count_y_old[8]~3 (
// Equation(s):
// \addr_control|count_y_old[8]~3_combout  = ( \addr_control|counter_op [2] & ( \addr_control|state [1] & ( (\addr_control|state [2] & (!\addr_control|has_alg_on_exec~q  & !\addr_control|state [0])) ) ) ) # ( !\addr_control|counter_op [2] & ( 
// \addr_control|state [1] & ( (\addr_control|state [2] & (!\addr_control|state [0] & ((!\addr_control|counter_op [0]) # (!\addr_control|has_alg_on_exec~q )))) ) ) ) # ( \addr_control|counter_op [2] & ( !\addr_control|state [1] & ( \addr_control|state [2] ) 
// ) ) # ( !\addr_control|counter_op [2] & ( !\addr_control|state [1] & ( \addr_control|state [2] ) ) )

	.dataa(!\addr_control|state [2]),
	.datab(!\addr_control|counter_op [0]),
	.datac(!\addr_control|has_alg_on_exec~q ),
	.datad(!\addr_control|state [0]),
	.datae(!\addr_control|counter_op [2]),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_old[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_old[8]~3 .extended_lut = "off";
defparam \addr_control|count_y_old[8]~3 .lut_mask = 64'h5555555554005000;
defparam \addr_control|count_y_old[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \addr_control|count_y_old[8]~4 (
// Equation(s):
// \addr_control|count_y_old[8]~4_combout  = ( \addr_control|counter_op[1]~0_combout  & ( \addr_control|count_y_old[8]~3_combout  & ( ((!\addr_control|count_x_old[2]~10_combout ) # ((!\addr_control|Equal3~3_combout  & \addr_control|count_x_old[2]~9_combout 
// ))) # (\addr_control|Equal6~1_combout ) ) ) ) # ( !\addr_control|counter_op[1]~0_combout  & ( \addr_control|count_y_old[8]~3_combout  & ( (!\addr_control|count_x_old[2]~10_combout ) # ((!\addr_control|Equal3~3_combout  & 
// \addr_control|count_x_old[2]~9_combout )) ) ) )

	.dataa(!\addr_control|Equal6~1_combout ),
	.datab(!\addr_control|Equal3~3_combout ),
	.datac(!\addr_control|count_x_old[2]~9_combout ),
	.datad(!\addr_control|count_x_old[2]~10_combout ),
	.datae(!\addr_control|counter_op[1]~0_combout ),
	.dataf(!\addr_control|count_y_old[8]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|count_y_old[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|count_y_old[8]~4 .extended_lut = "off";
defparam \addr_control|count_y_old[8]~4 .lut_mask = 64'h00000000FF0CFF5D;
defparam \addr_control|count_y_old[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N44
dffeas \addr_control|count_y_old[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux181~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[1] .is_wysiwyg = "true";
defparam \addr_control|count_y_old[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N0
cyclonev_lcell_comb \addr_control|Add13~1 (
// Equation(s):
// \addr_control|Add13~1_sumout  = SUM(( \addr_control|count_y_old [1] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add13~2  = CARRY(( \addr_control|count_y_old [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_old [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add13~1_sumout ),
	.cout(\addr_control|Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add13~1 .extended_lut = "off";
defparam \addr_control|Add13~1 .lut_mask = 64'h0000000000003333;
defparam \addr_control|Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \addr_control|Add17~13 (
// Equation(s):
// \addr_control|Add17~13_sumout  = SUM(( \addr_control|count_y_old[1]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~6  ))
// \addr_control|Add17~14  = CARRY(( \addr_control|count_y_old[1]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~13_sumout ),
	.cout(\addr_control|Add17~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~13 .extended_lut = "off";
defparam \addr_control|Add17~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \addr_control|Add17~9 (
// Equation(s):
// \addr_control|Add17~9_sumout  = SUM(( \addr_control|count_y_old[1]~DUPLICATE_q  ) + ( \addr_control|Equal8~1_combout  ) + ( \addr_control|Add17~2  ))
// \addr_control|Add17~10  = CARRY(( \addr_control|count_y_old[1]~DUPLICATE_q  ) + ( \addr_control|Equal8~1_combout  ) + ( \addr_control|Add17~2  ))

	.dataa(!\addr_control|Equal8~1_combout ),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~9_sumout ),
	.cout(\addr_control|Add17~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~9 .extended_lut = "off";
defparam \addr_control|Add17~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N42
cyclonev_lcell_comb \addr_control|Mux181~0 (
// Equation(s):
// \addr_control|Mux181~0_combout  = ( \addr_control|Add17~9_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & ((!\addr_control|count_y_old[8]~0_combout  & ((\addr_control|Add17~13_sumout ))) # (\addr_control|count_y_old[8]~0_combout  & 
// (\addr_control|Add13~1_sumout )))) # (\addr_control|count_y_old[8]~1_combout  & (!\addr_control|count_y_old[8]~0_combout )) ) ) # ( !\addr_control|Add17~9_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & ((!\addr_control|count_y_old[8]~0_combout  & 
// ((\addr_control|Add17~13_sumout ))) # (\addr_control|count_y_old[8]~0_combout  & (\addr_control|Add13~1_sumout )))) ) )

	.dataa(!\addr_control|count_y_old[8]~1_combout ),
	.datab(!\addr_control|count_y_old[8]~0_combout ),
	.datac(!\addr_control|Add13~1_sumout ),
	.datad(!\addr_control|Add17~13_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add17~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux181~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux181~0 .extended_lut = "off";
defparam \addr_control|Mux181~0 .lut_mask = 64'h028A028A46CE46CE;
defparam \addr_control|Mux181~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N43
dffeas \addr_control|count_y_old[1]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux181~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[1]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_old[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N3
cyclonev_lcell_comb \addr_control|Add27~5 (
// Equation(s):
// \addr_control|Add27~5_sumout  = SUM(( \addr_control|count_x_old [7] ) + ( \addr_control|count_y_old[1]~DUPLICATE_q  ) + ( \addr_control|Add27~2  ))
// \addr_control|Add27~6  = CARRY(( \addr_control|count_x_old [7] ) + ( \addr_control|count_y_old[1]~DUPLICATE_q  ) + ( \addr_control|Add27~2  ))

	.dataa(!\addr_control|count_x_old [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_y_old[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\addr_control|Add27~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~5_sumout ),
	.cout(\addr_control|Add27~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~5 .extended_lut = "off";
defparam \addr_control|Add27~5 .lut_mask = 64'h0000FF0000005555;
defparam \addr_control|Add27~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N21
cyclonev_lcell_comb \addr_control|Add28~17 (
// Equation(s):
// \addr_control|Add28~17_sumout  = SUM(( !\addr_control|Add27~5_sumout  ) + ( \addr_control|Add28~15  ) + ( \addr_control|Add28~14  ))
// \addr_control|Add28~18  = CARRY(( !\addr_control|Add27~5_sumout  ) + ( \addr_control|Add28~15  ) + ( \addr_control|Add28~14  ))
// \addr_control|Add28~19  = SHARE(\addr_control|Add27~5_sumout )

	.dataa(!\addr_control|Add27~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~14 ),
	.sharein(\addr_control|Add28~15 ),
	.combout(),
	.sumout(\addr_control|Add28~17_sumout ),
	.cout(\addr_control|Add28~18 ),
	.shareout(\addr_control|Add28~19 ));
// synopsys translate_off
defparam \addr_control|Add28~17 .extended_lut = "off";
defparam \addr_control|Add28~17 .lut_mask = 64'h000055550000AAAA;
defparam \addr_control|Add28~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \addr_control|Add21~5 (
// Equation(s):
// \addr_control|Add21~5_sumout  = SUM(( \addr_control|count_x_new [7] ) + ( \addr_control|count_y_new [1] ) + ( \addr_control|Add21~2  ))
// \addr_control|Add21~6  = CARRY(( \addr_control|count_x_new [7] ) + ( \addr_control|count_y_new [1] ) + ( \addr_control|Add21~2  ))

	.dataa(!\addr_control|count_y_new [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|count_x_new [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~5_sumout ),
	.cout(\addr_control|Add21~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~5 .extended_lut = "off";
defparam \addr_control|Add21~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \addr_control|Add21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \addr_control|Add11~5 (
// Equation(s):
// \addr_control|Add11~5_sumout  = SUM(( \addr_control|count_y_new [1] ) + ( \addr_control|count_x_new [7] ) + ( \addr_control|Add11~2  ))
// \addr_control|Add11~6  = CARRY(( \addr_control|count_y_new [1] ) + ( \addr_control|count_x_new [7] ) + ( \addr_control|Add11~2  ))

	.dataa(!\addr_control|count_x_new [7]),
	.datab(gnd),
	.datac(!\addr_control|count_y_new [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~5_sumout ),
	.cout(\addr_control|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~5 .extended_lut = "off";
defparam \addr_control|Add11~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N21
cyclonev_lcell_comb \addr_control|Add12~17 (
// Equation(s):
// \addr_control|Add12~17_sumout  = SUM(( !\addr_control|Add11~5_sumout  ) + ( \addr_control|Add12~15  ) + ( \addr_control|Add12~14  ))
// \addr_control|Add12~18  = CARRY(( !\addr_control|Add11~5_sumout  ) + ( \addr_control|Add12~15  ) + ( \addr_control|Add12~14  ))
// \addr_control|Add12~19  = SHARE(\addr_control|Add11~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~14 ),
	.sharein(\addr_control|Add12~15 ),
	.combout(),
	.sumout(\addr_control|Add12~17_sumout ),
	.cout(\addr_control|Add12~18 ),
	.shareout(\addr_control|Add12~19 ));
// synopsys translate_off
defparam \addr_control|Add12~17 .extended_lut = "off";
defparam \addr_control|Add12~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add12~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N3
cyclonev_lcell_comb \addr_control|Add9~5 (
// Equation(s):
// \addr_control|Add9~5_sumout  = SUM(( \addr_control|count_y_old[1]~DUPLICATE_q  ) + ( \addr_control|count_x_old [7] ) + ( \addr_control|Add9~2  ))
// \addr_control|Add9~6  = CARRY(( \addr_control|count_y_old[1]~DUPLICATE_q  ) + ( \addr_control|count_x_old [7] ) + ( \addr_control|Add9~2  ))

	.dataa(!\addr_control|count_y_old[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\addr_control|count_x_old [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~5_sumout ),
	.cout(\addr_control|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~5 .extended_lut = "off";
defparam \addr_control|Add9~5 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \addr_control|Add5~13 (
// Equation(s):
// \addr_control|Add5~13_sumout  = SUM(( \addr_control|Add27~5_sumout  ) + ( VCC ) + ( \addr_control|Add5~10  ))
// \addr_control|Add5~14  = CARRY(( \addr_control|Add27~5_sumout  ) + ( VCC ) + ( \addr_control|Add5~10  ))

	.dataa(!\addr_control|Add27~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~13_sumout ),
	.cout(\addr_control|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~13 .extended_lut = "off";
defparam \addr_control|Add5~13 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N36
cyclonev_lcell_comb \addr_control|Mux155~0 (
// Equation(s):
// \addr_control|Mux155~0_combout  = ( \addr_control|state [0] & ( \addr_control|count_y_old[1]~DUPLICATE_q  & ( (!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add12~17_sumout )) # (\addr_control|addr_out[17]~18_combout  & 
// ((\addr_control|Add9~5_sumout ))) ) ) ) # ( !\addr_control|state [0] & ( \addr_control|count_y_old[1]~DUPLICATE_q  & ( (\addr_control|Add5~13_sumout ) # (\addr_control|addr_out[17]~18_combout ) ) ) ) # ( \addr_control|state [0] & ( 
// !\addr_control|count_y_old[1]~DUPLICATE_q  & ( (!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add12~17_sumout )) # (\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add9~5_sumout ))) ) ) ) # ( !\addr_control|state [0] & ( 
// !\addr_control|count_y_old[1]~DUPLICATE_q  & ( (!\addr_control|addr_out[17]~18_combout  & \addr_control|Add5~13_sumout ) ) ) )

	.dataa(!\addr_control|addr_out[17]~18_combout ),
	.datab(!\addr_control|Add12~17_sumout ),
	.datac(!\addr_control|Add9~5_sumout ),
	.datad(!\addr_control|Add5~13_sumout ),
	.datae(!\addr_control|state [0]),
	.dataf(!\addr_control|count_y_old[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux155~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux155~0 .extended_lut = "off";
defparam \addr_control|Mux155~0 .lut_mask = 64'h00AA272755FF2727;
defparam \addr_control|Mux155~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \addr_control|Mux155~1 (
// Equation(s):
// \addr_control|Mux155~1_combout  = ( \addr_control|Mux155~0_combout  & ( \addr_control|addr_out[17]~21_combout  & ( (\addr_control|addr_out[17]~23_combout ) # (\addr_control|Add21~5_sumout ) ) ) ) # ( !\addr_control|Mux155~0_combout  & ( 
// \addr_control|addr_out[17]~21_combout  & ( (\addr_control|Add21~5_sumout  & !\addr_control|addr_out[17]~23_combout ) ) ) ) # ( \addr_control|Mux155~0_combout  & ( !\addr_control|addr_out[17]~21_combout  & ( (\addr_control|Add28~17_sumout  & 
// !\addr_control|addr_out[17]~23_combout ) ) ) ) # ( !\addr_control|Mux155~0_combout  & ( !\addr_control|addr_out[17]~21_combout  & ( (\addr_control|Add28~17_sumout  & !\addr_control|addr_out[17]~23_combout ) ) ) )

	.dataa(!\addr_control|Add28~17_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add21~5_sumout ),
	.datad(!\addr_control|addr_out[17]~23_combout ),
	.datae(!\addr_control|Mux155~0_combout ),
	.dataf(!\addr_control|addr_out[17]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux155~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux155~1 .extended_lut = "off";
defparam \addr_control|Mux155~1 .lut_mask = 64'h550055000F000FFF;
defparam \addr_control|Mux155~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N40
dffeas \addr_control|count_y_new[2]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux200~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[2]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_new[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \addr_control|Add22~17 (
// Equation(s):
// \addr_control|Add22~17_sumout  = SUM(( \addr_control|count_y_new[2]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~10  ))
// \addr_control|Add22~18  = CARRY(( \addr_control|count_y_new[2]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_new[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~17_sumout ),
	.cout(\addr_control|Add22~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~17 .extended_lut = "off";
defparam \addr_control|Add22~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add22~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \addr_control|Add22~21 (
// Equation(s):
// \addr_control|Add22~21_sumout  = SUM(( !\addr_control|Equal9~2_combout  ) + ( \addr_control|count_y_new[2]~DUPLICATE_q  ) + ( \addr_control|Add22~14  ))
// \addr_control|Add22~22  = CARRY(( !\addr_control|Equal9~2_combout  ) + ( \addr_control|count_y_new[2]~DUPLICATE_q  ) + ( \addr_control|Add22~14  ))

	.dataa(gnd),
	.datab(!\addr_control|Equal9~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_y_new[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\addr_control|Add22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~21_sumout ),
	.cout(\addr_control|Add22~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~21 .extended_lut = "off";
defparam \addr_control|Add22~21 .lut_mask = 64'h0000FF000000CCCC;
defparam \addr_control|Add22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N39
cyclonev_lcell_comb \addr_control|Mux200~0 (
// Equation(s):
// \addr_control|Mux200~0_combout  = ( \addr_control|offset[12]~0_combout  & ( (!\addr_control|count_y_new[4]~0_combout  & ((\addr_control|Add22~21_sumout ))) # (\addr_control|count_y_new[4]~0_combout  & (\addr_control|Add22~17_sumout )) ) ) # ( 
// !\addr_control|offset[12]~0_combout  & ( (!\addr_control|count_y_new[4]~0_combout ) # (\addr_control|Add22~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\addr_control|count_y_new[4]~0_combout ),
	.datac(!\addr_control|Add22~17_sumout ),
	.datad(!\addr_control|Add22~21_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|offset[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux200~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux200~0 .extended_lut = "off";
defparam \addr_control|Mux200~0 .lut_mask = 64'hCFCFCFCF03CF03CF;
defparam \addr_control|Mux200~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N41
dffeas \addr_control|count_y_new[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux200~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[2] .is_wysiwyg = "true";
defparam \addr_control|count_y_new[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N0
cyclonev_lcell_comb \addr_control|Add19~1 (
// Equation(s):
// \addr_control|Add19~1_sumout  = SUM(( \addr_control|count_y_new [0] ) + ( \addr_control|count_y_new [2] ) + ( !VCC ))
// \addr_control|Add19~2  = CARRY(( \addr_control|count_y_new [0] ) + ( \addr_control|count_y_new [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_new [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_y_new [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~1_sumout ),
	.cout(\addr_control|Add19~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~1 .extended_lut = "off";
defparam \addr_control|Add19~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \addr_control|Add19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \addr_control|Add7~9 (
// Equation(s):
// \addr_control|Add7~9_sumout  = SUM(( \addr_control|count_x_new [8] ) + ( \addr_control|Add19~1_sumout  ) + ( \addr_control|Add7~6  ))
// \addr_control|Add7~10  = CARRY(( \addr_control|count_x_new [8] ) + ( \addr_control|Add19~1_sumout  ) + ( \addr_control|Add7~6  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_new [8]),
	.datac(!\addr_control|Add19~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~9_sumout ),
	.cout(\addr_control|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~9 .extended_lut = "off";
defparam \addr_control|Add7~9 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \MEM_ADDR[7]~input (
	.i(MEM_ADDR[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[7]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[7]~input .bus_hold = "false";
defparam \MEM_ADDR[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y6_N52
dffeas \addr_base[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[7] .is_wysiwyg = "true";
defparam \addr_base[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N34
dffeas \addr_to_memory_control[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[7] .is_wysiwyg = "true";
defparam \addr_to_memory_control[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \addr_control|Mux155~2 (
// Equation(s):
// \addr_control|Mux155~2_combout  = ( addr_to_memory_control[7] & ( \addr_control|addr_out[0]~13_combout  & ( (!\addr_control|addr_out[17]~24_combout  & (\addr_control|Add11~5_sumout )) # (\addr_control|addr_out[17]~24_combout  & 
// ((\addr_control|Add7~9_sumout ))) ) ) ) # ( !addr_to_memory_control[7] & ( \addr_control|addr_out[0]~13_combout  & ( (!\addr_control|addr_out[17]~24_combout  & (\addr_control|Add11~5_sumout )) # (\addr_control|addr_out[17]~24_combout  & 
// ((\addr_control|Add7~9_sumout ))) ) ) ) # ( addr_to_memory_control[7] & ( !\addr_control|addr_out[0]~13_combout  & ( (\addr_control|Mux155~1_combout ) # (\addr_control|addr_out[17]~24_combout ) ) ) ) # ( !addr_to_memory_control[7] & ( 
// !\addr_control|addr_out[0]~13_combout  & ( (!\addr_control|addr_out[17]~24_combout  & \addr_control|Mux155~1_combout ) ) ) )

	.dataa(!\addr_control|addr_out[17]~24_combout ),
	.datab(!\addr_control|Mux155~1_combout ),
	.datac(!\addr_control|Add11~5_sumout ),
	.datad(!\addr_control|Add7~9_sumout ),
	.datae(!addr_to_memory_control[7]),
	.dataf(!\addr_control|addr_out[0]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux155~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux155~2 .extended_lut = "off";
defparam \addr_control|Mux155~2 .lut_mask = 64'h222277770A5F0A5F;
defparam \addr_control|Mux155~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N19
dffeas \addr_control|addr_out[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux155~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[7] .is_wysiwyg = "true";
defparam \addr_control|addr_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \addr_control|addr_out[14]~27 (
// Equation(s):
// \addr_control|addr_out[14]~27_combout  = ( last_instruction[0] & ( (!\addr_control|state [0] & (!last_instruction[2] $ (!last_instruction[1]))) ) ) # ( !last_instruction[0] & ( (last_instruction[2] & !\addr_control|state [0]) ) )

	.dataa(gnd),
	.datab(!last_instruction[2]),
	.datac(!\addr_control|state [0]),
	.datad(!last_instruction[1]),
	.datae(gnd),
	.dataf(!last_instruction[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[14]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[14]~27 .extended_lut = "off";
defparam \addr_control|addr_out[14]~27 .lut_mask = 64'h3030303030C030C0;
defparam \addr_control|addr_out[14]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \addr_control|addr_out[14]~28 (
// Equation(s):
// \addr_control|addr_out[14]~28_combout  = ( \addr_control|addr_out[14]~27_combout  & ( (\addr_control|state [1] & !\addr_control|state [0]) ) ) # ( !\addr_control|addr_out[14]~27_combout  & ( (!\addr_control|state [1]) # (!\addr_control|state [0]) ) )

	.dataa(gnd),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|addr_out[14]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[14]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[14]~28 .extended_lut = "off";
defparam \addr_control|addr_out[14]~28 .lut_mask = 64'hFCFCFCFC30303030;
defparam \addr_control|addr_out[14]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N3
cyclonev_lcell_comb \addr_control|addr_out[14]~29 (
// Equation(s):
// \addr_control|addr_out[14]~29_combout  = ( \addr_control|addr_out[14]~19_combout  & ( (!\addr_control|addr_out[14]~27_combout  & (\addr_control|Equal4~0_combout  & !\addr_control|addr_out[14]~28_combout )) ) ) # ( !\addr_control|addr_out[14]~19_combout  & 
// ( (\addr_control|Equal4~0_combout  & !\addr_control|addr_out[14]~28_combout ) ) )

	.dataa(!\addr_control|addr_out[14]~27_combout ),
	.datab(!\addr_control|Equal4~0_combout ),
	.datac(!\addr_control|addr_out[14]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|addr_out[14]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[14]~29 .extended_lut = "off";
defparam \addr_control|addr_out[14]~29 .lut_mask = 64'h3030303020202020;
defparam \addr_control|addr_out[14]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \addr_control|Mux1~0 (
// Equation(s):
// \addr_control|Mux1~0_combout  = ( last_instruction[0] & ( (last_instruction[1] & !last_instruction[2]) ) ) # ( !last_instruction[0] & ( (!last_instruction[1] & last_instruction[2]) ) )

	.dataa(gnd),
	.datab(!last_instruction[1]),
	.datac(!last_instruction[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!last_instruction[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux1~0 .extended_lut = "off";
defparam \addr_control|Mux1~0 .lut_mask = 64'h0C0C0C0C30303030;
defparam \addr_control|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N44
dffeas \addr_control|addr_base_rd[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_control|offset[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_base_rd [14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_base_rd[14] .is_wysiwyg = "true";
defparam \addr_control|addr_base_rd[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N38
dffeas \addr_control|count_y_old[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux180~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[2] .is_wysiwyg = "true";
defparam \addr_control|count_y_old[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N3
cyclonev_lcell_comb \addr_control|Add13~5 (
// Equation(s):
// \addr_control|Add13~5_sumout  = SUM(( \addr_control|count_y_old [2] ) + ( GND ) + ( \addr_control|Add13~2  ))
// \addr_control|Add13~6  = CARRY(( \addr_control|count_y_old [2] ) + ( GND ) + ( \addr_control|Add13~2  ))

	.dataa(!\addr_control|count_y_old [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add13~5_sumout ),
	.cout(\addr_control|Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add13~5 .extended_lut = "off";
defparam \addr_control|Add13~5 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \addr_control|Add17~17 (
// Equation(s):
// \addr_control|Add17~17_sumout  = SUM(( \addr_control|Equal8~1_combout  ) + ( \addr_control|count_y_old[2]~DUPLICATE_q  ) + ( \addr_control|Add17~10  ))
// \addr_control|Add17~18  = CARRY(( \addr_control|Equal8~1_combout  ) + ( \addr_control|count_y_old[2]~DUPLICATE_q  ) + ( \addr_control|Add17~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Equal8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_y_old[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\addr_control|Add17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~17_sumout ),
	.cout(\addr_control|Add17~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~17 .extended_lut = "off";
defparam \addr_control|Add17~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \addr_control|Add17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \addr_control|Add17~21 (
// Equation(s):
// \addr_control|Add17~21_sumout  = SUM(( \addr_control|count_y_old[2]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~14  ))
// \addr_control|Add17~22  = CARRY(( \addr_control|count_y_old[2]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~21_sumout ),
	.cout(\addr_control|Add17~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~21 .extended_lut = "off";
defparam \addr_control|Add17~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add17~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N36
cyclonev_lcell_comb \addr_control|Mux180~0 (
// Equation(s):
// \addr_control|Mux180~0_combout  = ( \addr_control|Add17~21_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & ((!\addr_control|count_y_old[8]~0_combout ) # ((\addr_control|Add13~5_sumout )))) # (\addr_control|count_y_old[8]~1_combout  & 
// (((\addr_control|Add17~17_sumout )) # (\addr_control|count_y_old[8]~0_combout ))) ) ) # ( !\addr_control|Add17~21_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & (\addr_control|count_y_old[8]~0_combout  & (\addr_control|Add13~5_sumout ))) # 
// (\addr_control|count_y_old[8]~1_combout  & (((\addr_control|Add17~17_sumout )) # (\addr_control|count_y_old[8]~0_combout ))) ) )

	.dataa(!\addr_control|count_y_old[8]~1_combout ),
	.datab(!\addr_control|count_y_old[8]~0_combout ),
	.datac(!\addr_control|Add13~5_sumout ),
	.datad(!\addr_control|Add17~17_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux180~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux180~0 .extended_lut = "off";
defparam \addr_control|Mux180~0 .lut_mask = 64'h135713579BDF9BDF;
defparam \addr_control|Mux180~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N37
dffeas \addr_control|count_y_old[2]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux180~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[2]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_old[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \addr_control|Add25~1 (
// Equation(s):
// \addr_control|Add25~1_sumout  = SUM(( \addr_control|count_y_old[2]~DUPLICATE_q  ) + ( \addr_control|count_y_old[0]~DUPLICATE_q  ) + ( !VCC ))
// \addr_control|Add25~2  = CARRY(( \addr_control|count_y_old[2]~DUPLICATE_q  ) + ( \addr_control|count_y_old[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(!\addr_control|count_y_old[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add25~1_sumout ),
	.cout(\addr_control|Add25~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add25~1 .extended_lut = "off";
defparam \addr_control|Add25~1 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \addr_control|Add26~1 (
// Equation(s):
// \addr_control|Add26~1_sumout  = SUM(( \addr_control|Add25~1_sumout  ) + ( \addr_control|addr_base_rd [14] ) + ( !VCC ))
// \addr_control|Add26~2  = CARRY(( \addr_control|Add25~1_sumout  ) + ( \addr_control|addr_base_rd [14] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\addr_control|addr_base_rd [14]),
	.datac(!\addr_control|Add25~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add26~1_sumout ),
	.cout(\addr_control|Add26~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add26~1 .extended_lut = "off";
defparam \addr_control|Add26~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \addr_control|Add26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N6
cyclonev_lcell_comb \addr_control|Add27~9 (
// Equation(s):
// \addr_control|Add27~9_sumout  = SUM(( \addr_control|Add26~1_sumout  ) + ( \addr_control|count_x_old [8] ) + ( \addr_control|Add27~6  ))
// \addr_control|Add27~10  = CARRY(( \addr_control|Add26~1_sumout  ) + ( \addr_control|count_x_old [8] ) + ( \addr_control|Add27~6  ))

	.dataa(gnd),
	.datab(!\addr_control|count_x_old [8]),
	.datac(!\addr_control|Add26~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add27~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~9_sumout ),
	.cout(\addr_control|Add27~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~9 .extended_lut = "off";
defparam \addr_control|Add27~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \addr_control|Add27~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \addr_control|Add28~21 (
// Equation(s):
// \addr_control|Add28~21_sumout  = SUM(( !\addr_control|offset [14] $ (\addr_control|Add27~9_sumout ) ) + ( \addr_control|Add28~19  ) + ( \addr_control|Add28~18  ))
// \addr_control|Add28~22  = CARRY(( !\addr_control|offset [14] $ (\addr_control|Add27~9_sumout ) ) + ( \addr_control|Add28~19  ) + ( \addr_control|Add28~18  ))
// \addr_control|Add28~23  = SHARE((!\addr_control|offset [14] & \addr_control|Add27~9_sumout ))

	.dataa(gnd),
	.datab(!\addr_control|offset [14]),
	.datac(!\addr_control|Add27~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~18 ),
	.sharein(\addr_control|Add28~19 ),
	.combout(),
	.sumout(\addr_control|Add28~21_sumout ),
	.cout(\addr_control|Add28~22 ),
	.shareout(\addr_control|Add28~23 ));
// synopsys translate_off
defparam \addr_control|Add28~21 .extended_lut = "off";
defparam \addr_control|Add28~21 .lut_mask = 64'h00000C0C0000C3C3;
defparam \addr_control|Add28~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X30_Y4_N20
dffeas \addr_control|addr_base_wr[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|offset[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_base_wr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_base_wr[12] .is_wysiwyg = "true";
defparam \addr_control|addr_base_wr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N30
cyclonev_lcell_comb \addr_control|Add20~1 (
// Equation(s):
// \addr_control|Add20~1_sumout  = SUM(( \addr_control|Add19~1_sumout  ) + ( \addr_control|addr_base_wr [12] ) + ( !VCC ))
// \addr_control|Add20~2  = CARRY(( \addr_control|Add19~1_sumout  ) + ( \addr_control|addr_base_wr [12] ) + ( !VCC ))

	.dataa(!\addr_control|addr_base_wr [12]),
	.datab(gnd),
	.datac(!\addr_control|Add19~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add20~1_sumout ),
	.cout(\addr_control|Add20~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add20~1 .extended_lut = "off";
defparam \addr_control|Add20~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \addr_control|Add21~9 (
// Equation(s):
// \addr_control|Add21~9_sumout  = SUM(( \addr_control|Add20~1_sumout  ) + ( \addr_control|count_x_new [8] ) + ( \addr_control|Add21~6  ))
// \addr_control|Add21~10  = CARRY(( \addr_control|Add20~1_sumout  ) + ( \addr_control|count_x_new [8] ) + ( \addr_control|Add21~6  ))

	.dataa(!\addr_control|count_x_new [8]),
	.datab(gnd),
	.datac(!\addr_control|Add20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~9_sumout ),
	.cout(\addr_control|Add21~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~9 .extended_lut = "off";
defparam \addr_control|Add21~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N0
cyclonev_lcell_comb \addr_control|Add10~1 (
// Equation(s):
// \addr_control|Add10~1_sumout  = SUM(( \addr_control|count_x_new [8] ) + ( \addr_control|addr_base_wr [12] ) + ( !VCC ))
// \addr_control|Add10~2  = CARRY(( \addr_control|count_x_new [8] ) + ( \addr_control|addr_base_wr [12] ) + ( !VCC ))

	.dataa(!\addr_control|addr_base_wr [12]),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add10~1_sumout ),
	.cout(\addr_control|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add10~1 .extended_lut = "off";
defparam \addr_control|Add10~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \addr_control|Add11~9 (
// Equation(s):
// \addr_control|Add11~9_sumout  = SUM(( \addr_control|Add10~1_sumout  ) + ( \addr_control|Add19~1_sumout  ) + ( \addr_control|Add11~6  ))
// \addr_control|Add11~10  = CARRY(( \addr_control|Add10~1_sumout  ) + ( \addr_control|Add19~1_sumout  ) + ( \addr_control|Add11~6  ))

	.dataa(gnd),
	.datab(!\addr_control|Add10~1_sumout ),
	.datac(!\addr_control|Add19~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~9_sumout ),
	.cout(\addr_control|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~9 .extended_lut = "off";
defparam \addr_control|Add11~9 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \addr_control|Add12~21 (
// Equation(s):
// \addr_control|Add12~21_sumout  = SUM(( !\addr_control|offset [14] $ (\addr_control|Add11~9_sumout ) ) + ( \addr_control|Add12~19  ) + ( \addr_control|Add12~18  ))
// \addr_control|Add12~22  = CARRY(( !\addr_control|offset [14] $ (\addr_control|Add11~9_sumout ) ) + ( \addr_control|Add12~19  ) + ( \addr_control|Add12~18  ))
// \addr_control|Add12~23  = SHARE((!\addr_control|offset [14] & \addr_control|Add11~9_sumout ))

	.dataa(!\addr_control|offset [14]),
	.datab(gnd),
	.datac(!\addr_control|Add11~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~18 ),
	.sharein(\addr_control|Add12~19 ),
	.combout(),
	.sumout(\addr_control|Add12~21_sumout ),
	.cout(\addr_control|Add12~22 ),
	.shareout(\addr_control|Add12~23 ));
// synopsys translate_off
defparam \addr_control|Add12~21 .extended_lut = "off";
defparam \addr_control|Add12~21 .lut_mask = 64'h00000A0A0000A5A5;
defparam \addr_control|Add12~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \addr_control|Add5~17 (
// Equation(s):
// \addr_control|Add5~17_sumout  = SUM(( \addr_control|Add27~9_sumout  ) + ( GND ) + ( \addr_control|Add5~14  ))
// \addr_control|Add5~18  = CARRY(( \addr_control|Add27~9_sumout  ) + ( GND ) + ( \addr_control|Add5~14  ))

	.dataa(gnd),
	.datab(!\addr_control|Add27~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~17_sumout ),
	.cout(\addr_control|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~17 .extended_lut = "off";
defparam \addr_control|Add5~17 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \addr_control|Add8~1 (
// Equation(s):
// \addr_control|Add8~1_sumout  = SUM(( \addr_control|addr_base_rd [14] ) + ( \addr_control|count_x_old [8] ) + ( !VCC ))
// \addr_control|Add8~2  = CARRY(( \addr_control|addr_base_rd [14] ) + ( \addr_control|count_x_old [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\addr_control|addr_base_rd [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_x_old [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add8~1_sumout ),
	.cout(\addr_control|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add8~1 .extended_lut = "off";
defparam \addr_control|Add8~1 .lut_mask = 64'h0000FF0000003333;
defparam \addr_control|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N6
cyclonev_lcell_comb \addr_control|Add9~9 (
// Equation(s):
// \addr_control|Add9~9_sumout  = SUM(( \addr_control|Add25~1_sumout  ) + ( \addr_control|Add8~1_sumout  ) + ( \addr_control|Add9~6  ))
// \addr_control|Add9~10  = CARRY(( \addr_control|Add25~1_sumout  ) + ( \addr_control|Add8~1_sumout  ) + ( \addr_control|Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add25~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add8~1_sumout ),
	.datag(gnd),
	.cin(\addr_control|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~9_sumout ),
	.cout(\addr_control|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~9 .extended_lut = "off";
defparam \addr_control|Add9~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \addr_control|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \addr_control|Add3~1 (
// Equation(s):
// \addr_control|Add3~1_sumout  = SUM(( \addr_control|Add26~1_sumout  ) + ( VCC ) + ( !VCC ))
// \addr_control|Add3~2  = CARRY(( \addr_control|Add26~1_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add26~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add3~1_sumout ),
	.cout(\addr_control|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add3~1 .extended_lut = "off";
defparam \addr_control|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \addr_control|Mux154~0 (
// Equation(s):
// \addr_control|Mux154~0_combout  = ( \addr_control|Add3~1_sumout  & ( \addr_control|state [0] & ( (!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add12~21_sumout )) # (\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add9~9_sumout ))) ) ) 
// ) # ( !\addr_control|Add3~1_sumout  & ( \addr_control|state [0] & ( (!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add12~21_sumout )) # (\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add9~9_sumout ))) ) ) ) # ( 
// \addr_control|Add3~1_sumout  & ( !\addr_control|state [0] & ( (\addr_control|Add5~17_sumout ) # (\addr_control|addr_out[17]~18_combout ) ) ) ) # ( !\addr_control|Add3~1_sumout  & ( !\addr_control|state [0] & ( (!\addr_control|addr_out[17]~18_combout  & 
// \addr_control|Add5~17_sumout ) ) ) )

	.dataa(!\addr_control|addr_out[17]~18_combout ),
	.datab(!\addr_control|Add12~21_sumout ),
	.datac(!\addr_control|Add5~17_sumout ),
	.datad(!\addr_control|Add9~9_sumout ),
	.datae(!\addr_control|Add3~1_sumout ),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux154~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux154~0 .extended_lut = "off";
defparam \addr_control|Mux154~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \addr_control|Mux154~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \addr_control|addr_out[14]~26 (
// Equation(s):
// \addr_control|addr_out[14]~26_combout  = ( \addr_control|state [1] & ( \addr_control|addr_out[0]~22_combout  & ( !\addr_control|has_alg_on_exec~q  ) ) ) # ( \addr_control|state [1] & ( !\addr_control|addr_out[0]~22_combout  & ( 
// !\addr_control|has_alg_on_exec~q  ) ) ) # ( !\addr_control|state [1] & ( !\addr_control|addr_out[0]~22_combout  ) )

	.dataa(gnd),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|addr_out[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[14]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[14]~26 .extended_lut = "off";
defparam \addr_control|addr_out[14]~26 .lut_mask = 64'hFFFFCCCC0000CCCC;
defparam \addr_control|addr_out[14]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \addr_control|Mux154~1 (
// Equation(s):
// \addr_control|Mux154~1_combout  = ( \addr_control|addr_base_rd [14] & ( \addr_control|addr_out[14]~26_combout  & ( (\addr_control|Mux154~0_combout ) # (\addr_control|addr_out[14]~20_combout ) ) ) ) # ( !\addr_control|addr_base_rd [14] & ( 
// \addr_control|addr_out[14]~26_combout  & ( (!\addr_control|addr_out[14]~20_combout  & \addr_control|Mux154~0_combout ) ) ) ) # ( \addr_control|addr_base_rd [14] & ( !\addr_control|addr_out[14]~26_combout  & ( (!\addr_control|addr_out[14]~20_combout  & 
// ((\addr_control|Add21~9_sumout ))) # (\addr_control|addr_out[14]~20_combout  & (\addr_control|Add28~21_sumout )) ) ) ) # ( !\addr_control|addr_base_rd [14] & ( !\addr_control|addr_out[14]~26_combout  & ( (!\addr_control|addr_out[14]~20_combout  & 
// ((\addr_control|Add21~9_sumout ))) # (\addr_control|addr_out[14]~20_combout  & (\addr_control|Add28~21_sumout )) ) ) )

	.dataa(!\addr_control|Add28~21_sumout ),
	.datab(!\addr_control|addr_out[14]~20_combout ),
	.datac(!\addr_control|Add21~9_sumout ),
	.datad(!\addr_control|Mux154~0_combout ),
	.datae(!\addr_control|addr_base_rd [14]),
	.dataf(!\addr_control|addr_out[14]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux154~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux154~1 .extended_lut = "off";
defparam \addr_control|Mux154~1 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \addr_control|Mux154~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \addr_control|addr_out[14]~30 (
// Equation(s):
// \addr_control|addr_out[14]~30_combout  = ( \addr_control|state [1] & ( (\addr_control|Equal4~0_combout  & \addr_control|state [0]) ) ) # ( !\addr_control|state [1] & ( (\addr_control|addr_out[14]~27_combout  & ((!\addr_control|state [2]) # 
// (\addr_control|Equal4~0_combout ))) ) )

	.dataa(!\addr_control|addr_out[14]~27_combout ),
	.datab(!\addr_control|Equal4~0_combout ),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[14]~30 .extended_lut = "off";
defparam \addr_control|addr_out[14]~30 .lut_mask = 64'h5511551103030303;
defparam \addr_control|addr_out[14]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N9
cyclonev_lcell_comb \addr_control|addr_out[14]~31 (
// Equation(s):
// \addr_control|addr_out[14]~31_combout  = ( \addr_control|addr_out[14]~28_combout  & ( (\addr_control|addr_out[14]~27_combout  & \addr_control|addr_out[14]~19_combout ) ) ) # ( !\addr_control|addr_out[14]~28_combout  & ( (!\addr_control|Equal4~0_combout ) 
// # ((\addr_control|addr_out[14]~27_combout  & \addr_control|addr_out[14]~19_combout )) ) )

	.dataa(!\addr_control|addr_out[14]~27_combout ),
	.datab(gnd),
	.datac(!\addr_control|Equal4~0_combout ),
	.datad(!\addr_control|addr_out[14]~19_combout ),
	.datae(gnd),
	.dataf(!\addr_control|addr_out[14]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[14]~31 .extended_lut = "off";
defparam \addr_control|addr_out[14]~31 .lut_mask = 64'hF0F5F0F500550055;
defparam \addr_control|addr_out[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \MEM_ADDR[8]~input (
	.i(MEM_ADDR[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[8]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[8]~input .bus_hold = "false";
defparam \MEM_ADDR[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y3_N59
dffeas \addr_base[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[8] .is_wysiwyg = "true";
defparam \addr_base[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N14
dffeas \addr_to_memory_control[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[8] .is_wysiwyg = "true";
defparam \addr_to_memory_control[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N51
cyclonev_lcell_comb \addr_control|Mux154~2 (
// Equation(s):
// \addr_control|Mux154~2_combout  = ( last_instruction[0] & ( (!last_instruction[2] & \addr_control|addr_out[14]~30_combout ) ) ) # ( !last_instruction[0] & ( (\addr_control|addr_out[14]~30_combout  & ((!last_instruction[1]) # (!last_instruction[2]))) ) )

	.dataa(!last_instruction[1]),
	.datab(gnd),
	.datac(!last_instruction[2]),
	.datad(!\addr_control|addr_out[14]~30_combout ),
	.datae(gnd),
	.dataf(!last_instruction[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux154~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux154~2 .extended_lut = "off";
defparam \addr_control|Mux154~2 .lut_mask = 64'h00FA00FA00F000F0;
defparam \addr_control|Mux154~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \addr_control|Mux154~3 (
// Equation(s):
// \addr_control|Mux154~3_combout  = ( !\addr_control|Mux154~2_combout  & ( ((!\addr_control|addr_out[14]~31_combout  & ((!addr_to_memory_control[8]))) # (\addr_control|addr_out[14]~31_combout  & (!\addr_control|Add11~9_sumout ))) # 
// (\addr_control|addr_out[14]~30_combout ) ) )

	.dataa(!\addr_control|addr_out[14]~30_combout ),
	.datab(!\addr_control|addr_out[14]~31_combout ),
	.datac(!\addr_control|Add11~9_sumout ),
	.datad(!addr_to_memory_control[8]),
	.datae(gnd),
	.dataf(!\addr_control|Mux154~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux154~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux154~3 .extended_lut = "off";
defparam \addr_control|Mux154~3 .lut_mask = 64'hFD75FD7500000000;
defparam \addr_control|Mux154~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \addr_control|Add6~1 (
// Equation(s):
// \addr_control|Add6~1_sumout  = SUM(( \addr_control|count_x_new [9] ) + ( \addr_control|addr_base_rd [14] ) + ( !VCC ))
// \addr_control|Add6~2  = CARRY(( \addr_control|count_x_new [9] ) + ( \addr_control|addr_base_rd [14] ) + ( !VCC ))

	.dataa(!\addr_control|addr_base_rd [14]),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~1_sumout ),
	.cout(\addr_control|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~1 .extended_lut = "off";
defparam \addr_control|Add6~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N9
cyclonev_lcell_comb \addr_control|Add22~29 (
// Equation(s):
// \addr_control|Add22~29_sumout  = SUM(( \addr_control|count_y_new [3] ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~22  ))
// \addr_control|Add22~30  = CARRY(( \addr_control|count_y_new [3] ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~22  ))

	.dataa(!\addr_control|count_y_new [3]),
	.datab(gnd),
	.datac(!\addr_control|Equal9~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~29_sumout ),
	.cout(\addr_control|Add22~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~29 .extended_lut = "off";
defparam \addr_control|Add22~29 .lut_mask = 64'h00000F0F00005555;
defparam \addr_control|Add22~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N39
cyclonev_lcell_comb \addr_control|Add22~25 (
// Equation(s):
// \addr_control|Add22~25_sumout  = SUM(( \addr_control|count_y_new [3] ) + ( GND ) + ( \addr_control|Add22~18  ))
// \addr_control|Add22~26  = CARRY(( \addr_control|count_y_new [3] ) + ( GND ) + ( \addr_control|Add22~18  ))

	.dataa(!\addr_control|count_y_new [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~25_sumout ),
	.cout(\addr_control|Add22~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~25 .extended_lut = "off";
defparam \addr_control|Add22~25 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N54
cyclonev_lcell_comb \addr_control|Mux199~0 (
// Equation(s):
// \addr_control|Mux199~0_combout  = ( \addr_control|Add22~25_sumout  & ( (!\addr_control|offset[12]~0_combout ) # ((\addr_control|Add22~29_sumout ) # (\addr_control|count_y_new[4]~0_combout )) ) ) # ( !\addr_control|Add22~25_sumout  & ( 
// (!\addr_control|count_y_new[4]~0_combout  & ((!\addr_control|offset[12]~0_combout ) # (\addr_control|Add22~29_sumout ))) ) )

	.dataa(!\addr_control|offset[12]~0_combout ),
	.datab(!\addr_control|count_y_new[4]~0_combout ),
	.datac(!\addr_control|Add22~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add22~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux199~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux199~0 .extended_lut = "off";
defparam \addr_control|Mux199~0 .lut_mask = 64'h8C8C8C8CBFBFBFBF;
defparam \addr_control|Mux199~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N55
dffeas \addr_control|count_y_new[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux199~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[3] .is_wysiwyg = "true";
defparam \addr_control|count_y_new[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N3
cyclonev_lcell_comb \addr_control|Add19~5 (
// Equation(s):
// \addr_control|Add19~5_sumout  = SUM(( \addr_control|count_y_new [3] ) + ( \addr_control|count_y_new [1] ) + ( \addr_control|Add19~2  ))
// \addr_control|Add19~6  = CARRY(( \addr_control|count_y_new [3] ) + ( \addr_control|count_y_new [1] ) + ( \addr_control|Add19~2  ))

	.dataa(!\addr_control|count_y_new [1]),
	.datab(gnd),
	.datac(!\addr_control|count_y_new [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add19~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~5_sumout ),
	.cout(\addr_control|Add19~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~5 .extended_lut = "off";
defparam \addr_control|Add19~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N9
cyclonev_lcell_comb \addr_control|Add7~13 (
// Equation(s):
// \addr_control|Add7~13_sumout  = SUM(( \addr_control|Add6~1_sumout  ) + ( \addr_control|Add19~5_sumout  ) + ( \addr_control|Add7~10  ))
// \addr_control|Add7~14  = CARRY(( \addr_control|Add6~1_sumout  ) + ( \addr_control|Add19~5_sumout  ) + ( \addr_control|Add7~10  ))

	.dataa(!\addr_control|Add6~1_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add19~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~13_sumout ),
	.cout(\addr_control|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~13 .extended_lut = "off";
defparam \addr_control|Add7~13 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N39
cyclonev_lcell_comb \addr_control|Mux154~4 (
// Equation(s):
// \addr_control|Mux154~4_combout  = ( \addr_control|state [2] & ( \addr_control|Mux154~1_combout  ) ) # ( !\addr_control|state [2] & ( (!\addr_control|addr_out[14]~29_combout  & (!\addr_control|Mux154~3_combout )) # (\addr_control|addr_out[14]~29_combout  & 
// ((\addr_control|Add7~13_sumout ))) ) )

	.dataa(!\addr_control|addr_out[14]~29_combout ),
	.datab(!\addr_control|Mux154~1_combout ),
	.datac(!\addr_control|Mux154~3_combout ),
	.datad(!\addr_control|Add7~13_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux154~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux154~4 .extended_lut = "off";
defparam \addr_control|Mux154~4 .lut_mask = 64'hA0F5A0F533333333;
defparam \addr_control|Mux154~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N40
dffeas \addr_control|addr_out[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux154~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[8] .is_wysiwyg = "true";
defparam \addr_control|addr_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \addr_control|Add17~25 (
// Equation(s):
// \addr_control|Add17~25_sumout  = SUM(( \addr_control|Equal8~1_combout  ) + ( \addr_control|count_y_old [3] ) + ( \addr_control|Add17~18  ))
// \addr_control|Add17~26  = CARRY(( \addr_control|Equal8~1_combout  ) + ( \addr_control|count_y_old [3] ) + ( \addr_control|Add17~18  ))

	.dataa(!\addr_control|Equal8~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_y_old [3]),
	.datag(gnd),
	.cin(\addr_control|Add17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~25_sumout ),
	.cout(\addr_control|Add17~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~25 .extended_lut = "off";
defparam \addr_control|Add17~25 .lut_mask = 64'h0000FF0000005555;
defparam \addr_control|Add17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \addr_control|Add17~29 (
// Equation(s):
// \addr_control|Add17~29_sumout  = SUM(( \addr_control|count_y_old [3] ) + ( GND ) + ( \addr_control|Add17~22  ))
// \addr_control|Add17~30  = CARRY(( \addr_control|count_y_old [3] ) + ( GND ) + ( \addr_control|Add17~22  ))

	.dataa(!\addr_control|count_y_old [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~29_sumout ),
	.cout(\addr_control|Add17~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~29 .extended_lut = "off";
defparam \addr_control|Add17~29 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add17~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N6
cyclonev_lcell_comb \addr_control|Add13~9 (
// Equation(s):
// \addr_control|Add13~9_sumout  = SUM(( \addr_control|count_y_old [3] ) + ( GND ) + ( \addr_control|Add13~6  ))
// \addr_control|Add13~10  = CARRY(( \addr_control|count_y_old [3] ) + ( GND ) + ( \addr_control|Add13~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add13~9_sumout ),
	.cout(\addr_control|Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add13~9 .extended_lut = "off";
defparam \addr_control|Add13~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N30
cyclonev_lcell_comb \addr_control|Mux179~0 (
// Equation(s):
// \addr_control|Mux179~0_combout  = ( \addr_control|Add13~9_sumout  & ( ((!\addr_control|count_y_old[8]~1_combout  & ((\addr_control|Add17~29_sumout ))) # (\addr_control|count_y_old[8]~1_combout  & (\addr_control|Add17~25_sumout ))) # 
// (\addr_control|count_y_old[8]~0_combout ) ) ) # ( !\addr_control|Add13~9_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & (!\addr_control|count_y_old[8]~0_combout  & ((\addr_control|Add17~29_sumout )))) # (\addr_control|count_y_old[8]~1_combout  & 
// (((\addr_control|Add17~25_sumout )) # (\addr_control|count_y_old[8]~0_combout ))) ) )

	.dataa(!\addr_control|count_y_old[8]~1_combout ),
	.datab(!\addr_control|count_y_old[8]~0_combout ),
	.datac(!\addr_control|Add17~25_sumout ),
	.datad(!\addr_control|Add17~29_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux179~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux179~0 .extended_lut = "off";
defparam \addr_control|Mux179~0 .lut_mask = 64'h159D159D37BF37BF;
defparam \addr_control|Mux179~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N31
dffeas \addr_control|count_y_old[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux179~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[3] .is_wysiwyg = "true";
defparam \addr_control|count_y_old[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \addr_control|Add25~5 (
// Equation(s):
// \addr_control|Add25~5_sumout  = SUM(( \addr_control|count_y_old [3] ) + ( \addr_control|count_y_old[1]~DUPLICATE_q  ) + ( \addr_control|Add25~2  ))
// \addr_control|Add25~6  = CARRY(( \addr_control|count_y_old [3] ) + ( \addr_control|count_y_old[1]~DUPLICATE_q  ) + ( \addr_control|Add25~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|count_y_old [3]),
	.datae(gnd),
	.dataf(!\addr_control|count_y_old[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\addr_control|Add25~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add25~5_sumout ),
	.cout(\addr_control|Add25~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add25~5 .extended_lut = "off";
defparam \addr_control|Add25~5 .lut_mask = 64'h0000FF00000000FF;
defparam \addr_control|Add25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \addr_control|Add26~5 (
// Equation(s):
// \addr_control|Add26~5_sumout  = SUM(( \addr_control|Add25~5_sumout  ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add26~2  ))
// \addr_control|Add26~6  = CARRY(( \addr_control|Add25~5_sumout  ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add26~2  ))

	.dataa(!\addr_control|Add25~5_sumout ),
	.datab(gnd),
	.datac(!\addr_control|addr_base_rd [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add26~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add26~5_sumout ),
	.cout(\addr_control|Add26~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add26~5 .extended_lut = "off";
defparam \addr_control|Add26~5 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add26~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N9
cyclonev_lcell_comb \addr_control|Add27~13 (
// Equation(s):
// \addr_control|Add27~13_sumout  = SUM(( \addr_control|Add26~5_sumout  ) + ( \addr_control|count_x_old [9] ) + ( \addr_control|Add27~10  ))
// \addr_control|Add27~14  = CARRY(( \addr_control|Add26~5_sumout  ) + ( \addr_control|count_x_old [9] ) + ( \addr_control|Add27~10  ))

	.dataa(!\addr_control|count_x_old [9]),
	.datab(gnd),
	.datac(!\addr_control|Add26~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add27~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~13_sumout ),
	.cout(\addr_control|Add27~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~13 .extended_lut = "off";
defparam \addr_control|Add27~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add27~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \addr_control|Add5~21 (
// Equation(s):
// \addr_control|Add5~21_sumout  = SUM(( \addr_control|Add27~13_sumout  ) + ( GND ) + ( \addr_control|Add5~18  ))
// \addr_control|Add5~22  = CARRY(( \addr_control|Add27~13_sumout  ) + ( GND ) + ( \addr_control|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add27~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~21_sumout ),
	.cout(\addr_control|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~21 .extended_lut = "off";
defparam \addr_control|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \addr_control|Add3~5 (
// Equation(s):
// \addr_control|Add3~5_sumout  = SUM(( \addr_control|Add26~5_sumout  ) + ( GND ) + ( \addr_control|Add3~2  ))
// \addr_control|Add3~6  = CARRY(( \addr_control|Add26~5_sumout  ) + ( GND ) + ( \addr_control|Add3~2  ))

	.dataa(!\addr_control|Add26~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add3~5_sumout ),
	.cout(\addr_control|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add3~5 .extended_lut = "off";
defparam \addr_control|Add3~5 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \addr_control|Add8~5 (
// Equation(s):
// \addr_control|Add8~5_sumout  = SUM(( \addr_control|count_x_old [9] ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add8~2  ))
// \addr_control|Add8~6  = CARRY(( \addr_control|count_x_old [9] ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add8~2  ))

	.dataa(!\addr_control|count_x_old [9]),
	.datab(gnd),
	.datac(!\addr_control|addr_base_rd [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add8~5_sumout ),
	.cout(\addr_control|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add8~5 .extended_lut = "off";
defparam \addr_control|Add8~5 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N9
cyclonev_lcell_comb \addr_control|Add9~13 (
// Equation(s):
// \addr_control|Add9~13_sumout  = SUM(( \addr_control|Add8~5_sumout  ) + ( \addr_control|Add25~5_sumout  ) + ( \addr_control|Add9~10  ))
// \addr_control|Add9~14  = CARRY(( \addr_control|Add8~5_sumout  ) + ( \addr_control|Add25~5_sumout  ) + ( \addr_control|Add9~10  ))

	.dataa(!\addr_control|Add8~5_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add25~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~13_sumout ),
	.cout(\addr_control|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~13 .extended_lut = "off";
defparam \addr_control|Add9~13 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N3
cyclonev_lcell_comb \addr_control|Add10~5 (
// Equation(s):
// \addr_control|Add10~5_sumout  = SUM(( \addr_control|count_x_new [9] ) + ( \addr_control|addr_base_wr [12] ) + ( \addr_control|Add10~2  ))
// \addr_control|Add10~6  = CARRY(( \addr_control|count_x_new [9] ) + ( \addr_control|addr_base_wr [12] ) + ( \addr_control|Add10~2  ))

	.dataa(!\addr_control|addr_base_wr [12]),
	.datab(gnd),
	.datac(!\addr_control|count_x_new [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add10~5_sumout ),
	.cout(\addr_control|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add10~5 .extended_lut = "off";
defparam \addr_control|Add10~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N9
cyclonev_lcell_comb \addr_control|Add11~13 (
// Equation(s):
// \addr_control|Add11~13_sumout  = SUM(( \addr_control|Add10~5_sumout  ) + ( \addr_control|Add19~5_sumout  ) + ( \addr_control|Add11~10  ))
// \addr_control|Add11~14  = CARRY(( \addr_control|Add10~5_sumout  ) + ( \addr_control|Add19~5_sumout  ) + ( \addr_control|Add11~10  ))

	.dataa(!\addr_control|Add10~5_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add19~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~13_sumout ),
	.cout(\addr_control|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~13 .extended_lut = "off";
defparam \addr_control|Add11~13 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N27
cyclonev_lcell_comb \addr_control|Add12~25 (
// Equation(s):
// \addr_control|Add12~25_sumout  = SUM(( !\addr_control|offset [14] $ (\addr_control|Add11~13_sumout ) ) + ( \addr_control|Add12~23  ) + ( \addr_control|Add12~22  ))
// \addr_control|Add12~26  = CARRY(( !\addr_control|offset [14] $ (\addr_control|Add11~13_sumout ) ) + ( \addr_control|Add12~23  ) + ( \addr_control|Add12~22  ))
// \addr_control|Add12~27  = SHARE((!\addr_control|offset [14] & \addr_control|Add11~13_sumout ))

	.dataa(!\addr_control|offset [14]),
	.datab(gnd),
	.datac(!\addr_control|Add11~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~22 ),
	.sharein(\addr_control|Add12~23 ),
	.combout(),
	.sumout(\addr_control|Add12~25_sumout ),
	.cout(\addr_control|Add12~26 ),
	.shareout(\addr_control|Add12~27 ));
// synopsys translate_off
defparam \addr_control|Add12~25 .extended_lut = "off";
defparam \addr_control|Add12~25 .lut_mask = 64'h00000A0A0000A5A5;
defparam \addr_control|Add12~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \addr_control|Mux153~0 (
// Equation(s):
// \addr_control|Mux153~0_combout  = ( \addr_control|Add9~13_sumout  & ( \addr_control|Add12~25_sumout  & ( ((!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add5~21_sumout )) # (\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add3~5_sumout 
// )))) # (\addr_control|state [0]) ) ) ) # ( !\addr_control|Add9~13_sumout  & ( \addr_control|Add12~25_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & (((\addr_control|state [0])) # (\addr_control|Add5~21_sumout ))) # 
// (\addr_control|addr_out[17]~18_combout  & (((\addr_control|Add3~5_sumout  & !\addr_control|state [0])))) ) ) ) # ( \addr_control|Add9~13_sumout  & ( !\addr_control|Add12~25_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & 
// (\addr_control|Add5~21_sumout  & ((!\addr_control|state [0])))) # (\addr_control|addr_out[17]~18_combout  & (((\addr_control|state [0]) # (\addr_control|Add3~5_sumout )))) ) ) ) # ( !\addr_control|Add9~13_sumout  & ( !\addr_control|Add12~25_sumout  & ( 
// (!\addr_control|state [0] & ((!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add5~21_sumout )) # (\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add3~5_sumout ))))) ) ) )

	.dataa(!\addr_control|addr_out[17]~18_combout ),
	.datab(!\addr_control|Add5~21_sumout ),
	.datac(!\addr_control|Add3~5_sumout ),
	.datad(!\addr_control|state [0]),
	.datae(!\addr_control|Add9~13_sumout ),
	.dataf(!\addr_control|Add12~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux153~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux153~0 .extended_lut = "off";
defparam \addr_control|Mux153~0 .lut_mask = 64'h2700275527AA27FF;
defparam \addr_control|Mux153~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N33
cyclonev_lcell_comb \addr_control|Add20~5 (
// Equation(s):
// \addr_control|Add20~5_sumout  = SUM(( \addr_control|Add19~5_sumout  ) + ( \addr_control|addr_base_wr [12] ) + ( \addr_control|Add20~2  ))
// \addr_control|Add20~6  = CARRY(( \addr_control|Add19~5_sumout  ) + ( \addr_control|addr_base_wr [12] ) + ( \addr_control|Add20~2  ))

	.dataa(!\addr_control|addr_base_wr [12]),
	.datab(gnd),
	.datac(!\addr_control|Add19~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add20~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add20~5_sumout ),
	.cout(\addr_control|Add20~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add20~5 .extended_lut = "off";
defparam \addr_control|Add20~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add20~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \addr_control|Add21~13 (
// Equation(s):
// \addr_control|Add21~13_sumout  = SUM(( \addr_control|Add20~5_sumout  ) + ( \addr_control|count_x_new [9] ) + ( \addr_control|Add21~10  ))
// \addr_control|Add21~14  = CARRY(( \addr_control|Add20~5_sumout  ) + ( \addr_control|count_x_new [9] ) + ( \addr_control|Add21~10  ))

	.dataa(gnd),
	.datab(!\addr_control|Add20~5_sumout ),
	.datac(!\addr_control|count_x_new [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~13_sumout ),
	.cout(\addr_control|Add21~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~13 .extended_lut = "off";
defparam \addr_control|Add21~13 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add21~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \addr_control|Add28~25 (
// Equation(s):
// \addr_control|Add28~25_sumout  = SUM(( !\addr_control|offset [14] $ (\addr_control|Add27~13_sumout ) ) + ( \addr_control|Add28~23  ) + ( \addr_control|Add28~22  ))
// \addr_control|Add28~26  = CARRY(( !\addr_control|offset [14] $ (\addr_control|Add27~13_sumout ) ) + ( \addr_control|Add28~23  ) + ( \addr_control|Add28~22  ))
// \addr_control|Add28~27  = SHARE((!\addr_control|offset [14] & \addr_control|Add27~13_sumout ))

	.dataa(gnd),
	.datab(!\addr_control|offset [14]),
	.datac(!\addr_control|Add27~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~22 ),
	.sharein(\addr_control|Add28~23 ),
	.combout(),
	.sumout(\addr_control|Add28~25_sumout ),
	.cout(\addr_control|Add28~26 ),
	.shareout(\addr_control|Add28~27 ));
// synopsys translate_off
defparam \addr_control|Add28~25 .extended_lut = "off";
defparam \addr_control|Add28~25 .lut_mask = 64'h00000C0C0000C3C3;
defparam \addr_control|Add28~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \addr_control|Mux153~1 (
// Equation(s):
// \addr_control|Mux153~1_combout  = ( \addr_control|Add28~25_sumout  & ( \addr_control|addr_out[14]~20_combout  & ( (!\addr_control|addr_out[14]~26_combout ) # (\addr_control|addr_base_rd [14]) ) ) ) # ( !\addr_control|Add28~25_sumout  & ( 
// \addr_control|addr_out[14]~20_combout  & ( (\addr_control|addr_out[14]~26_combout  & \addr_control|addr_base_rd [14]) ) ) ) # ( \addr_control|Add28~25_sumout  & ( !\addr_control|addr_out[14]~20_combout  & ( (!\addr_control|addr_out[14]~26_combout  & 
// ((\addr_control|Add21~13_sumout ))) # (\addr_control|addr_out[14]~26_combout  & (\addr_control|Mux153~0_combout )) ) ) ) # ( !\addr_control|Add28~25_sumout  & ( !\addr_control|addr_out[14]~20_combout  & ( (!\addr_control|addr_out[14]~26_combout  & 
// ((\addr_control|Add21~13_sumout ))) # (\addr_control|addr_out[14]~26_combout  & (\addr_control|Mux153~0_combout )) ) ) )

	.dataa(!\addr_control|Mux153~0_combout ),
	.datab(!\addr_control|Add21~13_sumout ),
	.datac(!\addr_control|addr_out[14]~26_combout ),
	.datad(!\addr_control|addr_base_rd [14]),
	.datae(!\addr_control|Add28~25_sumout ),
	.dataf(!\addr_control|addr_out[14]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux153~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux153~1 .extended_lut = "off";
defparam \addr_control|Mux153~1 .lut_mask = 64'h35353535000FF0FF;
defparam \addr_control|Mux153~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \addr_control|Add6~5 (
// Equation(s):
// \addr_control|Add6~5_sumout  = SUM(( GND ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add6~2  ))
// \addr_control|Add6~6  = CARRY(( GND ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add6~2  ))

	.dataa(!\addr_control|addr_base_rd [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~5_sumout ),
	.cout(\addr_control|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~5 .extended_lut = "off";
defparam \addr_control|Add6~5 .lut_mask = 64'h0000AAAA00000000;
defparam \addr_control|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N37
dffeas \addr_control|count_y_new[4]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux198~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[4]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_new[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N42
cyclonev_lcell_comb \addr_control|Add22~33 (
// Equation(s):
// \addr_control|Add22~33_sumout  = SUM(( \addr_control|count_y_new[4]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~26  ))
// \addr_control|Add22~34  = CARRY(( \addr_control|count_y_new[4]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_new[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~33_sumout ),
	.cout(\addr_control|Add22~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~33 .extended_lut = "off";
defparam \addr_control|Add22~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add22~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N12
cyclonev_lcell_comb \addr_control|Add22~37 (
// Equation(s):
// \addr_control|Add22~37_sumout  = SUM(( \addr_control|count_y_new[4]~DUPLICATE_q  ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~30  ))
// \addr_control|Add22~38  = CARRY(( \addr_control|count_y_new[4]~DUPLICATE_q  ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~30  ))

	.dataa(gnd),
	.datab(!\addr_control|Equal9~2_combout ),
	.datac(!\addr_control|count_y_new[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~37_sumout ),
	.cout(\addr_control|Add22~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~37 .extended_lut = "off";
defparam \addr_control|Add22~37 .lut_mask = 64'h0000333300000F0F;
defparam \addr_control|Add22~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N36
cyclonev_lcell_comb \addr_control|Mux198~0 (
// Equation(s):
// \addr_control|Mux198~0_combout  = ( \addr_control|Add22~37_sumout  & ( (!\addr_control|count_y_new[4]~0_combout ) # (\addr_control|Add22~33_sumout ) ) ) # ( !\addr_control|Add22~37_sumout  & ( (!\addr_control|count_y_new[4]~0_combout  & 
// (!\addr_control|offset[12]~0_combout )) # (\addr_control|count_y_new[4]~0_combout  & ((\addr_control|Add22~33_sumout ))) ) )

	.dataa(gnd),
	.datab(!\addr_control|count_y_new[4]~0_combout ),
	.datac(!\addr_control|offset[12]~0_combout ),
	.datad(!\addr_control|Add22~33_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add22~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux198~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux198~0 .extended_lut = "off";
defparam \addr_control|Mux198~0 .lut_mask = 64'hC0F3C0F3CCFFCCFF;
defparam \addr_control|Mux198~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N38
dffeas \addr_control|count_y_new[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux198~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[4] .is_wysiwyg = "true";
defparam \addr_control|count_y_new[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N6
cyclonev_lcell_comb \addr_control|Add19~9 (
// Equation(s):
// \addr_control|Add19~9_sumout  = SUM(( \addr_control|count_y_new [4] ) + ( \addr_control|count_y_new [2] ) + ( \addr_control|Add19~6  ))
// \addr_control|Add19~10  = CARRY(( \addr_control|count_y_new [4] ) + ( \addr_control|count_y_new [2] ) + ( \addr_control|Add19~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_new [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_y_new [2]),
	.datag(gnd),
	.cin(\addr_control|Add19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~9_sumout ),
	.cout(\addr_control|Add19~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~9 .extended_lut = "off";
defparam \addr_control|Add19~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \addr_control|Add19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \addr_control|Add7~17 (
// Equation(s):
// \addr_control|Add7~17_sumout  = SUM(( \addr_control|Add6~5_sumout  ) + ( \addr_control|Add19~9_sumout  ) + ( \addr_control|Add7~14  ))
// \addr_control|Add7~18  = CARRY(( \addr_control|Add6~5_sumout  ) + ( \addr_control|Add19~9_sumout  ) + ( \addr_control|Add7~14  ))

	.dataa(gnd),
	.datab(!\addr_control|Add6~5_sumout ),
	.datac(!\addr_control|Add19~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~17_sumout ),
	.cout(\addr_control|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~17 .extended_lut = "off";
defparam \addr_control|Add7~17 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \MEM_ADDR[9]~input (
	.i(MEM_ADDR[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[9]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[9]~input .bus_hold = "false";
defparam \MEM_ADDR[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \addr_base[9]~feeder (
// Equation(s):
// \addr_base[9]~feeder_combout  = ( \MEM_ADDR[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM_ADDR[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_base[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_base[9]~feeder .extended_lut = "off";
defparam \addr_base[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_base[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N13
dffeas \addr_base[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_base[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[9] .is_wysiwyg = "true";
defparam \addr_base[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N17
dffeas \addr_to_memory_control[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[9] .is_wysiwyg = "true";
defparam \addr_to_memory_control[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N15
cyclonev_lcell_comb \addr_control|Mux153~2 (
// Equation(s):
// \addr_control|Mux153~2_combout  = ( !\addr_control|Mux154~2_combout  & ( ((!\addr_control|addr_out[14]~31_combout  & ((!addr_to_memory_control[9]))) # (\addr_control|addr_out[14]~31_combout  & (!\addr_control|Add11~13_sumout ))) # 
// (\addr_control|addr_out[14]~30_combout ) ) )

	.dataa(!\addr_control|addr_out[14]~30_combout ),
	.datab(!\addr_control|addr_out[14]~31_combout ),
	.datac(!\addr_control|Add11~13_sumout ),
	.datad(!addr_to_memory_control[9]),
	.datae(gnd),
	.dataf(!\addr_control|Mux154~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux153~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux153~2 .extended_lut = "off";
defparam \addr_control|Mux153~2 .lut_mask = 64'hFD75FD7500000000;
defparam \addr_control|Mux153~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N57
cyclonev_lcell_comb \addr_control|Mux153~3 (
// Equation(s):
// \addr_control|Mux153~3_combout  = ( \addr_control|Mux153~2_combout  & ( (!\addr_control|state [2] & (\addr_control|addr_out[14]~29_combout  & ((\addr_control|Add7~17_sumout )))) # (\addr_control|state [2] & (((\addr_control|Mux153~1_combout )))) ) ) # ( 
// !\addr_control|Mux153~2_combout  & ( (!\addr_control|state [2] & ((!\addr_control|addr_out[14]~29_combout ) # ((\addr_control|Add7~17_sumout )))) # (\addr_control|state [2] & (((\addr_control|Mux153~1_combout )))) ) )

	.dataa(!\addr_control|addr_out[14]~29_combout ),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|Mux153~1_combout ),
	.datad(!\addr_control|Add7~17_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Mux153~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux153~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux153~3 .extended_lut = "off";
defparam \addr_control|Mux153~3 .lut_mask = 64'h8BCF8BCF03470347;
defparam \addr_control|Mux153~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N59
dffeas \addr_control|addr_out[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux153~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[9] .is_wysiwyg = "true";
defparam \addr_control|addr_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N46
dffeas \addr_control|addr_base_wr[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|WideOr0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_control|offset[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_base_wr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_base_wr[10] .is_wysiwyg = "true";
defparam \addr_control|addr_base_wr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N36
cyclonev_lcell_comb \addr_control|Add20~9 (
// Equation(s):
// \addr_control|Add20~9_sumout  = SUM(( \addr_control|Add19~9_sumout  ) + ( \addr_control|addr_base_wr [10] ) + ( \addr_control|Add20~6  ))
// \addr_control|Add20~10  = CARRY(( \addr_control|Add19~9_sumout  ) + ( \addr_control|addr_base_wr [10] ) + ( \addr_control|Add20~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add19~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|addr_base_wr [10]),
	.datag(gnd),
	.cin(\addr_control|Add20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add20~9_sumout ),
	.cout(\addr_control|Add20~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add20~9 .extended_lut = "off";
defparam \addr_control|Add20~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \addr_control|Add20~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \addr_control|Add21~17 (
// Equation(s):
// \addr_control|Add21~17_sumout  = SUM(( \addr_control|Add20~9_sumout  ) + ( GND ) + ( \addr_control|Add21~14  ))
// \addr_control|Add21~18  = CARRY(( \addr_control|Add20~9_sumout  ) + ( GND ) + ( \addr_control|Add21~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add20~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~17_sumout ),
	.cout(\addr_control|Add21~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~17 .extended_lut = "off";
defparam \addr_control|Add21~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add21~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N41
dffeas \addr_control|count_y_old[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux178~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[4] .is_wysiwyg = "true";
defparam \addr_control|count_y_old[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N9
cyclonev_lcell_comb \addr_control|Add13~13 (
// Equation(s):
// \addr_control|Add13~13_sumout  = SUM(( \addr_control|count_y_old [4] ) + ( GND ) + ( \addr_control|Add13~10  ))
// \addr_control|Add13~14  = CARRY(( \addr_control|count_y_old [4] ) + ( GND ) + ( \addr_control|Add13~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add13~13_sumout ),
	.cout(\addr_control|Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add13~13 .extended_lut = "off";
defparam \addr_control|Add13~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \addr_control|Add17~33 (
// Equation(s):
// \addr_control|Add17~33_sumout  = SUM(( \addr_control|count_y_old[4]~DUPLICATE_q  ) + ( \addr_control|Equal8~1_combout  ) + ( \addr_control|Add17~26  ))
// \addr_control|Add17~34  = CARRY(( \addr_control|count_y_old[4]~DUPLICATE_q  ) + ( \addr_control|Equal8~1_combout  ) + ( \addr_control|Add17~26  ))

	.dataa(!\addr_control|Equal8~1_combout ),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~33_sumout ),
	.cout(\addr_control|Add17~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~33 .extended_lut = "off";
defparam \addr_control|Add17~33 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add17~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \addr_control|Add17~37 (
// Equation(s):
// \addr_control|Add17~37_sumout  = SUM(( \addr_control|count_y_old[4]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~30  ))
// \addr_control|Add17~38  = CARRY(( \addr_control|count_y_old[4]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~37_sumout ),
	.cout(\addr_control|Add17~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~37 .extended_lut = "off";
defparam \addr_control|Add17~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add17~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N39
cyclonev_lcell_comb \addr_control|Mux178~0 (
// Equation(s):
// \addr_control|Mux178~0_combout  = ( \addr_control|Add17~37_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & ((!\addr_control|count_y_old[8]~0_combout ) # ((\addr_control|Add13~13_sumout )))) # (\addr_control|count_y_old[8]~1_combout  & 
// (((\addr_control|Add17~33_sumout )) # (\addr_control|count_y_old[8]~0_combout ))) ) ) # ( !\addr_control|Add17~37_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & (\addr_control|count_y_old[8]~0_combout  & (\addr_control|Add13~13_sumout ))) # 
// (\addr_control|count_y_old[8]~1_combout  & (((\addr_control|Add17~33_sumout )) # (\addr_control|count_y_old[8]~0_combout ))) ) )

	.dataa(!\addr_control|count_y_old[8]~1_combout ),
	.datab(!\addr_control|count_y_old[8]~0_combout ),
	.datac(!\addr_control|Add13~13_sumout ),
	.datad(!\addr_control|Add17~33_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add17~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux178~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux178~0 .extended_lut = "off";
defparam \addr_control|Mux178~0 .lut_mask = 64'h135713579BDF9BDF;
defparam \addr_control|Mux178~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N40
dffeas \addr_control|count_y_old[4]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux178~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[4]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_old[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \addr_control|Add25~9 (
// Equation(s):
// \addr_control|Add25~9_sumout  = SUM(( \addr_control|count_y_old[4]~DUPLICATE_q  ) + ( \addr_control|count_y_old[2]~DUPLICATE_q  ) + ( \addr_control|Add25~6  ))
// \addr_control|Add25~10  = CARRY(( \addr_control|count_y_old[4]~DUPLICATE_q  ) + ( \addr_control|count_y_old[2]~DUPLICATE_q  ) + ( \addr_control|Add25~6  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_old[4]~DUPLICATE_q ),
	.datac(!\addr_control|count_y_old[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add25~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add25~9_sumout ),
	.cout(\addr_control|Add25~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add25~9 .extended_lut = "off";
defparam \addr_control|Add25~9 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \addr_control|Add26~9 (
// Equation(s):
// \addr_control|Add26~9_sumout  = SUM(( GND ) + ( \addr_control|Add25~9_sumout  ) + ( \addr_control|Add26~6  ))
// \addr_control|Add26~10  = CARRY(( GND ) + ( \addr_control|Add25~9_sumout  ) + ( \addr_control|Add26~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add25~9_sumout ),
	.datag(gnd),
	.cin(\addr_control|Add26~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add26~9_sumout ),
	.cout(\addr_control|Add26~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add26~9 .extended_lut = "off";
defparam \addr_control|Add26~9 .lut_mask = 64'h0000FF0000000000;
defparam \addr_control|Add26~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N12
cyclonev_lcell_comb \addr_control|Add27~17 (
// Equation(s):
// \addr_control|Add27~17_sumout  = SUM(( \addr_control|Add26~9_sumout  ) + ( GND ) + ( \addr_control|Add27~14  ))
// \addr_control|Add27~18  = CARRY(( \addr_control|Add26~9_sumout  ) + ( GND ) + ( \addr_control|Add27~14  ))

	.dataa(gnd),
	.datab(!\addr_control|Add26~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add27~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~17_sumout ),
	.cout(\addr_control|Add27~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~17 .extended_lut = "off";
defparam \addr_control|Add27~17 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add27~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \addr_control|Add28~29 (
// Equation(s):
// \addr_control|Add28~29_sumout  = SUM(( !\addr_control|Add27~17_sumout  ) + ( \addr_control|Add28~27  ) + ( \addr_control|Add28~26  ))
// \addr_control|Add28~30  = CARRY(( !\addr_control|Add27~17_sumout  ) + ( \addr_control|Add28~27  ) + ( \addr_control|Add28~26  ))
// \addr_control|Add28~31  = SHARE(\addr_control|Add27~17_sumout )

	.dataa(gnd),
	.datab(!\addr_control|Add27~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~26 ),
	.sharein(\addr_control|Add28~27 ),
	.combout(),
	.sumout(\addr_control|Add28~29_sumout ),
	.cout(\addr_control|Add28~30 ),
	.shareout(\addr_control|Add28~31 ));
// synopsys translate_off
defparam \addr_control|Add28~29 .extended_lut = "off";
defparam \addr_control|Add28~29 .lut_mask = 64'h000033330000CCCC;
defparam \addr_control|Add28~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \addr_control|addr_out[10]~35 (
// Equation(s):
// \addr_control|addr_out[10]~35_combout  = ( \addr_control|state [2] & ( \addr_control|addr_out[0]~22_combout  & ( (!\addr_control|state [1]) # (\addr_control|has_alg_on_exec~q ) ) ) ) # ( \addr_control|state [2] & ( !\addr_control|addr_out[0]~22_combout  & 
// ( (\addr_control|has_alg_on_exec~q  & \addr_control|state [1]) ) ) )

	.dataa(gnd),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(gnd),
	.datad(!\addr_control|state [1]),
	.datae(!\addr_control|state [2]),
	.dataf(!\addr_control|addr_out[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[10]~35 .extended_lut = "off";
defparam \addr_control|addr_out[10]~35 .lut_mask = 64'h000000330000FF33;
defparam \addr_control|addr_out[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N21
cyclonev_lcell_comb \addr_control|addr_out[10]~33 (
// Equation(s):
// \addr_control|addr_out[10]~33_combout  = ( \addr_control|Equal4~0_combout  & ( \addr_control|has_alg_on_exec~q  & ( !\addr_control|addr_out[14]~28_combout  ) ) ) # ( !\addr_control|Equal4~0_combout  & ( \addr_control|has_alg_on_exec~q  & ( 
// (!\addr_control|state [2] & (!\addr_control|state [1] & !\addr_control|addr_out[14]~28_combout )) ) ) ) # ( \addr_control|Equal4~0_combout  & ( !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|addr_out[14]~28_combout ) # ((\addr_control|state [2] & 
// \addr_control|state [1])) ) ) ) # ( !\addr_control|Equal4~0_combout  & ( !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [2] & (!\addr_control|state [1] & !\addr_control|addr_out[14]~28_combout )) # (\addr_control|state [2] & 
// (\addr_control|state [1])) ) ) )

	.dataa(!\addr_control|state [2]),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|addr_out[14]~28_combout ),
	.datad(gnd),
	.datae(!\addr_control|Equal4~0_combout ),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[10]~33 .extended_lut = "off";
defparam \addr_control|addr_out[10]~33 .lut_mask = 64'h9191F1F18080F0F0;
defparam \addr_control|addr_out[10]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \addr_control|Add6~9 (
// Equation(s):
// \addr_control|Add6~9_sumout  = SUM(( GND ) + ( GND ) + ( \addr_control|Add6~6  ))
// \addr_control|Add6~10  = CARRY(( GND ) + ( GND ) + ( \addr_control|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~9_sumout ),
	.cout(\addr_control|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~9 .extended_lut = "off";
defparam \addr_control|Add6~9 .lut_mask = 64'h0000FFFF00000000;
defparam \addr_control|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N49
dffeas \addr_control|count_y_new[5]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux197~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[5]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_new[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N15
cyclonev_lcell_comb \addr_control|Add22~45 (
// Equation(s):
// \addr_control|Add22~45_sumout  = SUM(( \addr_control|count_y_new[5]~DUPLICATE_q  ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~38  ))
// \addr_control|Add22~46  = CARRY(( \addr_control|count_y_new[5]~DUPLICATE_q  ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~38  ))

	.dataa(gnd),
	.datab(!\addr_control|Equal9~2_combout ),
	.datac(!\addr_control|count_y_new[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~45_sumout ),
	.cout(\addr_control|Add22~46 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~45 .extended_lut = "off";
defparam \addr_control|Add22~45 .lut_mask = 64'h0000333300000F0F;
defparam \addr_control|Add22~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N45
cyclonev_lcell_comb \addr_control|Add22~41 (
// Equation(s):
// \addr_control|Add22~41_sumout  = SUM(( \addr_control|count_y_new[5]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~34  ))
// \addr_control|Add22~42  = CARRY(( \addr_control|count_y_new[5]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_new[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~41_sumout ),
	.cout(\addr_control|Add22~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~41 .extended_lut = "off";
defparam \addr_control|Add22~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add22~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N48
cyclonev_lcell_comb \addr_control|Mux197~0 (
// Equation(s):
// \addr_control|Mux197~0_combout  = ( \addr_control|Add22~41_sumout  & ( (!\addr_control|offset[12]~0_combout ) # ((\addr_control|Add22~45_sumout ) # (\addr_control|count_y_new[4]~0_combout )) ) ) # ( !\addr_control|Add22~41_sumout  & ( 
// (!\addr_control|count_y_new[4]~0_combout  & ((!\addr_control|offset[12]~0_combout ) # (\addr_control|Add22~45_sumout ))) ) )

	.dataa(!\addr_control|offset[12]~0_combout ),
	.datab(!\addr_control|count_y_new[4]~0_combout ),
	.datac(!\addr_control|Add22~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add22~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux197~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux197~0 .extended_lut = "off";
defparam \addr_control|Mux197~0 .lut_mask = 64'h8C8C8C8CBFBFBFBF;
defparam \addr_control|Mux197~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N50
dffeas \addr_control|count_y_new[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux197~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[5] .is_wysiwyg = "true";
defparam \addr_control|count_y_new[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N9
cyclonev_lcell_comb \addr_control|Add19~13 (
// Equation(s):
// \addr_control|Add19~13_sumout  = SUM(( \addr_control|count_y_new [3] ) + ( \addr_control|count_y_new [5] ) + ( \addr_control|Add19~10  ))
// \addr_control|Add19~14  = CARRY(( \addr_control|count_y_new [3] ) + ( \addr_control|count_y_new [5] ) + ( \addr_control|Add19~10  ))

	.dataa(!\addr_control|count_y_new [5]),
	.datab(!\addr_control|count_y_new [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~13_sumout ),
	.cout(\addr_control|Add19~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~13 .extended_lut = "off";
defparam \addr_control|Add19~13 .lut_mask = 64'h0000AAAA00003333;
defparam \addr_control|Add19~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \addr_control|Add7~21 (
// Equation(s):
// \addr_control|Add7~21_sumout  = SUM(( \addr_control|Add6~9_sumout  ) + ( \addr_control|Add19~13_sumout  ) + ( \addr_control|Add7~18  ))
// \addr_control|Add7~22  = CARRY(( \addr_control|Add6~9_sumout  ) + ( \addr_control|Add19~13_sumout  ) + ( \addr_control|Add7~18  ))

	.dataa(!\addr_control|Add6~9_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add19~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~21_sumout ),
	.cout(\addr_control|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~21 .extended_lut = "off";
defparam \addr_control|Add7~21 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \addr_control|addr_out[10]~32 (
// Equation(s):
// \addr_control|addr_out[10]~32_combout  = ( \addr_control|Equal4~0_combout  & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|addr_out[14]~28_combout  & (!\addr_control|state [2] & !\addr_control|state [1])) ) ) ) # ( !\addr_control|Equal4~0_combout 
//  & ( \addr_control|has_alg_on_exec~q  & ( !\addr_control|addr_out[14]~28_combout  ) ) ) # ( \addr_control|Equal4~0_combout  & ( !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [2] & (!\addr_control|addr_out[14]~28_combout  & 
// !\addr_control|state [1])) # (\addr_control|state [2] & ((\addr_control|state [1]))) ) ) ) # ( !\addr_control|Equal4~0_combout  & ( !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|addr_out[14]~28_combout ) # ((\addr_control|state [2] & 
// \addr_control|state [1])) ) ) )

	.dataa(gnd),
	.datab(!\addr_control|addr_out[14]~28_combout ),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|state [1]),
	.datae(!\addr_control|Equal4~0_combout ),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[10]~32 .extended_lut = "off";
defparam \addr_control|addr_out[10]~32 .lut_mask = 64'hCCCFC00FCCCCC000;
defparam \addr_control|addr_out[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \MEM_ADDR[10]~input (
	.i(MEM_ADDR[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[10]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[10]~input .bus_hold = "false";
defparam \MEM_ADDR[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y3_N26
dffeas \addr_base[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[10] .is_wysiwyg = "true";
defparam \addr_base[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N14
dffeas \addr_to_memory_control[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[10] .is_wysiwyg = "true";
defparam \addr_to_memory_control[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N6
cyclonev_lcell_comb \addr_control|Add10~9 (
// Equation(s):
// \addr_control|Add10~9_sumout  = SUM(( \addr_control|addr_base_wr [10] ) + ( GND ) + ( \addr_control|Add10~6  ))
// \addr_control|Add10~10  = CARRY(( \addr_control|addr_base_wr [10] ) + ( GND ) + ( \addr_control|Add10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|addr_base_wr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add10~9_sumout ),
	.cout(\addr_control|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add10~9 .extended_lut = "off";
defparam \addr_control|Add10~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \addr_control|Add11~17 (
// Equation(s):
// \addr_control|Add11~17_sumout  = SUM(( \addr_control|Add10~9_sumout  ) + ( \addr_control|Add19~9_sumout  ) + ( \addr_control|Add11~14  ))
// \addr_control|Add11~18  = CARRY(( \addr_control|Add10~9_sumout  ) + ( \addr_control|Add19~9_sumout  ) + ( \addr_control|Add11~14  ))

	.dataa(gnd),
	.datab(!\addr_control|Add10~9_sumout ),
	.datac(!\addr_control|Add19~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~17_sumout ),
	.cout(\addr_control|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~17 .extended_lut = "off";
defparam \addr_control|Add11~17 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \addr_control|Mux152~0 (
// Equation(s):
// \addr_control|Mux152~0_combout  = ( addr_to_memory_control[10] & ( \addr_control|Add11~17_sumout  & ( (!\addr_control|addr_out[10]~33_combout ) # ((\addr_control|Add7~21_sumout  & !\addr_control|addr_out[10]~32_combout )) ) ) ) # ( 
// !addr_to_memory_control[10] & ( \addr_control|Add11~17_sumout  & ( (!\addr_control|addr_out[10]~33_combout  & ((\addr_control|addr_out[10]~32_combout ))) # (\addr_control|addr_out[10]~33_combout  & (\addr_control|Add7~21_sumout  & 
// !\addr_control|addr_out[10]~32_combout )) ) ) ) # ( addr_to_memory_control[10] & ( !\addr_control|Add11~17_sumout  & ( (!\addr_control|addr_out[10]~32_combout  & ((!\addr_control|addr_out[10]~33_combout ) # (\addr_control|Add7~21_sumout ))) ) ) ) # ( 
// !addr_to_memory_control[10] & ( !\addr_control|Add11~17_sumout  & ( (\addr_control|addr_out[10]~33_combout  & (\addr_control|Add7~21_sumout  & !\addr_control|addr_out[10]~32_combout )) ) ) )

	.dataa(!\addr_control|addr_out[10]~33_combout ),
	.datab(!\addr_control|Add7~21_sumout ),
	.datac(!\addr_control|addr_out[10]~32_combout ),
	.datad(gnd),
	.datae(!addr_to_memory_control[10]),
	.dataf(!\addr_control|Add11~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux152~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux152~0 .extended_lut = "off";
defparam \addr_control|Mux152~0 .lut_mask = 64'h1010B0B01A1ABABA;
defparam \addr_control|Mux152~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \addr_control|addr_out[10]~34 (
// Equation(s):
// \addr_control|addr_out[10]~34_combout  = ( \addr_control|addr_out[0]~22_combout  & ( (\addr_control|addr_out[14]~20_combout  & (\addr_control|state [2] & ((!\addr_control|state [1]) # (\addr_control|has_alg_on_exec~q )))) ) ) # ( 
// !\addr_control|addr_out[0]~22_combout  & ( (\addr_control|state [2] & ((!\addr_control|state [1]) # ((\addr_control|has_alg_on_exec~q  & \addr_control|addr_out[14]~20_combout )))) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|addr_out[14]~20_combout ),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|addr_out[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out[10]~34 .extended_lut = "off";
defparam \addr_control|addr_out[10]~34 .lut_mask = 64'h00CD00CD000D000D;
defparam \addr_control|addr_out[10]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \addr_control|Add8~9 (
// Equation(s):
// \addr_control|Add8~9_sumout  = SUM(( GND ) + ( GND ) + ( \addr_control|Add8~6  ))
// \addr_control|Add8~10  = CARRY(( GND ) + ( GND ) + ( \addr_control|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add8~9_sumout ),
	.cout(\addr_control|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add8~9 .extended_lut = "off";
defparam \addr_control|Add8~9 .lut_mask = 64'h0000FFFF00000000;
defparam \addr_control|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \addr_control|Add9~17 (
// Equation(s):
// \addr_control|Add9~17_sumout  = SUM(( \addr_control|Add8~9_sumout  ) + ( \addr_control|Add25~9_sumout  ) + ( \addr_control|Add9~14  ))
// \addr_control|Add9~18  = CARRY(( \addr_control|Add8~9_sumout  ) + ( \addr_control|Add25~9_sumout  ) + ( \addr_control|Add9~14  ))

	.dataa(gnd),
	.datab(!\addr_control|Add8~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add25~9_sumout ),
	.datag(gnd),
	.cin(\addr_control|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~17_sumout ),
	.cout(\addr_control|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~17 .extended_lut = "off";
defparam \addr_control|Add9~17 .lut_mask = 64'h0000FF0000003333;
defparam \addr_control|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \addr_control|Add5~25 (
// Equation(s):
// \addr_control|Add5~25_sumout  = SUM(( \addr_control|Add27~17_sumout  ) + ( VCC ) + ( \addr_control|Add5~22  ))
// \addr_control|Add5~26  = CARRY(( \addr_control|Add27~17_sumout  ) + ( VCC ) + ( \addr_control|Add5~22  ))

	.dataa(gnd),
	.datab(!\addr_control|Add27~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~25_sumout ),
	.cout(\addr_control|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~25 .extended_lut = "off";
defparam \addr_control|Add5~25 .lut_mask = 64'h0000000000003333;
defparam \addr_control|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \addr_control|Add12~29 (
// Equation(s):
// \addr_control|Add12~29_sumout  = SUM(( !\addr_control|Add11~17_sumout  ) + ( \addr_control|Add12~27  ) + ( \addr_control|Add12~26  ))
// \addr_control|Add12~30  = CARRY(( !\addr_control|Add11~17_sumout  ) + ( \addr_control|Add12~27  ) + ( \addr_control|Add12~26  ))
// \addr_control|Add12~31  = SHARE(\addr_control|Add11~17_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add11~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~26 ),
	.sharein(\addr_control|Add12~27 ),
	.combout(),
	.sumout(\addr_control|Add12~29_sumout ),
	.cout(\addr_control|Add12~30 ),
	.shareout(\addr_control|Add12~31 ));
// synopsys translate_off
defparam \addr_control|Add12~29 .extended_lut = "off";
defparam \addr_control|Add12~29 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add12~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \addr_control|Add3~9 (
// Equation(s):
// \addr_control|Add3~9_sumout  = SUM(( \addr_control|Add26~9_sumout  ) + ( VCC ) + ( \addr_control|Add3~6  ))
// \addr_control|Add3~10  = CARRY(( \addr_control|Add26~9_sumout  ) + ( VCC ) + ( \addr_control|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add26~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add3~9_sumout ),
	.cout(\addr_control|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add3~9 .extended_lut = "off";
defparam \addr_control|Add3~9 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \addr_control|Mux152~1 (
// Equation(s):
// \addr_control|Mux152~1_combout  = ( \addr_control|addr_out[17]~18_combout  & ( \addr_control|state [0] & ( \addr_control|Add9~17_sumout  ) ) ) # ( !\addr_control|addr_out[17]~18_combout  & ( \addr_control|state [0] & ( \addr_control|Add12~29_sumout  ) ) ) 
// # ( \addr_control|addr_out[17]~18_combout  & ( !\addr_control|state [0] & ( \addr_control|Add3~9_sumout  ) ) ) # ( !\addr_control|addr_out[17]~18_combout  & ( !\addr_control|state [0] & ( \addr_control|Add5~25_sumout  ) ) )

	.dataa(!\addr_control|Add9~17_sumout ),
	.datab(!\addr_control|Add5~25_sumout ),
	.datac(!\addr_control|Add12~29_sumout ),
	.datad(!\addr_control|Add3~9_sumout ),
	.datae(!\addr_control|addr_out[17]~18_combout ),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux152~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux152~1 .extended_lut = "off";
defparam \addr_control|Mux152~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \addr_control|Mux152~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \addr_control|Mux152~2 (
// Equation(s):
// \addr_control|Mux152~2_combout  = ( \addr_control|addr_out[10]~34_combout  & ( \addr_control|Mux152~1_combout  & ( (!\addr_control|addr_out[10]~35_combout ) # (\addr_control|Add28~29_sumout ) ) ) ) # ( !\addr_control|addr_out[10]~34_combout  & ( 
// \addr_control|Mux152~1_combout  & ( (!\addr_control|addr_out[10]~35_combout  & ((\addr_control|Mux152~0_combout ))) # (\addr_control|addr_out[10]~35_combout  & (\addr_control|Add21~17_sumout )) ) ) ) # ( \addr_control|addr_out[10]~34_combout  & ( 
// !\addr_control|Mux152~1_combout  & ( (\addr_control|Add28~29_sumout  & \addr_control|addr_out[10]~35_combout ) ) ) ) # ( !\addr_control|addr_out[10]~34_combout  & ( !\addr_control|Mux152~1_combout  & ( (!\addr_control|addr_out[10]~35_combout  & 
// ((\addr_control|Mux152~0_combout ))) # (\addr_control|addr_out[10]~35_combout  & (\addr_control|Add21~17_sumout )) ) ) )

	.dataa(!\addr_control|Add21~17_sumout ),
	.datab(!\addr_control|Add28~29_sumout ),
	.datac(!\addr_control|addr_out[10]~35_combout ),
	.datad(!\addr_control|Mux152~0_combout ),
	.datae(!\addr_control|addr_out[10]~34_combout ),
	.dataf(!\addr_control|Mux152~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux152~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux152~2 .extended_lut = "off";
defparam \addr_control|Mux152~2 .lut_mask = 64'h05F5030305F5F3F3;
defparam \addr_control|Mux152~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N1
dffeas \addr_control|addr_out[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux152~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[10] .is_wysiwyg = "true";
defparam \addr_control|addr_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y2_N43
dffeas \addr_control|count_y_new[6]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux196~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[6]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_new[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \addr_control|Add22~49 (
// Equation(s):
// \addr_control|Add22~49_sumout  = SUM(( \addr_control|count_y_new[6]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~42  ))
// \addr_control|Add22~50  = CARRY(( \addr_control|count_y_new[6]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~42  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_new[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~49_sumout ),
	.cout(\addr_control|Add22~50 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~49 .extended_lut = "off";
defparam \addr_control|Add22~49 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add22~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N18
cyclonev_lcell_comb \addr_control|Add22~53 (
// Equation(s):
// \addr_control|Add22~53_sumout  = SUM(( \addr_control|count_y_new[6]~DUPLICATE_q  ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~46  ))
// \addr_control|Add22~54  = CARRY(( \addr_control|count_y_new[6]~DUPLICATE_q  ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~46  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_new[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Equal9~2_combout ),
	.datag(gnd),
	.cin(\addr_control|Add22~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~53_sumout ),
	.cout(\addr_control|Add22~54 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~53 .extended_lut = "off";
defparam \addr_control|Add22~53 .lut_mask = 64'h000000FF00003333;
defparam \addr_control|Add22~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N42
cyclonev_lcell_comb \addr_control|Mux196~0 (
// Equation(s):
// \addr_control|Mux196~0_combout  = ( \addr_control|Add22~53_sumout  & ( (!\addr_control|count_y_new[4]~0_combout  & (\addr_control|offset[12]~0_combout )) # (\addr_control|count_y_new[4]~0_combout  & ((\addr_control|Add22~49_sumout ))) ) ) # ( 
// !\addr_control|Add22~53_sumout  & ( (\addr_control|count_y_new[4]~0_combout  & \addr_control|Add22~49_sumout ) ) )

	.dataa(gnd),
	.datab(!\addr_control|count_y_new[4]~0_combout ),
	.datac(!\addr_control|offset[12]~0_combout ),
	.datad(!\addr_control|Add22~49_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add22~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux196~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux196~0 .extended_lut = "off";
defparam \addr_control|Mux196~0 .lut_mask = 64'h003300330C3F0C3F;
defparam \addr_control|Mux196~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N44
dffeas \addr_control|count_y_new[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux196~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[6] .is_wysiwyg = "true";
defparam \addr_control|count_y_new[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N12
cyclonev_lcell_comb \addr_control|Add19~17 (
// Equation(s):
// \addr_control|Add19~17_sumout  = SUM(( \addr_control|count_y_new [6] ) + ( \addr_control|count_y_new [4] ) + ( \addr_control|Add19~14  ))
// \addr_control|Add19~18  = CARRY(( \addr_control|count_y_new [6] ) + ( \addr_control|count_y_new [4] ) + ( \addr_control|Add19~14  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_new [6]),
	.datac(!\addr_control|count_y_new [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~17_sumout ),
	.cout(\addr_control|Add19~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~17 .extended_lut = "off";
defparam \addr_control|Add19~17 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add19~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N39
cyclonev_lcell_comb \addr_control|Add6~13 (
// Equation(s):
// \addr_control|Add6~13_sumout  = SUM(( \addr_control|addr_base_rd [14] ) + ( GND ) + ( \addr_control|Add6~10  ))
// \addr_control|Add6~14  = CARRY(( \addr_control|addr_base_rd [14] ) + ( GND ) + ( \addr_control|Add6~10  ))

	.dataa(!\addr_control|addr_base_rd [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~13_sumout ),
	.cout(\addr_control|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~13 .extended_lut = "off";
defparam \addr_control|Add6~13 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \addr_control|Add7~25 (
// Equation(s):
// \addr_control|Add7~25_sumout  = SUM(( \addr_control|Add6~13_sumout  ) + ( \addr_control|Add19~17_sumout  ) + ( \addr_control|Add7~22  ))
// \addr_control|Add7~26  = CARRY(( \addr_control|Add6~13_sumout  ) + ( \addr_control|Add19~17_sumout  ) + ( \addr_control|Add7~22  ))

	.dataa(gnd),
	.datab(!\addr_control|Add19~17_sumout ),
	.datac(!\addr_control|Add6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~25_sumout ),
	.cout(\addr_control|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~25 .extended_lut = "off";
defparam \addr_control|Add7~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \addr_control|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N39
cyclonev_lcell_comb \addr_control|Add20~13 (
// Equation(s):
// \addr_control|Add20~13_sumout  = SUM(( \addr_control|Add19~13_sumout  ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add20~10  ))
// \addr_control|Add20~14  = CARRY(( \addr_control|Add19~13_sumout  ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add20~10  ))

	.dataa(!\addr_control|Add19~13_sumout ),
	.datab(gnd),
	.datac(!\addr_control|addr_base_rd [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add20~13_sumout ),
	.cout(\addr_control|Add20~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add20~13 .extended_lut = "off";
defparam \addr_control|Add20~13 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add20~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N15
cyclonev_lcell_comb \addr_control|Add21~21 (
// Equation(s):
// \addr_control|Add21~21_sumout  = SUM(( \addr_control|Add20~13_sumout  ) + ( GND ) + ( \addr_control|Add21~18  ))
// \addr_control|Add21~22  = CARRY(( \addr_control|Add20~13_sumout  ) + ( GND ) + ( \addr_control|Add21~18  ))

	.dataa(!\addr_control|Add20~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~21_sumout ),
	.cout(\addr_control|Add21~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~21 .extended_lut = "off";
defparam \addr_control|Add21~21 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \addr_control|Add17~41 (
// Equation(s):
// \addr_control|Add17~41_sumout  = SUM(( \addr_control|count_y_old[5]~DUPLICATE_q  ) + ( \addr_control|Equal8~1_combout  ) + ( \addr_control|Add17~34  ))
// \addr_control|Add17~42  = CARRY(( \addr_control|count_y_old[5]~DUPLICATE_q  ) + ( \addr_control|Equal8~1_combout  ) + ( \addr_control|Add17~34  ))

	.dataa(!\addr_control|Equal8~1_combout ),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~41_sumout ),
	.cout(\addr_control|Add17~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~41 .extended_lut = "off";
defparam \addr_control|Add17~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add17~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \addr_control|Add17~45 (
// Equation(s):
// \addr_control|Add17~45_sumout  = SUM(( \addr_control|count_y_old[5]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~38  ))
// \addr_control|Add17~46  = CARRY(( \addr_control|count_y_old[5]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~45_sumout ),
	.cout(\addr_control|Add17~46 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~45 .extended_lut = "off";
defparam \addr_control|Add17~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add17~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N50
dffeas \addr_control|count_y_old[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux177~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[5] .is_wysiwyg = "true";
defparam \addr_control|count_y_old[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N12
cyclonev_lcell_comb \addr_control|Add13~17 (
// Equation(s):
// \addr_control|Add13~17_sumout  = SUM(( \addr_control|count_y_old [5] ) + ( GND ) + ( \addr_control|Add13~14  ))
// \addr_control|Add13~18  = CARRY(( \addr_control|count_y_old [5] ) + ( GND ) + ( \addr_control|Add13~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add13~17_sumout ),
	.cout(\addr_control|Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add13~17 .extended_lut = "off";
defparam \addr_control|Add13~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N48
cyclonev_lcell_comb \addr_control|Mux177~0 (
// Equation(s):
// \addr_control|Mux177~0_combout  = ( \addr_control|Add13~17_sumout  & ( ((!\addr_control|count_y_old[8]~1_combout  & ((\addr_control|Add17~45_sumout ))) # (\addr_control|count_y_old[8]~1_combout  & (\addr_control|Add17~41_sumout ))) # 
// (\addr_control|count_y_old[8]~0_combout ) ) ) # ( !\addr_control|Add13~17_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & (!\addr_control|count_y_old[8]~0_combout  & ((\addr_control|Add17~45_sumout )))) # (\addr_control|count_y_old[8]~1_combout  & 
// (((\addr_control|Add17~41_sumout )) # (\addr_control|count_y_old[8]~0_combout ))) ) )

	.dataa(!\addr_control|count_y_old[8]~1_combout ),
	.datab(!\addr_control|count_y_old[8]~0_combout ),
	.datac(!\addr_control|Add17~41_sumout ),
	.datad(!\addr_control|Add17~45_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add13~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux177~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux177~0 .extended_lut = "off";
defparam \addr_control|Mux177~0 .lut_mask = 64'h159D159D37BF37BF;
defparam \addr_control|Mux177~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N49
dffeas \addr_control|count_y_old[5]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux177~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[5]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_old[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \addr_control|Add25~13 (
// Equation(s):
// \addr_control|Add25~13_sumout  = SUM(( \addr_control|count_y_old [3] ) + ( \addr_control|count_y_old[5]~DUPLICATE_q  ) + ( \addr_control|Add25~10  ))
// \addr_control|Add25~14  = CARRY(( \addr_control|count_y_old [3] ) + ( \addr_control|count_y_old[5]~DUPLICATE_q  ) + ( \addr_control|Add25~10  ))

	.dataa(!\addr_control|count_y_old[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|count_y_old [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add25~13_sumout ),
	.cout(\addr_control|Add25~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add25~13 .extended_lut = "off";
defparam \addr_control|Add25~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \addr_control|Add25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N39
cyclonev_lcell_comb \addr_control|Add26~13 (
// Equation(s):
// \addr_control|Add26~13_sumout  = SUM(( \addr_control|Add25~13_sumout  ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add26~10  ))
// \addr_control|Add26~14  = CARRY(( \addr_control|Add25~13_sumout  ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add26~10  ))

	.dataa(gnd),
	.datab(!\addr_control|addr_base_rd [14]),
	.datac(!\addr_control|Add25~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add26~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add26~13_sumout ),
	.cout(\addr_control|Add26~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add26~13 .extended_lut = "off";
defparam \addr_control|Add26~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \addr_control|Add26~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N15
cyclonev_lcell_comb \addr_control|Add27~21 (
// Equation(s):
// \addr_control|Add27~21_sumout  = SUM(( \addr_control|Add26~13_sumout  ) + ( GND ) + ( \addr_control|Add27~18  ))
// \addr_control|Add27~22  = CARRY(( \addr_control|Add26~13_sumout  ) + ( GND ) + ( \addr_control|Add27~18  ))

	.dataa(!\addr_control|Add26~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add27~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~21_sumout ),
	.cout(\addr_control|Add27~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~21 .extended_lut = "off";
defparam \addr_control|Add27~21 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add27~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N33
cyclonev_lcell_comb \addr_control|Add28~33 (
// Equation(s):
// \addr_control|Add28~33_sumout  = SUM(( !\addr_control|Add27~21_sumout  $ (\addr_control|offset [14]) ) + ( \addr_control|Add28~31  ) + ( \addr_control|Add28~30  ))
// \addr_control|Add28~34  = CARRY(( !\addr_control|Add27~21_sumout  $ (\addr_control|offset [14]) ) + ( \addr_control|Add28~31  ) + ( \addr_control|Add28~30  ))
// \addr_control|Add28~35  = SHARE((\addr_control|Add27~21_sumout  & !\addr_control|offset [14]))

	.dataa(!\addr_control|Add27~21_sumout ),
	.datab(gnd),
	.datac(!\addr_control|offset [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~30 ),
	.sharein(\addr_control|Add28~31 ),
	.combout(),
	.sumout(\addr_control|Add28~33_sumout ),
	.cout(\addr_control|Add28~34 ),
	.shareout(\addr_control|Add28~35 ));
// synopsys translate_off
defparam \addr_control|Add28~33 .extended_lut = "off";
defparam \addr_control|Add28~33 .lut_mask = 64'h000050500000A5A5;
defparam \addr_control|Add28~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \addr_control|Add3~13 (
// Equation(s):
// \addr_control|Add3~13_sumout  = SUM(( \addr_control|Add26~13_sumout  ) + ( GND ) + ( \addr_control|Add3~10  ))
// \addr_control|Add3~14  = CARRY(( \addr_control|Add26~13_sumout  ) + ( GND ) + ( \addr_control|Add3~10  ))

	.dataa(!\addr_control|Add26~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add3~13_sumout ),
	.cout(\addr_control|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add3~13 .extended_lut = "off";
defparam \addr_control|Add3~13 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N9
cyclonev_lcell_comb \addr_control|Add10~13 (
// Equation(s):
// \addr_control|Add10~13_sumout  = SUM(( \addr_control|addr_base_rd [14] ) + ( GND ) + ( \addr_control|Add10~10  ))
// \addr_control|Add10~14  = CARRY(( \addr_control|addr_base_rd [14] ) + ( GND ) + ( \addr_control|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|addr_base_rd [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add10~13_sumout ),
	.cout(\addr_control|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add10~13 .extended_lut = "off";
defparam \addr_control|Add10~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N15
cyclonev_lcell_comb \addr_control|Add11~21 (
// Equation(s):
// \addr_control|Add11~21_sumout  = SUM(( \addr_control|Add10~13_sumout  ) + ( \addr_control|Add19~13_sumout  ) + ( \addr_control|Add11~18  ))
// \addr_control|Add11~22  = CARRY(( \addr_control|Add10~13_sumout  ) + ( \addr_control|Add19~13_sumout  ) + ( \addr_control|Add11~18  ))

	.dataa(!\addr_control|Add19~13_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add10~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~21_sumout ),
	.cout(\addr_control|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~21 .extended_lut = "off";
defparam \addr_control|Add11~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \addr_control|Add12~33 (
// Equation(s):
// \addr_control|Add12~33_sumout  = SUM(( !\addr_control|Add11~21_sumout  $ (\addr_control|offset [14]) ) + ( \addr_control|Add12~31  ) + ( \addr_control|Add12~30  ))
// \addr_control|Add12~34  = CARRY(( !\addr_control|Add11~21_sumout  $ (\addr_control|offset [14]) ) + ( \addr_control|Add12~31  ) + ( \addr_control|Add12~30  ))
// \addr_control|Add12~35  = SHARE((\addr_control|Add11~21_sumout  & !\addr_control|offset [14]))

	.dataa(!\addr_control|Add11~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|offset [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~30 ),
	.sharein(\addr_control|Add12~31 ),
	.combout(),
	.sumout(\addr_control|Add12~33_sumout ),
	.cout(\addr_control|Add12~34 ),
	.shareout(\addr_control|Add12~35 ));
// synopsys translate_off
defparam \addr_control|Add12~33 .extended_lut = "off";
defparam \addr_control|Add12~33 .lut_mask = 64'h000055000000AA55;
defparam \addr_control|Add12~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \addr_control|Add5~29 (
// Equation(s):
// \addr_control|Add5~29_sumout  = SUM(( \addr_control|Add27~21_sumout  ) + ( GND ) + ( \addr_control|Add5~26  ))
// \addr_control|Add5~30  = CARRY(( \addr_control|Add27~21_sumout  ) + ( GND ) + ( \addr_control|Add5~26  ))

	.dataa(!\addr_control|Add27~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~29_sumout ),
	.cout(\addr_control|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~29 .extended_lut = "off";
defparam \addr_control|Add5~29 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \addr_control|Add8~13 (
// Equation(s):
// \addr_control|Add8~13_sumout  = SUM(( \addr_control|addr_base_rd [14] ) + ( GND ) + ( \addr_control|Add8~10  ))
// \addr_control|Add8~14  = CARRY(( \addr_control|addr_base_rd [14] ) + ( GND ) + ( \addr_control|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|addr_base_rd [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add8~13_sumout ),
	.cout(\addr_control|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add8~13 .extended_lut = "off";
defparam \addr_control|Add8~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N15
cyclonev_lcell_comb \addr_control|Add9~21 (
// Equation(s):
// \addr_control|Add9~21_sumout  = SUM(( \addr_control|Add8~13_sumout  ) + ( \addr_control|Add25~13_sumout  ) + ( \addr_control|Add9~18  ))
// \addr_control|Add9~22  = CARRY(( \addr_control|Add8~13_sumout  ) + ( \addr_control|Add25~13_sumout  ) + ( \addr_control|Add9~18  ))

	.dataa(!\addr_control|Add25~13_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~21_sumout ),
	.cout(\addr_control|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~21 .extended_lut = "off";
defparam \addr_control|Add9~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N42
cyclonev_lcell_comb \addr_control|Mux151~0 (
// Equation(s):
// \addr_control|Mux151~0_combout  = ( \addr_control|Add5~29_sumout  & ( \addr_control|Add9~21_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & (((!\addr_control|state [0]) # (\addr_control|Add12~33_sumout )))) # (\addr_control|addr_out[17]~18_combout  
// & (((\addr_control|state [0])) # (\addr_control|Add3~13_sumout ))) ) ) ) # ( !\addr_control|Add5~29_sumout  & ( \addr_control|Add9~21_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & (((\addr_control|state [0] & \addr_control|Add12~33_sumout )))) # 
// (\addr_control|addr_out[17]~18_combout  & (((\addr_control|state [0])) # (\addr_control|Add3~13_sumout ))) ) ) ) # ( \addr_control|Add5~29_sumout  & ( !\addr_control|Add9~21_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & (((!\addr_control|state 
// [0]) # (\addr_control|Add12~33_sumout )))) # (\addr_control|addr_out[17]~18_combout  & (\addr_control|Add3~13_sumout  & (!\addr_control|state [0]))) ) ) ) # ( !\addr_control|Add5~29_sumout  & ( !\addr_control|Add9~21_sumout  & ( 
// (!\addr_control|addr_out[17]~18_combout  & (((\addr_control|state [0] & \addr_control|Add12~33_sumout )))) # (\addr_control|addr_out[17]~18_combout  & (\addr_control|Add3~13_sumout  & (!\addr_control|state [0]))) ) ) )

	.dataa(!\addr_control|addr_out[17]~18_combout ),
	.datab(!\addr_control|Add3~13_sumout ),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|Add12~33_sumout ),
	.datae(!\addr_control|Add5~29_sumout ),
	.dataf(!\addr_control|Add9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux151~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux151~0 .extended_lut = "off";
defparam \addr_control|Mux151~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \addr_control|Mux151~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \addr_control|Mux151~1 (
// Equation(s):
// \addr_control|Mux151~1_combout  = ( \addr_control|Mux151~0_combout  & ( \addr_control|addr_out[14]~26_combout  & ( (!\addr_control|addr_out[14]~20_combout ) # (\addr_control|addr_base_rd [14]) ) ) ) # ( !\addr_control|Mux151~0_combout  & ( 
// \addr_control|addr_out[14]~26_combout  & ( (\addr_control|addr_base_rd [14] & \addr_control|addr_out[14]~20_combout ) ) ) ) # ( \addr_control|Mux151~0_combout  & ( !\addr_control|addr_out[14]~26_combout  & ( (!\addr_control|addr_out[14]~20_combout  & 
// (\addr_control|Add21~21_sumout )) # (\addr_control|addr_out[14]~20_combout  & ((\addr_control|Add28~33_sumout ))) ) ) ) # ( !\addr_control|Mux151~0_combout  & ( !\addr_control|addr_out[14]~26_combout  & ( (!\addr_control|addr_out[14]~20_combout  & 
// (\addr_control|Add21~21_sumout )) # (\addr_control|addr_out[14]~20_combout  & ((\addr_control|Add28~33_sumout ))) ) ) )

	.dataa(!\addr_control|Add21~21_sumout ),
	.datab(!\addr_control|addr_base_rd [14]),
	.datac(!\addr_control|Add28~33_sumout ),
	.datad(!\addr_control|addr_out[14]~20_combout ),
	.datae(!\addr_control|Mux151~0_combout ),
	.dataf(!\addr_control|addr_out[14]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux151~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux151~1 .extended_lut = "off";
defparam \addr_control|Mux151~1 .lut_mask = 64'h550F550F0033FF33;
defparam \addr_control|Mux151~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \MEM_ADDR[11]~input (
	.i(MEM_ADDR[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[11]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[11]~input .bus_hold = "false";
defparam \MEM_ADDR[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N19
dffeas \addr_base[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[11] .is_wysiwyg = "true";
defparam \addr_base[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N32
dffeas \addr_to_memory_control[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[11] .is_wysiwyg = "true";
defparam \addr_to_memory_control[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \addr_control|Mux151~2 (
// Equation(s):
// \addr_control|Mux151~2_combout  = ( \addr_control|addr_out[14]~31_combout  & ( (!\addr_control|Mux154~2_combout  & ((!\addr_control|Add11~21_sumout ) # (\addr_control|addr_out[14]~30_combout ))) ) ) # ( !\addr_control|addr_out[14]~31_combout  & ( 
// (!\addr_control|Mux154~2_combout  & ((!addr_to_memory_control[11]) # (\addr_control|addr_out[14]~30_combout ))) ) )

	.dataa(!\addr_control|addr_out[14]~30_combout ),
	.datab(!\addr_control|Mux154~2_combout ),
	.datac(!\addr_control|Add11~21_sumout ),
	.datad(!addr_to_memory_control[11]),
	.datae(gnd),
	.dataf(!\addr_control|addr_out[14]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux151~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux151~2 .extended_lut = "off";
defparam \addr_control|Mux151~2 .lut_mask = 64'hCC44CC44C4C4C4C4;
defparam \addr_control|Mux151~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \addr_control|Mux151~3 (
// Equation(s):
// \addr_control|Mux151~3_combout  = ( \addr_control|Mux151~2_combout  & ( (!\addr_control|state [2] & (\addr_control|addr_out[14]~29_combout  & (\addr_control|Add7~25_sumout ))) # (\addr_control|state [2] & (((\addr_control|Mux151~1_combout )))) ) ) # ( 
// !\addr_control|Mux151~2_combout  & ( (!\addr_control|state [2] & ((!\addr_control|addr_out[14]~29_combout ) # ((\addr_control|Add7~25_sumout )))) # (\addr_control|state [2] & (((\addr_control|Mux151~1_combout )))) ) )

	.dataa(!\addr_control|addr_out[14]~29_combout ),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|Add7~25_sumout ),
	.datad(!\addr_control|Mux151~1_combout ),
	.datae(gnd),
	.dataf(!\addr_control|Mux151~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux151~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux151~3 .extended_lut = "off";
defparam \addr_control|Mux151~3 .lut_mask = 64'h8CBF8CBF04370437;
defparam \addr_control|Mux151~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N55
dffeas \addr_control|addr_out[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux151~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[11] .is_wysiwyg = "true";
defparam \addr_control|addr_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \addr_control|Add17~49 (
// Equation(s):
// \addr_control|Add17~49_sumout  = SUM(( \addr_control|count_y_old [6] ) + ( \addr_control|Equal8~1_combout  ) + ( \addr_control|Add17~42  ))
// \addr_control|Add17~50  = CARRY(( \addr_control|count_y_old [6] ) + ( \addr_control|Equal8~1_combout  ) + ( \addr_control|Add17~42  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_old [6]),
	.datac(!\addr_control|Equal8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~49_sumout ),
	.cout(\addr_control|Add17~50 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~49 .extended_lut = "off";
defparam \addr_control|Add17~49 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add17~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \addr_control|Add17~53 (
// Equation(s):
// \addr_control|Add17~53_sumout  = SUM(( \addr_control|count_y_old [6] ) + ( GND ) + ( \addr_control|Add17~46  ))
// \addr_control|Add17~54  = CARRY(( \addr_control|count_y_old [6] ) + ( GND ) + ( \addr_control|Add17~46  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_old [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~53_sumout ),
	.cout(\addr_control|Add17~54 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~53 .extended_lut = "off";
defparam \addr_control|Add17~53 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add17~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N15
cyclonev_lcell_comb \addr_control|Add13~21 (
// Equation(s):
// \addr_control|Add13~21_sumout  = SUM(( \addr_control|count_y_old [6] ) + ( GND ) + ( \addr_control|Add13~18  ))
// \addr_control|Add13~22  = CARRY(( \addr_control|count_y_old [6] ) + ( GND ) + ( \addr_control|Add13~18  ))

	.dataa(!\addr_control|count_y_old [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add13~21_sumout ),
	.cout(\addr_control|Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add13~21 .extended_lut = "off";
defparam \addr_control|Add13~21 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N57
cyclonev_lcell_comb \addr_control|Mux176~0 (
// Equation(s):
// \addr_control|Mux176~0_combout  = ( \addr_control|Add13~21_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & (((\addr_control|Add17~53_sumout )) # (\addr_control|count_y_old[8]~0_combout ))) # (\addr_control|count_y_old[8]~1_combout  & 
// (!\addr_control|count_y_old[8]~0_combout  & (\addr_control|Add17~49_sumout ))) ) ) # ( !\addr_control|Add13~21_sumout  & ( (!\addr_control|count_y_old[8]~0_combout  & ((!\addr_control|count_y_old[8]~1_combout  & ((\addr_control|Add17~53_sumout ))) # 
// (\addr_control|count_y_old[8]~1_combout  & (\addr_control|Add17~49_sumout )))) ) )

	.dataa(!\addr_control|count_y_old[8]~1_combout ),
	.datab(!\addr_control|count_y_old[8]~0_combout ),
	.datac(!\addr_control|Add17~49_sumout ),
	.datad(!\addr_control|Add17~53_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add13~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux176~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux176~0 .extended_lut = "off";
defparam \addr_control|Mux176~0 .lut_mask = 64'h048C048C26AE26AE;
defparam \addr_control|Mux176~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N58
dffeas \addr_control|count_y_old[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux176~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[6] .is_wysiwyg = "true";
defparam \addr_control|count_y_old[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \addr_control|Add25~17 (
// Equation(s):
// \addr_control|Add25~17_sumout  = SUM(( \addr_control|count_y_old [6] ) + ( \addr_control|count_y_old[4]~DUPLICATE_q  ) + ( \addr_control|Add25~14  ))
// \addr_control|Add25~18  = CARRY(( \addr_control|count_y_old [6] ) + ( \addr_control|count_y_old[4]~DUPLICATE_q  ) + ( \addr_control|Add25~14  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_old[4]~DUPLICATE_q ),
	.datac(!\addr_control|count_y_old [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add25~17_sumout ),
	.cout(\addr_control|Add25~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add25~17 .extended_lut = "off";
defparam \addr_control|Add25~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \addr_control|Add25~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \addr_control|Add26~17 (
// Equation(s):
// \addr_control|Add26~17_sumout  = SUM(( \addr_control|Add25~17_sumout  ) + ( GND ) + ( \addr_control|Add26~14  ))
// \addr_control|Add26~18  = CARRY(( \addr_control|Add25~17_sumout  ) + ( GND ) + ( \addr_control|Add26~14  ))

	.dataa(gnd),
	.datab(!\addr_control|Add25~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add26~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add26~17_sumout ),
	.cout(\addr_control|Add26~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add26~17 .extended_lut = "off";
defparam \addr_control|Add26~17 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add26~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N18
cyclonev_lcell_comb \addr_control|Add27~25 (
// Equation(s):
// \addr_control|Add27~25_sumout  = SUM(( \addr_control|Add26~17_sumout  ) + ( GND ) + ( \addr_control|Add27~22  ))
// \addr_control|Add27~26  = CARRY(( \addr_control|Add26~17_sumout  ) + ( GND ) + ( \addr_control|Add27~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add26~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add27~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~25_sumout ),
	.cout(\addr_control|Add27~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~25 .extended_lut = "off";
defparam \addr_control|Add27~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add27~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \addr_control|Add28~37 (
// Equation(s):
// \addr_control|Add28~37_sumout  = SUM(( !\addr_control|Add27~25_sumout  ) + ( \addr_control|Add28~35  ) + ( \addr_control|Add28~34  ))
// \addr_control|Add28~38  = CARRY(( !\addr_control|Add27~25_sumout  ) + ( \addr_control|Add28~35  ) + ( \addr_control|Add28~34  ))
// \addr_control|Add28~39  = SHARE(\addr_control|Add27~25_sumout )

	.dataa(gnd),
	.datab(!\addr_control|Add27~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~34 ),
	.sharein(\addr_control|Add28~35 ),
	.combout(),
	.sumout(\addr_control|Add28~37_sumout ),
	.cout(\addr_control|Add28~38 ),
	.shareout(\addr_control|Add28~39 ));
// synopsys translate_off
defparam \addr_control|Add28~37 .extended_lut = "off";
defparam \addr_control|Add28~37 .lut_mask = 64'h000033330000CCCC;
defparam \addr_control|Add28~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N42
cyclonev_lcell_comb \addr_control|Add20~17 (
// Equation(s):
// \addr_control|Add20~17_sumout  = SUM(( \addr_control|Add19~17_sumout  ) + ( \addr_control|addr_base_wr [12] ) + ( \addr_control|Add20~14  ))
// \addr_control|Add20~18  = CARRY(( \addr_control|Add19~17_sumout  ) + ( \addr_control|addr_base_wr [12] ) + ( \addr_control|Add20~14  ))

	.dataa(gnd),
	.datab(!\addr_control|Add19~17_sumout ),
	.datac(!\addr_control|addr_base_wr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add20~17_sumout ),
	.cout(\addr_control|Add20~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add20~17 .extended_lut = "off";
defparam \addr_control|Add20~17 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add20~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \addr_control|Add21~25 (
// Equation(s):
// \addr_control|Add21~25_sumout  = SUM(( \addr_control|Add20~17_sumout  ) + ( GND ) + ( \addr_control|Add21~22  ))
// \addr_control|Add21~26  = CARRY(( \addr_control|Add20~17_sumout  ) + ( GND ) + ( \addr_control|Add21~22  ))

	.dataa(gnd),
	.datab(!\addr_control|Add20~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~25_sumout ),
	.cout(\addr_control|Add21~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~25 .extended_lut = "off";
defparam \addr_control|Add21~25 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \addr_control|Add3~17 (
// Equation(s):
// \addr_control|Add3~17_sumout  = SUM(( \addr_control|Add26~17_sumout  ) + ( VCC ) + ( \addr_control|Add3~14  ))
// \addr_control|Add3~18  = CARRY(( \addr_control|Add26~17_sumout  ) + ( VCC ) + ( \addr_control|Add3~14  ))

	.dataa(gnd),
	.datab(!\addr_control|Add26~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add3~17_sumout ),
	.cout(\addr_control|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add3~17 .extended_lut = "off";
defparam \addr_control|Add3~17 .lut_mask = 64'h0000000000003333;
defparam \addr_control|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \addr_control|Add8~17 (
// Equation(s):
// \addr_control|Add8~17_sumout  = SUM(( GND ) + ( GND ) + ( \addr_control|Add8~14  ))
// \addr_control|Add8~18  = CARRY(( GND ) + ( GND ) + ( \addr_control|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add8~17_sumout ),
	.cout(\addr_control|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add8~17 .extended_lut = "off";
defparam \addr_control|Add8~17 .lut_mask = 64'h0000FFFF00000000;
defparam \addr_control|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N18
cyclonev_lcell_comb \addr_control|Add9~25 (
// Equation(s):
// \addr_control|Add9~25_sumout  = SUM(( \addr_control|Add8~17_sumout  ) + ( \addr_control|Add25~17_sumout  ) + ( \addr_control|Add9~22  ))
// \addr_control|Add9~26  = CARRY(( \addr_control|Add8~17_sumout  ) + ( \addr_control|Add25~17_sumout  ) + ( \addr_control|Add9~22  ))

	.dataa(gnd),
	.datab(!\addr_control|Add25~17_sumout ),
	.datac(!\addr_control|Add8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~25_sumout ),
	.cout(\addr_control|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~25 .extended_lut = "off";
defparam \addr_control|Add9~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \addr_control|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \addr_control|Add5~33 (
// Equation(s):
// \addr_control|Add5~33_sumout  = SUM(( \addr_control|Add27~25_sumout  ) + ( VCC ) + ( \addr_control|Add5~30  ))
// \addr_control|Add5~34  = CARRY(( \addr_control|Add27~25_sumout  ) + ( VCC ) + ( \addr_control|Add5~30  ))

	.dataa(gnd),
	.datab(!\addr_control|Add27~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~33_sumout ),
	.cout(\addr_control|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~33 .extended_lut = "off";
defparam \addr_control|Add5~33 .lut_mask = 64'h0000000000003333;
defparam \addr_control|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N12
cyclonev_lcell_comb \addr_control|Add10~17 (
// Equation(s):
// \addr_control|Add10~17_sumout  = SUM(( \addr_control|addr_base_wr [12] ) + ( GND ) + ( \addr_control|Add10~14  ))
// \addr_control|Add10~18  = CARRY(( \addr_control|addr_base_wr [12] ) + ( GND ) + ( \addr_control|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|addr_base_wr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add10~17_sumout ),
	.cout(\addr_control|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add10~17 .extended_lut = "off";
defparam \addr_control|Add10~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \addr_control|Add11~25 (
// Equation(s):
// \addr_control|Add11~25_sumout  = SUM(( \addr_control|Add19~17_sumout  ) + ( \addr_control|Add10~17_sumout  ) + ( \addr_control|Add11~22  ))
// \addr_control|Add11~26  = CARRY(( \addr_control|Add19~17_sumout  ) + ( \addr_control|Add10~17_sumout  ) + ( \addr_control|Add11~22  ))

	.dataa(gnd),
	.datab(!\addr_control|Add19~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add10~17_sumout ),
	.datag(gnd),
	.cin(\addr_control|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~25_sumout ),
	.cout(\addr_control|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~25 .extended_lut = "off";
defparam \addr_control|Add11~25 .lut_mask = 64'h0000FF0000003333;
defparam \addr_control|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \addr_control|Add12~37 (
// Equation(s):
// \addr_control|Add12~37_sumout  = SUM(( !\addr_control|Add11~25_sumout  ) + ( \addr_control|Add12~35  ) + ( \addr_control|Add12~34  ))
// \addr_control|Add12~38  = CARRY(( !\addr_control|Add11~25_sumout  ) + ( \addr_control|Add12~35  ) + ( \addr_control|Add12~34  ))
// \addr_control|Add12~39  = SHARE(\addr_control|Add11~25_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add11~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~34 ),
	.sharein(\addr_control|Add12~35 ),
	.combout(),
	.sumout(\addr_control|Add12~37_sumout ),
	.cout(\addr_control|Add12~38 ),
	.shareout(\addr_control|Add12~39 ));
// synopsys translate_off
defparam \addr_control|Add12~37 .extended_lut = "off";
defparam \addr_control|Add12~37 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add12~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N24
cyclonev_lcell_comb \addr_control|Mux150~1 (
// Equation(s):
// \addr_control|Mux150~1_combout  = ( \addr_control|addr_out[17]~18_combout  & ( \addr_control|Add12~37_sumout  & ( (!\addr_control|state [0] & (\addr_control|Add3~17_sumout )) # (\addr_control|state [0] & ((\addr_control|Add9~25_sumout ))) ) ) ) # ( 
// !\addr_control|addr_out[17]~18_combout  & ( \addr_control|Add12~37_sumout  & ( (\addr_control|Add5~33_sumout ) # (\addr_control|state [0]) ) ) ) # ( \addr_control|addr_out[17]~18_combout  & ( !\addr_control|Add12~37_sumout  & ( (!\addr_control|state [0] & 
// (\addr_control|Add3~17_sumout )) # (\addr_control|state [0] & ((\addr_control|Add9~25_sumout ))) ) ) ) # ( !\addr_control|addr_out[17]~18_combout  & ( !\addr_control|Add12~37_sumout  & ( (!\addr_control|state [0] & \addr_control|Add5~33_sumout ) ) ) )

	.dataa(!\addr_control|Add3~17_sumout ),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|Add9~25_sumout ),
	.datad(!\addr_control|Add5~33_sumout ),
	.datae(!\addr_control|addr_out[17]~18_combout ),
	.dataf(!\addr_control|Add12~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux150~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux150~1 .extended_lut = "off";
defparam \addr_control|Mux150~1 .lut_mask = 64'h00CC474733FF4747;
defparam \addr_control|Mux150~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N52
dffeas \addr_control|count_y_new[7]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux195~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[7]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_new[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N21
cyclonev_lcell_comb \addr_control|Add22~61 (
// Equation(s):
// \addr_control|Add22~61_sumout  = SUM(( \addr_control|count_y_new[7]~DUPLICATE_q  ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~54  ))
// \addr_control|Add22~62  = CARRY(( \addr_control|count_y_new[7]~DUPLICATE_q  ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~54  ))

	.dataa(!\addr_control|count_y_new[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\addr_control|Equal9~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~61_sumout ),
	.cout(\addr_control|Add22~62 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~61 .extended_lut = "off";
defparam \addr_control|Add22~61 .lut_mask = 64'h00000F0F00005555;
defparam \addr_control|Add22~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N51
cyclonev_lcell_comb \addr_control|Add22~57 (
// Equation(s):
// \addr_control|Add22~57_sumout  = SUM(( \addr_control|count_y_new[7]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~50  ))
// \addr_control|Add22~58  = CARRY(( \addr_control|count_y_new[7]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~50  ))

	.dataa(!\addr_control|count_y_new[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~57_sumout ),
	.cout(\addr_control|Add22~58 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~57 .extended_lut = "off";
defparam \addr_control|Add22~57 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add22~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N51
cyclonev_lcell_comb \addr_control|Mux195~0 (
// Equation(s):
// \addr_control|Mux195~0_combout  = ( \addr_control|Add22~57_sumout  & ( ((\addr_control|offset[12]~0_combout  & \addr_control|Add22~61_sumout )) # (\addr_control|count_y_new[4]~0_combout ) ) ) # ( !\addr_control|Add22~57_sumout  & ( 
// (\addr_control|offset[12]~0_combout  & (!\addr_control|count_y_new[4]~0_combout  & \addr_control|Add22~61_sumout )) ) )

	.dataa(!\addr_control|offset[12]~0_combout ),
	.datab(!\addr_control|count_y_new[4]~0_combout ),
	.datac(!\addr_control|Add22~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add22~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux195~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux195~0 .extended_lut = "off";
defparam \addr_control|Mux195~0 .lut_mask = 64'h0404040437373737;
defparam \addr_control|Mux195~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N53
dffeas \addr_control|count_y_new[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux195~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[7] .is_wysiwyg = "true";
defparam \addr_control|count_y_new[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N15
cyclonev_lcell_comb \addr_control|Add19~21 (
// Equation(s):
// \addr_control|Add19~21_sumout  = SUM(( \addr_control|count_y_new [7] ) + ( \addr_control|count_y_new [5] ) + ( \addr_control|Add19~18  ))
// \addr_control|Add19~22  = CARRY(( \addr_control|count_y_new [7] ) + ( \addr_control|count_y_new [5] ) + ( \addr_control|Add19~18  ))

	.dataa(!\addr_control|count_y_new [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_y_new [5]),
	.datag(gnd),
	.cin(\addr_control|Add19~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~21_sumout ),
	.cout(\addr_control|Add19~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~21 .extended_lut = "off";
defparam \addr_control|Add19~21 .lut_mask = 64'h0000FF0000005555;
defparam \addr_control|Add19~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \addr_control|Add6~17 (
// Equation(s):
// \addr_control|Add6~17_sumout  = SUM(( GND ) + ( GND ) + ( \addr_control|Add6~14  ))
// \addr_control|Add6~18  = CARRY(( GND ) + ( GND ) + ( \addr_control|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~17_sumout ),
	.cout(\addr_control|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~17 .extended_lut = "off";
defparam \addr_control|Add6~17 .lut_mask = 64'h0000FFFF00000000;
defparam \addr_control|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \addr_control|Add7~29 (
// Equation(s):
// \addr_control|Add7~29_sumout  = SUM(( \addr_control|Add6~17_sumout  ) + ( \addr_control|Add19~21_sumout  ) + ( \addr_control|Add7~26  ))
// \addr_control|Add7~30  = CARRY(( \addr_control|Add6~17_sumout  ) + ( \addr_control|Add19~21_sumout  ) + ( \addr_control|Add7~26  ))

	.dataa(!\addr_control|Add19~21_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~29_sumout ),
	.cout(\addr_control|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~29 .extended_lut = "off";
defparam \addr_control|Add7~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \MEM_ADDR[12]~input (
	.i(MEM_ADDR[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[12]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[12]~input .bus_hold = "false";
defparam \MEM_ADDR[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \addr_base[12]~feeder (
// Equation(s):
// \addr_base[12]~feeder_combout  = ( \MEM_ADDR[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM_ADDR[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_base[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_base[12]~feeder .extended_lut = "off";
defparam \addr_base[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_base[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N56
dffeas \addr_base[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_base[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[12] .is_wysiwyg = "true";
defparam \addr_base[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N47
dffeas \addr_to_memory_control[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[12] .is_wysiwyg = "true";
defparam \addr_to_memory_control[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N45
cyclonev_lcell_comb \addr_control|Mux150~0 (
// Equation(s):
// \addr_control|Mux150~0_combout  = ( \addr_control|Add11~25_sumout  & ( (!\addr_control|addr_out[10]~32_combout  & ((!\addr_control|addr_out[10]~33_combout  & ((addr_to_memory_control[12]))) # (\addr_control|addr_out[10]~33_combout  & 
// (\addr_control|Add7~29_sumout )))) # (\addr_control|addr_out[10]~32_combout  & (!\addr_control|addr_out[10]~33_combout )) ) ) # ( !\addr_control|Add11~25_sumout  & ( (!\addr_control|addr_out[10]~32_combout  & ((!\addr_control|addr_out[10]~33_combout  & 
// ((addr_to_memory_control[12]))) # (\addr_control|addr_out[10]~33_combout  & (\addr_control|Add7~29_sumout )))) ) )

	.dataa(!\addr_control|addr_out[10]~32_combout ),
	.datab(!\addr_control|addr_out[10]~33_combout ),
	.datac(!\addr_control|Add7~29_sumout ),
	.datad(!addr_to_memory_control[12]),
	.datae(gnd),
	.dataf(!\addr_control|Add11~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux150~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux150~0 .extended_lut = "off";
defparam \addr_control|Mux150~0 .lut_mask = 64'h028A028A46CE46CE;
defparam \addr_control|Mux150~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \addr_control|Mux150~2 (
// Equation(s):
// \addr_control|Mux150~2_combout  = ( \addr_control|Mux150~0_combout  & ( \addr_control|addr_out[10]~34_combout  & ( (!\addr_control|addr_out[10]~35_combout  & ((\addr_control|Mux150~1_combout ))) # (\addr_control|addr_out[10]~35_combout  & 
// (\addr_control|Add28~37_sumout )) ) ) ) # ( !\addr_control|Mux150~0_combout  & ( \addr_control|addr_out[10]~34_combout  & ( (!\addr_control|addr_out[10]~35_combout  & ((\addr_control|Mux150~1_combout ))) # (\addr_control|addr_out[10]~35_combout  & 
// (\addr_control|Add28~37_sumout )) ) ) ) # ( \addr_control|Mux150~0_combout  & ( !\addr_control|addr_out[10]~34_combout  & ( (!\addr_control|addr_out[10]~35_combout ) # (\addr_control|Add21~25_sumout ) ) ) ) # ( !\addr_control|Mux150~0_combout  & ( 
// !\addr_control|addr_out[10]~34_combout  & ( (\addr_control|addr_out[10]~35_combout  & \addr_control|Add21~25_sumout ) ) ) )

	.dataa(!\addr_control|Add28~37_sumout ),
	.datab(!\addr_control|addr_out[10]~35_combout ),
	.datac(!\addr_control|Add21~25_sumout ),
	.datad(!\addr_control|Mux150~1_combout ),
	.datae(!\addr_control|Mux150~0_combout ),
	.dataf(!\addr_control|addr_out[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux150~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux150~2 .extended_lut = "off";
defparam \addr_control|Mux150~2 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \addr_control|Mux150~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N49
dffeas \addr_control|addr_out[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux150~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[12] .is_wysiwyg = "true";
defparam \addr_control|addr_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N45
cyclonev_lcell_comb \addr_control|Add20~21 (
// Equation(s):
// \addr_control|Add20~21_sumout  = SUM(( \addr_control|Add19~21_sumout  ) + ( \addr_control|addr_base_wr [10] ) + ( \addr_control|Add20~18  ))
// \addr_control|Add20~22  = CARRY(( \addr_control|Add19~21_sumout  ) + ( \addr_control|addr_base_wr [10] ) + ( \addr_control|Add20~18  ))

	.dataa(!\addr_control|addr_base_wr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|Add19~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add20~21_sumout ),
	.cout(\addr_control|Add20~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add20~21 .extended_lut = "off";
defparam \addr_control|Add20~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \addr_control|Add20~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \addr_control|Add21~29 (
// Equation(s):
// \addr_control|Add21~29_sumout  = SUM(( \addr_control|Add20~21_sumout  ) + ( GND ) + ( \addr_control|Add21~26  ))
// \addr_control|Add21~30  = CARRY(( \addr_control|Add20~21_sumout  ) + ( GND ) + ( \addr_control|Add21~26  ))

	.dataa(!\addr_control|Add20~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~29_sumout ),
	.cout(\addr_control|Add21~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~29 .extended_lut = "off";
defparam \addr_control|Add21~29 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N15
cyclonev_lcell_comb \addr_control|Add10~21 (
// Equation(s):
// \addr_control|Add10~21_sumout  = SUM(( \addr_control|addr_base_wr [10] ) + ( GND ) + ( \addr_control|Add10~18  ))
// \addr_control|Add10~22  = CARRY(( \addr_control|addr_base_wr [10] ) + ( GND ) + ( \addr_control|Add10~18  ))

	.dataa(!\addr_control|addr_base_wr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add10~21_sumout ),
	.cout(\addr_control|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add10~21 .extended_lut = "off";
defparam \addr_control|Add10~21 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \addr_control|Add11~29 (
// Equation(s):
// \addr_control|Add11~29_sumout  = SUM(( \addr_control|Add10~21_sumout  ) + ( \addr_control|Add19~21_sumout  ) + ( \addr_control|Add11~26  ))
// \addr_control|Add11~30  = CARRY(( \addr_control|Add10~21_sumout  ) + ( \addr_control|Add19~21_sumout  ) + ( \addr_control|Add11~26  ))

	.dataa(!\addr_control|Add10~21_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add19~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~29_sumout ),
	.cout(\addr_control|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~29 .extended_lut = "off";
defparam \addr_control|Add11~29 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N39
cyclonev_lcell_comb \addr_control|Add12~41 (
// Equation(s):
// \addr_control|Add12~41_sumout  = SUM(( !\addr_control|Add11~29_sumout  ) + ( \addr_control|Add12~39  ) + ( \addr_control|Add12~38  ))
// \addr_control|Add12~42  = CARRY(( !\addr_control|Add11~29_sumout  ) + ( \addr_control|Add12~39  ) + ( \addr_control|Add12~38  ))
// \addr_control|Add12~43  = SHARE(\addr_control|Add11~29_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add11~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~38 ),
	.sharein(\addr_control|Add12~39 ),
	.combout(),
	.sumout(\addr_control|Add12~41_sumout ),
	.cout(\addr_control|Add12~42 ),
	.shareout(\addr_control|Add12~43 ));
// synopsys translate_off
defparam \addr_control|Add12~41 .extended_lut = "off";
defparam \addr_control|Add12~41 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add12~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \addr_control|Add8~21 (
// Equation(s):
// \addr_control|Add8~21_sumout  = SUM(( GND ) + ( GND ) + ( \addr_control|Add8~18  ))
// \addr_control|Add8~22  = CARRY(( GND ) + ( GND ) + ( \addr_control|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add8~21_sumout ),
	.cout(\addr_control|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add8~21 .extended_lut = "off";
defparam \addr_control|Add8~21 .lut_mask = 64'h0000FFFF00000000;
defparam \addr_control|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N56
dffeas \addr_control|count_y_old[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux175~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[7] .is_wysiwyg = "true";
defparam \addr_control|count_y_old[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N18
cyclonev_lcell_comb \addr_control|Add13~25 (
// Equation(s):
// \addr_control|Add13~25_sumout  = SUM(( \addr_control|count_y_old [7] ) + ( GND ) + ( \addr_control|Add13~22  ))
// \addr_control|Add13~26  = CARRY(( \addr_control|count_y_old [7] ) + ( GND ) + ( \addr_control|Add13~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add13~25_sumout ),
	.cout(\addr_control|Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add13~25 .extended_lut = "off";
defparam \addr_control|Add13~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \addr_control|Add17~61 (
// Equation(s):
// \addr_control|Add17~61_sumout  = SUM(( \addr_control|count_y_old[7]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~54  ))
// \addr_control|Add17~62  = CARRY(( \addr_control|count_y_old[7]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~54  ))

	.dataa(!\addr_control|count_y_old[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~61_sumout ),
	.cout(\addr_control|Add17~62 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~61 .extended_lut = "off";
defparam \addr_control|Add17~61 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add17~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \addr_control|Add17~57 (
// Equation(s):
// \addr_control|Add17~57_sumout  = SUM(( \addr_control|Equal8~1_combout  ) + ( \addr_control|count_y_old[7]~DUPLICATE_q  ) + ( \addr_control|Add17~50  ))
// \addr_control|Add17~58  = CARRY(( \addr_control|Equal8~1_combout  ) + ( \addr_control|count_y_old[7]~DUPLICATE_q  ) + ( \addr_control|Add17~50  ))

	.dataa(!\addr_control|Equal8~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_y_old[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\addr_control|Add17~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~57_sumout ),
	.cout(\addr_control|Add17~58 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~57 .extended_lut = "off";
defparam \addr_control|Add17~57 .lut_mask = 64'h0000FF0000005555;
defparam \addr_control|Add17~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N54
cyclonev_lcell_comb \addr_control|Mux175~0 (
// Equation(s):
// \addr_control|Mux175~0_combout  = ( \addr_control|Add17~57_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & ((!\addr_control|count_y_old[8]~0_combout  & ((\addr_control|Add17~61_sumout ))) # (\addr_control|count_y_old[8]~0_combout  & 
// (\addr_control|Add13~25_sumout )))) # (\addr_control|count_y_old[8]~1_combout  & (!\addr_control|count_y_old[8]~0_combout )) ) ) # ( !\addr_control|Add17~57_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & ((!\addr_control|count_y_old[8]~0_combout  
// & ((\addr_control|Add17~61_sumout ))) # (\addr_control|count_y_old[8]~0_combout  & (\addr_control|Add13~25_sumout )))) ) )

	.dataa(!\addr_control|count_y_old[8]~1_combout ),
	.datab(!\addr_control|count_y_old[8]~0_combout ),
	.datac(!\addr_control|Add13~25_sumout ),
	.datad(!\addr_control|Add17~61_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add17~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux175~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux175~0 .extended_lut = "off";
defparam \addr_control|Mux175~0 .lut_mask = 64'h028A028A46CE46CE;
defparam \addr_control|Mux175~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N55
dffeas \addr_control|count_y_old[7]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux175~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[7]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_old[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \addr_control|Add25~21 (
// Equation(s):
// \addr_control|Add25~21_sumout  = SUM(( \addr_control|count_y_old[7]~DUPLICATE_q  ) + ( \addr_control|count_y_old[5]~DUPLICATE_q  ) + ( \addr_control|Add25~18  ))
// \addr_control|Add25~22  = CARRY(( \addr_control|count_y_old[7]~DUPLICATE_q  ) + ( \addr_control|count_y_old[5]~DUPLICATE_q  ) + ( \addr_control|Add25~18  ))

	.dataa(!\addr_control|count_y_old[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add25~21_sumout ),
	.cout(\addr_control|Add25~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add25~21 .extended_lut = "off";
defparam \addr_control|Add25~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \addr_control|Add25~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N21
cyclonev_lcell_comb \addr_control|Add9~29 (
// Equation(s):
// \addr_control|Add9~29_sumout  = SUM(( \addr_control|Add8~21_sumout  ) + ( \addr_control|Add25~21_sumout  ) + ( \addr_control|Add9~26  ))
// \addr_control|Add9~30  = CARRY(( \addr_control|Add8~21_sumout  ) + ( \addr_control|Add25~21_sumout  ) + ( \addr_control|Add9~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add8~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add25~21_sumout ),
	.datag(gnd),
	.cin(\addr_control|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~29_sumout ),
	.cout(\addr_control|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~29 .extended_lut = "off";
defparam \addr_control|Add9~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \addr_control|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N45
cyclonev_lcell_comb \addr_control|Add26~21 (
// Equation(s):
// \addr_control|Add26~21_sumout  = SUM(( \addr_control|Add25~21_sumout  ) + ( GND ) + ( \addr_control|Add26~18  ))
// \addr_control|Add26~22  = CARRY(( \addr_control|Add25~21_sumout  ) + ( GND ) + ( \addr_control|Add26~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add25~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add26~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add26~21_sumout ),
	.cout(\addr_control|Add26~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add26~21 .extended_lut = "off";
defparam \addr_control|Add26~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add26~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N21
cyclonev_lcell_comb \addr_control|Add27~29 (
// Equation(s):
// \addr_control|Add27~29_sumout  = SUM(( \addr_control|Add26~21_sumout  ) + ( GND ) + ( \addr_control|Add27~26  ))
// \addr_control|Add27~30  = CARRY(( \addr_control|Add26~21_sumout  ) + ( GND ) + ( \addr_control|Add27~26  ))

	.dataa(!\addr_control|Add26~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add27~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~29_sumout ),
	.cout(\addr_control|Add27~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~29 .extended_lut = "off";
defparam \addr_control|Add27~29 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add27~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \addr_control|Add5~37 (
// Equation(s):
// \addr_control|Add5~37_sumout  = SUM(( \addr_control|Add27~29_sumout  ) + ( VCC ) + ( \addr_control|Add5~34  ))
// \addr_control|Add5~38  = CARRY(( \addr_control|Add27~29_sumout  ) + ( VCC ) + ( \addr_control|Add5~34  ))

	.dataa(!\addr_control|Add27~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~37_sumout ),
	.cout(\addr_control|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~37 .extended_lut = "off";
defparam \addr_control|Add5~37 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \addr_control|Add3~21 (
// Equation(s):
// \addr_control|Add3~21_sumout  = SUM(( \addr_control|Add26~21_sumout  ) + ( VCC ) + ( \addr_control|Add3~18  ))
// \addr_control|Add3~22  = CARRY(( \addr_control|Add26~21_sumout  ) + ( VCC ) + ( \addr_control|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add26~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add3~21_sumout ),
	.cout(\addr_control|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add3~21 .extended_lut = "off";
defparam \addr_control|Add3~21 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N48
cyclonev_lcell_comb \addr_control|Mux149~1 (
// Equation(s):
// \addr_control|Mux149~1_combout  = ( \addr_control|state [0] & ( \addr_control|Add3~21_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add12~41_sumout )) # (\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add9~29_sumout ))) ) 
// ) ) # ( !\addr_control|state [0] & ( \addr_control|Add3~21_sumout  & ( (\addr_control|Add5~37_sumout ) # (\addr_control|addr_out[17]~18_combout ) ) ) ) # ( \addr_control|state [0] & ( !\addr_control|Add3~21_sumout  & ( 
// (!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add12~41_sumout )) # (\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add9~29_sumout ))) ) ) ) # ( !\addr_control|state [0] & ( !\addr_control|Add3~21_sumout  & ( 
// (!\addr_control|addr_out[17]~18_combout  & \addr_control|Add5~37_sumout ) ) ) )

	.dataa(!\addr_control|addr_out[17]~18_combout ),
	.datab(!\addr_control|Add12~41_sumout ),
	.datac(!\addr_control|Add9~29_sumout ),
	.datad(!\addr_control|Add5~37_sumout ),
	.datae(!\addr_control|state [0]),
	.dataf(!\addr_control|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux149~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux149~1 .extended_lut = "off";
defparam \addr_control|Mux149~1 .lut_mask = 64'h00AA272755FF2727;
defparam \addr_control|Mux149~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N39
cyclonev_lcell_comb \addr_control|Add28~41 (
// Equation(s):
// \addr_control|Add28~41_sumout  = SUM(( !\addr_control|Add27~29_sumout  ) + ( \addr_control|Add28~39  ) + ( \addr_control|Add28~38  ))
// \addr_control|Add28~42  = CARRY(( !\addr_control|Add27~29_sumout  ) + ( \addr_control|Add28~39  ) + ( \addr_control|Add28~38  ))
// \addr_control|Add28~43  = SHARE(\addr_control|Add27~29_sumout )

	.dataa(!\addr_control|Add27~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~38 ),
	.sharein(\addr_control|Add28~39 ),
	.combout(),
	.sumout(\addr_control|Add28~41_sumout ),
	.cout(\addr_control|Add28~42 ),
	.shareout(\addr_control|Add28~43 ));
// synopsys translate_off
defparam \addr_control|Add28~41 .extended_lut = "off";
defparam \addr_control|Add28~41 .lut_mask = 64'h000055550000AAAA;
defparam \addr_control|Add28~41 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \MEM_ADDR[13]~input (
	.i(MEM_ADDR[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[13]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[13]~input .bus_hold = "false";
defparam \MEM_ADDR[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N40
dffeas \addr_base[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[13] .is_wysiwyg = "true";
defparam \addr_base[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N50
dffeas \addr_to_memory_control[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[13] .is_wysiwyg = "true";
defparam \addr_to_memory_control[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N54
cyclonev_lcell_comb \addr_control|Add22~65 (
// Equation(s):
// \addr_control|Add22~65_sumout  = SUM(( \addr_control|count_y_new [8] ) + ( GND ) + ( \addr_control|Add22~58  ))
// \addr_control|Add22~66  = CARRY(( \addr_control|count_y_new [8] ) + ( GND ) + ( \addr_control|Add22~58  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_new [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~65_sumout ),
	.cout(\addr_control|Add22~66 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~65 .extended_lut = "off";
defparam \addr_control|Add22~65 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add22~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \addr_control|Add22~69 (
// Equation(s):
// \addr_control|Add22~69_sumout  = SUM(( \addr_control|count_y_new [8] ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~62  ))
// \addr_control|Add22~70  = CARRY(( \addr_control|count_y_new [8] ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~62  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_new [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Equal9~2_combout ),
	.datag(gnd),
	.cin(\addr_control|Add22~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~69_sumout ),
	.cout(\addr_control|Add22~70 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~69 .extended_lut = "off";
defparam \addr_control|Add22~69 .lut_mask = 64'h000000FF00003333;
defparam \addr_control|Add22~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N57
cyclonev_lcell_comb \addr_control|Mux194~0 (
// Equation(s):
// \addr_control|Mux194~0_combout  = ( \addr_control|Add22~69_sumout  & ( (!\addr_control|count_y_new[4]~0_combout  & (\addr_control|offset[12]~0_combout )) # (\addr_control|count_y_new[4]~0_combout  & ((\addr_control|Add22~65_sumout ))) ) ) # ( 
// !\addr_control|Add22~69_sumout  & ( (\addr_control|count_y_new[4]~0_combout  & \addr_control|Add22~65_sumout ) ) )

	.dataa(!\addr_control|offset[12]~0_combout ),
	.datab(!\addr_control|count_y_new[4]~0_combout ),
	.datac(!\addr_control|Add22~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add22~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux194~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux194~0 .extended_lut = "off";
defparam \addr_control|Mux194~0 .lut_mask = 64'h0303030347474747;
defparam \addr_control|Mux194~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N58
dffeas \addr_control|count_y_new[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux194~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[8] .is_wysiwyg = "true";
defparam \addr_control|count_y_new[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N18
cyclonev_lcell_comb \addr_control|Add19~25 (
// Equation(s):
// \addr_control|Add19~25_sumout  = SUM(( \addr_control|count_y_new [6] ) + ( \addr_control|count_y_new [8] ) + ( \addr_control|Add19~22  ))
// \addr_control|Add19~26  = CARRY(( \addr_control|count_y_new [6] ) + ( \addr_control|count_y_new [8] ) + ( \addr_control|Add19~22  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_new [6]),
	.datac(!\addr_control|count_y_new [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add19~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~25_sumout ),
	.cout(\addr_control|Add19~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~25 .extended_lut = "off";
defparam \addr_control|Add19~25 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add19~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N45
cyclonev_lcell_comb \addr_control|Add6~21 (
// Equation(s):
// \addr_control|Add6~21_sumout  = SUM(( GND ) + ( GND ) + ( \addr_control|Add6~18  ))
// \addr_control|Add6~22  = CARRY(( GND ) + ( GND ) + ( \addr_control|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~21_sumout ),
	.cout(\addr_control|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~21 .extended_lut = "off";
defparam \addr_control|Add6~21 .lut_mask = 64'h0000FFFF00000000;
defparam \addr_control|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \addr_control|Add7~33 (
// Equation(s):
// \addr_control|Add7~33_sumout  = SUM(( \addr_control|Add6~21_sumout  ) + ( \addr_control|Add19~25_sumout  ) + ( \addr_control|Add7~30  ))
// \addr_control|Add7~34  = CARRY(( \addr_control|Add6~21_sumout  ) + ( \addr_control|Add19~25_sumout  ) + ( \addr_control|Add7~30  ))

	.dataa(gnd),
	.datab(!\addr_control|Add19~25_sumout ),
	.datac(!\addr_control|Add6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~33_sumout ),
	.cout(\addr_control|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~33 .extended_lut = "off";
defparam \addr_control|Add7~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \addr_control|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \addr_control|Mux149~0 (
// Equation(s):
// \addr_control|Mux149~0_combout  = ( \addr_control|Add7~33_sumout  & ( (!\addr_control|addr_out[10]~32_combout  & (((addr_to_memory_control[13])) # (\addr_control|addr_out[10]~33_combout ))) # (\addr_control|addr_out[10]~32_combout  & 
// (!\addr_control|addr_out[10]~33_combout  & (\addr_control|Add11~29_sumout ))) ) ) # ( !\addr_control|Add7~33_sumout  & ( (!\addr_control|addr_out[10]~33_combout  & ((!\addr_control|addr_out[10]~32_combout  & ((addr_to_memory_control[13]))) # 
// (\addr_control|addr_out[10]~32_combout  & (\addr_control|Add11~29_sumout )))) ) )

	.dataa(!\addr_control|addr_out[10]~32_combout ),
	.datab(!\addr_control|addr_out[10]~33_combout ),
	.datac(!\addr_control|Add11~29_sumout ),
	.datad(!addr_to_memory_control[13]),
	.datae(gnd),
	.dataf(!\addr_control|Add7~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux149~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux149~0 .extended_lut = "off";
defparam \addr_control|Mux149~0 .lut_mask = 64'h048C048C26AE26AE;
defparam \addr_control|Mux149~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \addr_control|Mux149~2 (
// Equation(s):
// \addr_control|Mux149~2_combout  = ( \addr_control|addr_out[10]~35_combout  & ( \addr_control|addr_out[10]~34_combout  & ( \addr_control|Add28~41_sumout  ) ) ) # ( !\addr_control|addr_out[10]~35_combout  & ( \addr_control|addr_out[10]~34_combout  & ( 
// \addr_control|Mux149~1_combout  ) ) ) # ( \addr_control|addr_out[10]~35_combout  & ( !\addr_control|addr_out[10]~34_combout  & ( \addr_control|Add21~29_sumout  ) ) ) # ( !\addr_control|addr_out[10]~35_combout  & ( !\addr_control|addr_out[10]~34_combout  & 
// ( \addr_control|Mux149~0_combout  ) ) )

	.dataa(!\addr_control|Add21~29_sumout ),
	.datab(!\addr_control|Mux149~1_combout ),
	.datac(!\addr_control|Add28~41_sumout ),
	.datad(!\addr_control|Mux149~0_combout ),
	.datae(!\addr_control|addr_out[10]~35_combout ),
	.dataf(!\addr_control|addr_out[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux149~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux149~2 .extended_lut = "off";
defparam \addr_control|Mux149~2 .lut_mask = 64'h00FF555533330F0F;
defparam \addr_control|Mux149~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N55
dffeas \addr_control|addr_out[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux149~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[13] .is_wysiwyg = "true";
defparam \addr_control|addr_out[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \MEM_ADDR[14]~input (
	.i(MEM_ADDR[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[14]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[14]~input .bus_hold = "false";
defparam \MEM_ADDR[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y3_N52
dffeas \addr_base[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[14] .is_wysiwyg = "true";
defparam \addr_base[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N35
dffeas \addr_to_memory_control[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[14] .is_wysiwyg = "true";
defparam \addr_to_memory_control[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N18
cyclonev_lcell_comb \addr_control|Add10~25 (
// Equation(s):
// \addr_control|Add10~25_sumout  = SUM(( \addr_control|addr_base_wr [12] ) + ( GND ) + ( \addr_control|Add10~22  ))
// \addr_control|Add10~26  = CARRY(( \addr_control|addr_base_wr [12] ) + ( GND ) + ( \addr_control|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|addr_base_wr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add10~25_sumout ),
	.cout(\addr_control|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add10~25 .extended_lut = "off";
defparam \addr_control|Add10~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \addr_control|Add11~33 (
// Equation(s):
// \addr_control|Add11~33_sumout  = SUM(( \addr_control|Add19~25_sumout  ) + ( \addr_control|Add10~25_sumout  ) + ( \addr_control|Add11~30  ))
// \addr_control|Add11~34  = CARRY(( \addr_control|Add19~25_sumout  ) + ( \addr_control|Add10~25_sumout  ) + ( \addr_control|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add10~25_sumout ),
	.datad(!\addr_control|Add19~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~33_sumout ),
	.cout(\addr_control|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~33 .extended_lut = "off";
defparam \addr_control|Add11~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \addr_control|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \addr_control|Mux148~2 (
// Equation(s):
// \addr_control|Mux148~2_combout  = ( \addr_control|Add11~33_sumout  & ( (!\addr_control|Mux154~2_combout  & (((!\addr_control|addr_out[14]~31_combout  & !addr_to_memory_control[14])) # (\addr_control|addr_out[14]~30_combout ))) ) ) # ( 
// !\addr_control|Add11~33_sumout  & ( (!\addr_control|Mux154~2_combout  & (((!addr_to_memory_control[14]) # (\addr_control|addr_out[14]~31_combout )) # (\addr_control|addr_out[14]~30_combout ))) ) )

	.dataa(!\addr_control|addr_out[14]~30_combout ),
	.datab(!\addr_control|Mux154~2_combout ),
	.datac(!\addr_control|addr_out[14]~31_combout ),
	.datad(!addr_to_memory_control[14]),
	.datae(gnd),
	.dataf(!\addr_control|Add11~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux148~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux148~2 .extended_lut = "off";
defparam \addr_control|Mux148~2 .lut_mask = 64'hCC4CCC4CC444C444;
defparam \addr_control|Mux148~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \addr_control|Add6~25 (
// Equation(s):
// \addr_control|Add6~25_sumout  = SUM(( \addr_control|addr_base_rd [14] ) + ( GND ) + ( \addr_control|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|addr_base_rd [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~25 .extended_lut = "off";
defparam \addr_control|Add6~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N46
dffeas \addr_control|count_y_new[9]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux193~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[9]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_new[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N57
cyclonev_lcell_comb \addr_control|Add22~73 (
// Equation(s):
// \addr_control|Add22~73_sumout  = SUM(( \addr_control|count_y_new[9]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add22~66  ))

	.dataa(!\addr_control|count_y_new[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~73 .extended_lut = "off";
defparam \addr_control|Add22~73 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add22~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N27
cyclonev_lcell_comb \addr_control|Add22~77 (
// Equation(s):
// \addr_control|Add22~77_sumout  = SUM(( \addr_control|count_y_new[9]~DUPLICATE_q  ) + ( !\addr_control|Equal9~2_combout  ) + ( \addr_control|Add22~70  ))

	.dataa(!\addr_control|count_y_new[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\addr_control|Equal9~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add22~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add22~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add22~77 .extended_lut = "off";
defparam \addr_control|Add22~77 .lut_mask = 64'h00000F0F00005555;
defparam \addr_control|Add22~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N45
cyclonev_lcell_comb \addr_control|Mux193~0 (
// Equation(s):
// \addr_control|Mux193~0_combout  = ( \addr_control|offset[12]~0_combout  & ( (!\addr_control|count_y_new[4]~0_combout  & ((\addr_control|Add22~77_sumout ))) # (\addr_control|count_y_new[4]~0_combout  & (\addr_control|Add22~73_sumout )) ) ) # ( 
// !\addr_control|offset[12]~0_combout  & ( (\addr_control|count_y_new[4]~0_combout  & \addr_control|Add22~73_sumout ) ) )

	.dataa(gnd),
	.datab(!\addr_control|count_y_new[4]~0_combout ),
	.datac(!\addr_control|Add22~73_sumout ),
	.datad(!\addr_control|Add22~77_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|offset[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux193~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux193~0 .extended_lut = "off";
defparam \addr_control|Mux193~0 .lut_mask = 64'h0303030303CF03CF;
defparam \addr_control|Mux193~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N47
dffeas \addr_control|count_y_new[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux193~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_new[4]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_new[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_new [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_new[9] .is_wysiwyg = "true";
defparam \addr_control|count_y_new[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N21
cyclonev_lcell_comb \addr_control|Add19~29 (
// Equation(s):
// \addr_control|Add19~29_sumout  = SUM(( \addr_control|count_y_new [7] ) + ( \addr_control|count_y_new [9] ) + ( \addr_control|Add19~26  ))
// \addr_control|Add19~30  = CARRY(( \addr_control|count_y_new [7] ) + ( \addr_control|count_y_new [9] ) + ( \addr_control|Add19~26  ))

	.dataa(!\addr_control|count_y_new [7]),
	.datab(gnd),
	.datac(!\addr_control|count_y_new [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~29_sumout ),
	.cout(\addr_control|Add19~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~29 .extended_lut = "off";
defparam \addr_control|Add19~29 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add19~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb \addr_control|Add7~37 (
// Equation(s):
// \addr_control|Add7~37_sumout  = SUM(( \addr_control|Add6~25_sumout  ) + ( \addr_control|Add19~29_sumout  ) + ( \addr_control|Add7~34  ))
// \addr_control|Add7~38  = CARRY(( \addr_control|Add6~25_sumout  ) + ( \addr_control|Add19~29_sumout  ) + ( \addr_control|Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|Add19~29_sumout ),
	.datag(gnd),
	.cin(\addr_control|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~37_sumout ),
	.cout(\addr_control|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~37 .extended_lut = "off";
defparam \addr_control|Add7~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \addr_control|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N34
dffeas \addr_control|count_y_old[8]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux174~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[8]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_old[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \addr_control|Add17~65 (
// Equation(s):
// \addr_control|Add17~65_sumout  = SUM(( \addr_control|count_y_old[8]~DUPLICATE_q  ) + ( \addr_control|Equal8~1_combout  ) + ( \addr_control|Add17~58  ))
// \addr_control|Add17~66  = CARRY(( \addr_control|count_y_old[8]~DUPLICATE_q  ) + ( \addr_control|Equal8~1_combout  ) + ( \addr_control|Add17~58  ))

	.dataa(!\addr_control|Equal8~1_combout ),
	.datab(!\addr_control|count_y_old[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~65_sumout ),
	.cout(\addr_control|Add17~66 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~65 .extended_lut = "off";
defparam \addr_control|Add17~65 .lut_mask = 64'h0000AAAA00003333;
defparam \addr_control|Add17~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N21
cyclonev_lcell_comb \addr_control|Add13~29 (
// Equation(s):
// \addr_control|Add13~29_sumout  = SUM(( \addr_control|count_y_old [8] ) + ( GND ) + ( \addr_control|Add13~26  ))
// \addr_control|Add13~30  = CARRY(( \addr_control|count_y_old [8] ) + ( GND ) + ( \addr_control|Add13~26  ))

	.dataa(!\addr_control|count_y_old [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add13~29_sumout ),
	.cout(\addr_control|Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add13~29 .extended_lut = "off";
defparam \addr_control|Add13~29 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \addr_control|Add17~69 (
// Equation(s):
// \addr_control|Add17~69_sumout  = SUM(( \addr_control|count_y_old[8]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~62  ))
// \addr_control|Add17~70  = CARRY(( \addr_control|count_y_old[8]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~62  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_old[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~69_sumout ),
	.cout(\addr_control|Add17~70 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~69 .extended_lut = "off";
defparam \addr_control|Add17~69 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add17~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N33
cyclonev_lcell_comb \addr_control|Mux174~0 (
// Equation(s):
// \addr_control|Mux174~0_combout  = ( \addr_control|Add17~69_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & ((!\addr_control|count_y_old[8]~0_combout ) # ((\addr_control|Add13~29_sumout )))) # (\addr_control|count_y_old[8]~1_combout  & 
// (!\addr_control|count_y_old[8]~0_combout  & (\addr_control|Add17~65_sumout ))) ) ) # ( !\addr_control|Add17~69_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & (\addr_control|count_y_old[8]~0_combout  & ((\addr_control|Add13~29_sumout )))) # 
// (\addr_control|count_y_old[8]~1_combout  & (!\addr_control|count_y_old[8]~0_combout  & (\addr_control|Add17~65_sumout ))) ) )

	.dataa(!\addr_control|count_y_old[8]~1_combout ),
	.datab(!\addr_control|count_y_old[8]~0_combout ),
	.datac(!\addr_control|Add17~65_sumout ),
	.datad(!\addr_control|Add13~29_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add17~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux174~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux174~0 .extended_lut = "off";
defparam \addr_control|Mux174~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \addr_control|Mux174~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N35
dffeas \addr_control|count_y_old[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux174~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[8] .is_wysiwyg = "true";
defparam \addr_control|count_y_old[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \addr_control|Add25~25 (
// Equation(s):
// \addr_control|Add25~25_sumout  = SUM(( \addr_control|count_y_old [6] ) + ( \addr_control|count_y_old [8] ) + ( \addr_control|Add25~22  ))
// \addr_control|Add25~26  = CARRY(( \addr_control|count_y_old [6] ) + ( \addr_control|count_y_old [8] ) + ( \addr_control|Add25~22  ))

	.dataa(!\addr_control|count_y_old [6]),
	.datab(gnd),
	.datac(!\addr_control|count_y_old [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add25~25_sumout ),
	.cout(\addr_control|Add25~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add25~25 .extended_lut = "off";
defparam \addr_control|Add25~25 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add25~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \addr_control|Add26~25 (
// Equation(s):
// \addr_control|Add26~25_sumout  = SUM(( \addr_control|Add25~25_sumout  ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add26~22  ))
// \addr_control|Add26~26  = CARRY(( \addr_control|Add25~25_sumout  ) + ( \addr_control|addr_base_rd [14] ) + ( \addr_control|Add26~22  ))

	.dataa(gnd),
	.datab(!\addr_control|addr_base_rd [14]),
	.datac(!\addr_control|Add25~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add26~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add26~25_sumout ),
	.cout(\addr_control|Add26~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add26~25 .extended_lut = "off";
defparam \addr_control|Add26~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \addr_control|Add26~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N24
cyclonev_lcell_comb \addr_control|Add27~33 (
// Equation(s):
// \addr_control|Add27~33_sumout  = SUM(( \addr_control|Add26~25_sumout  ) + ( GND ) + ( \addr_control|Add27~30  ))
// \addr_control|Add27~34  = CARRY(( \addr_control|Add26~25_sumout  ) + ( GND ) + ( \addr_control|Add27~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add26~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add27~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~33_sumout ),
	.cout(\addr_control|Add27~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~33 .extended_lut = "off";
defparam \addr_control|Add27~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add27~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \addr_control|Add28~45 (
// Equation(s):
// \addr_control|Add28~45_sumout  = SUM(( !\addr_control|offset [14] $ (\addr_control|Add27~33_sumout ) ) + ( \addr_control|Add28~43  ) + ( \addr_control|Add28~42  ))
// \addr_control|Add28~46  = CARRY(( !\addr_control|offset [14] $ (\addr_control|Add27~33_sumout ) ) + ( \addr_control|Add28~43  ) + ( \addr_control|Add28~42  ))
// \addr_control|Add28~47  = SHARE((!\addr_control|offset [14] & \addr_control|Add27~33_sumout ))

	.dataa(gnd),
	.datab(!\addr_control|offset [14]),
	.datac(gnd),
	.datad(!\addr_control|Add27~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~42 ),
	.sharein(\addr_control|Add28~43 ),
	.combout(),
	.sumout(\addr_control|Add28~45_sumout ),
	.cout(\addr_control|Add28~46 ),
	.shareout(\addr_control|Add28~47 ));
// synopsys translate_off
defparam \addr_control|Add28~45 .extended_lut = "off";
defparam \addr_control|Add28~45 .lut_mask = 64'h000000CC0000CC33;
defparam \addr_control|Add28~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N48
cyclonev_lcell_comb \addr_control|Add20~25 (
// Equation(s):
// \addr_control|Add20~25_sumout  = SUM(( \addr_control|Add19~25_sumout  ) + ( \addr_control|addr_base_wr [12] ) + ( \addr_control|Add20~22  ))
// \addr_control|Add20~26  = CARRY(( \addr_control|Add19~25_sumout  ) + ( \addr_control|addr_base_wr [12] ) + ( \addr_control|Add20~22  ))

	.dataa(gnd),
	.datab(!\addr_control|Add19~25_sumout ),
	.datac(!\addr_control|addr_base_wr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add20~25_sumout ),
	.cout(\addr_control|Add20~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add20~25 .extended_lut = "off";
defparam \addr_control|Add20~25 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add20~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \addr_control|Add21~33 (
// Equation(s):
// \addr_control|Add21~33_sumout  = SUM(( \addr_control|Add20~25_sumout  ) + ( GND ) + ( \addr_control|Add21~30  ))
// \addr_control|Add21~34  = CARRY(( \addr_control|Add20~25_sumout  ) + ( GND ) + ( \addr_control|Add21~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add20~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~33_sumout ),
	.cout(\addr_control|Add21~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~33 .extended_lut = "off";
defparam \addr_control|Add21~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add21~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \addr_control|Add5~41 (
// Equation(s):
// \addr_control|Add5~41_sumout  = SUM(( \addr_control|Add27~33_sumout  ) + ( GND ) + ( \addr_control|Add5~38  ))
// \addr_control|Add5~42  = CARRY(( \addr_control|Add27~33_sumout  ) + ( GND ) + ( \addr_control|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add27~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~41_sumout ),
	.cout(\addr_control|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~41 .extended_lut = "off";
defparam \addr_control|Add5~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \addr_control|Add3~25 (
// Equation(s):
// \addr_control|Add3~25_sumout  = SUM(( \addr_control|Add26~25_sumout  ) + ( GND ) + ( \addr_control|Add3~22  ))
// \addr_control|Add3~26  = CARRY(( \addr_control|Add26~25_sumout  ) + ( GND ) + ( \addr_control|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add26~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add3~25_sumout ),
	.cout(\addr_control|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add3~25 .extended_lut = "off";
defparam \addr_control|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \addr_control|Add12~45 (
// Equation(s):
// \addr_control|Add12~45_sumout  = SUM(( !\addr_control|offset [14] $ (\addr_control|Add11~33_sumout ) ) + ( \addr_control|Add12~43  ) + ( \addr_control|Add12~42  ))
// \addr_control|Add12~46  = CARRY(( !\addr_control|offset [14] $ (\addr_control|Add11~33_sumout ) ) + ( \addr_control|Add12~43  ) + ( \addr_control|Add12~42  ))
// \addr_control|Add12~47  = SHARE((!\addr_control|offset [14] & \addr_control|Add11~33_sumout ))

	.dataa(!\addr_control|offset [14]),
	.datab(gnd),
	.datac(!\addr_control|Add11~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~42 ),
	.sharein(\addr_control|Add12~43 ),
	.combout(),
	.sumout(\addr_control|Add12~45_sumout ),
	.cout(\addr_control|Add12~46 ),
	.shareout(\addr_control|Add12~47 ));
// synopsys translate_off
defparam \addr_control|Add12~45 .extended_lut = "off";
defparam \addr_control|Add12~45 .lut_mask = 64'h00000A0A0000A5A5;
defparam \addr_control|Add12~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \addr_control|Add8~25 (
// Equation(s):
// \addr_control|Add8~25_sumout  = SUM(( \addr_control|addr_base_rd [14] ) + ( GND ) + ( \addr_control|Add8~22  ))

	.dataa(gnd),
	.datab(!\addr_control|addr_base_rd [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add8~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add8~25 .extended_lut = "off";
defparam \addr_control|Add8~25 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N24
cyclonev_lcell_comb \addr_control|Add9~33 (
// Equation(s):
// \addr_control|Add9~33_sumout  = SUM(( \addr_control|Add8~25_sumout  ) + ( \addr_control|Add25~25_sumout  ) + ( \addr_control|Add9~30  ))
// \addr_control|Add9~34  = CARRY(( \addr_control|Add8~25_sumout  ) + ( \addr_control|Add25~25_sumout  ) + ( \addr_control|Add9~30  ))

	.dataa(!\addr_control|Add8~25_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add25~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~33_sumout ),
	.cout(\addr_control|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~33 .extended_lut = "off";
defparam \addr_control|Add9~33 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N54
cyclonev_lcell_comb \addr_control|Mux148~0 (
// Equation(s):
// \addr_control|Mux148~0_combout  = ( \addr_control|state [0] & ( \addr_control|Add9~33_sumout  & ( (\addr_control|Add12~45_sumout ) # (\addr_control|addr_out[17]~18_combout ) ) ) ) # ( !\addr_control|state [0] & ( \addr_control|Add9~33_sumout  & ( 
// (!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add5~41_sumout )) # (\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add3~25_sumout ))) ) ) ) # ( \addr_control|state [0] & ( !\addr_control|Add9~33_sumout  & ( 
// (!\addr_control|addr_out[17]~18_combout  & \addr_control|Add12~45_sumout ) ) ) ) # ( !\addr_control|state [0] & ( !\addr_control|Add9~33_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add5~41_sumout )) # 
// (\addr_control|addr_out[17]~18_combout  & ((\addr_control|Add3~25_sumout ))) ) ) )

	.dataa(!\addr_control|Add5~41_sumout ),
	.datab(!\addr_control|Add3~25_sumout ),
	.datac(!\addr_control|addr_out[17]~18_combout ),
	.datad(!\addr_control|Add12~45_sumout ),
	.datae(!\addr_control|state [0]),
	.dataf(!\addr_control|Add9~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux148~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux148~0 .extended_lut = "off";
defparam \addr_control|Mux148~0 .lut_mask = 64'h535300F053530FFF;
defparam \addr_control|Mux148~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \addr_control|Mux148~1 (
// Equation(s):
// \addr_control|Mux148~1_combout  = ( \addr_control|addr_base_rd [14] & ( \addr_control|Mux148~0_combout  & ( ((!\addr_control|addr_out[14]~20_combout  & ((\addr_control|Add21~33_sumout ))) # (\addr_control|addr_out[14]~20_combout  & 
// (\addr_control|Add28~45_sumout ))) # (\addr_control|addr_out[14]~26_combout ) ) ) ) # ( !\addr_control|addr_base_rd [14] & ( \addr_control|Mux148~0_combout  & ( (!\addr_control|addr_out[14]~20_combout  & (((\addr_control|Add21~33_sumout ) # 
// (\addr_control|addr_out[14]~26_combout )))) # (\addr_control|addr_out[14]~20_combout  & (\addr_control|Add28~45_sumout  & (!\addr_control|addr_out[14]~26_combout ))) ) ) ) # ( \addr_control|addr_base_rd [14] & ( !\addr_control|Mux148~0_combout  & ( 
// (!\addr_control|addr_out[14]~20_combout  & (((!\addr_control|addr_out[14]~26_combout  & \addr_control|Add21~33_sumout )))) # (\addr_control|addr_out[14]~20_combout  & (((\addr_control|addr_out[14]~26_combout )) # (\addr_control|Add28~45_sumout ))) ) ) ) # 
// ( !\addr_control|addr_base_rd [14] & ( !\addr_control|Mux148~0_combout  & ( (!\addr_control|addr_out[14]~26_combout  & ((!\addr_control|addr_out[14]~20_combout  & ((\addr_control|Add21~33_sumout ))) # (\addr_control|addr_out[14]~20_combout  & 
// (\addr_control|Add28~45_sumout )))) ) ) )

	.dataa(!\addr_control|Add28~45_sumout ),
	.datab(!\addr_control|addr_out[14]~20_combout ),
	.datac(!\addr_control|addr_out[14]~26_combout ),
	.datad(!\addr_control|Add21~33_sumout ),
	.datae(!\addr_control|addr_base_rd [14]),
	.dataf(!\addr_control|Mux148~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux148~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux148~1 .extended_lut = "off";
defparam \addr_control|Mux148~1 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \addr_control|Mux148~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \addr_control|Mux148~3 (
// Equation(s):
// \addr_control|Mux148~3_combout  = ( \addr_control|addr_out[14]~29_combout  & ( \addr_control|state [2] & ( \addr_control|Mux148~1_combout  ) ) ) # ( !\addr_control|addr_out[14]~29_combout  & ( \addr_control|state [2] & ( \addr_control|Mux148~1_combout  ) 
// ) ) # ( \addr_control|addr_out[14]~29_combout  & ( !\addr_control|state [2] & ( \addr_control|Add7~37_sumout  ) ) ) # ( !\addr_control|addr_out[14]~29_combout  & ( !\addr_control|state [2] & ( !\addr_control|Mux148~2_combout  ) ) )

	.dataa(!\addr_control|Mux148~2_combout ),
	.datab(!\addr_control|Add7~37_sumout ),
	.datac(!\addr_control|Mux148~1_combout ),
	.datad(gnd),
	.datae(!\addr_control|addr_out[14]~29_combout ),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux148~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux148~3 .extended_lut = "off";
defparam \addr_control|Mux148~3 .lut_mask = 64'hAAAA33330F0F0F0F;
defparam \addr_control|Mux148~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N26
dffeas \addr_control|addr_out[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux148~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[14] .is_wysiwyg = "true";
defparam \addr_control|addr_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \addr_control|Add17~73 (
// Equation(s):
// \addr_control|Add17~73_sumout  = SUM(( \addr_control|Equal8~1_combout  ) + ( \addr_control|count_y_old[9]~DUPLICATE_q  ) + ( \addr_control|Add17~66  ))

	.dataa(!\addr_control|Equal8~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|count_y_old[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\addr_control|Add17~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~73 .extended_lut = "off";
defparam \addr_control|Add17~73 .lut_mask = 64'h0000FF0000005555;
defparam \addr_control|Add17~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \addr_control|Add17~77 (
// Equation(s):
// \addr_control|Add17~77_sumout  = SUM(( \addr_control|count_y_old[9]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add17~70  ))

	.dataa(!\addr_control|count_y_old[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add17~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add17~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add17~77 .extended_lut = "off";
defparam \addr_control|Add17~77 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add17~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N53
dffeas \addr_control|count_y_old[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux173~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[9] .is_wysiwyg = "true";
defparam \addr_control|count_y_old[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N24
cyclonev_lcell_comb \addr_control|Add13~33 (
// Equation(s):
// \addr_control|Add13~33_sumout  = SUM(( \addr_control|count_y_old [9] ) + ( GND ) + ( \addr_control|Add13~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add13~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add13~33 .extended_lut = "off";
defparam \addr_control|Add13~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N51
cyclonev_lcell_comb \addr_control|Mux173~0 (
// Equation(s):
// \addr_control|Mux173~0_combout  = ( \addr_control|Add13~33_sumout  & ( (!\addr_control|count_y_old[8]~1_combout  & (((\addr_control|Add17~77_sumout )) # (\addr_control|count_y_old[8]~0_combout ))) # (\addr_control|count_y_old[8]~1_combout  & 
// (!\addr_control|count_y_old[8]~0_combout  & (\addr_control|Add17~73_sumout ))) ) ) # ( !\addr_control|Add13~33_sumout  & ( (!\addr_control|count_y_old[8]~0_combout  & ((!\addr_control|count_y_old[8]~1_combout  & ((\addr_control|Add17~77_sumout ))) # 
// (\addr_control|count_y_old[8]~1_combout  & (\addr_control|Add17~73_sumout )))) ) )

	.dataa(!\addr_control|count_y_old[8]~1_combout ),
	.datab(!\addr_control|count_y_old[8]~0_combout ),
	.datac(!\addr_control|Add17~73_sumout ),
	.datad(!\addr_control|Add17~77_sumout ),
	.datae(gnd),
	.dataf(!\addr_control|Add13~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux173~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux173~0 .extended_lut = "off";
defparam \addr_control|Mux173~0 .lut_mask = 64'h048C048C26AE26AE;
defparam \addr_control|Mux173~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N52
dffeas \addr_control|count_y_old[9]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux173~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|count_y_old[8]~2_combout ),
	.sload(gnd),
	.ena(\addr_control|count_y_old[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|count_y_old[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|count_y_old[9]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|count_y_old[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N21
cyclonev_lcell_comb \addr_control|Add25~29 (
// Equation(s):
// \addr_control|Add25~29_sumout  = SUM(( \addr_control|count_y_old[9]~DUPLICATE_q  ) + ( \addr_control|count_y_old[7]~DUPLICATE_q  ) + ( \addr_control|Add25~26  ))
// \addr_control|Add25~30  = CARRY(( \addr_control|count_y_old[9]~DUPLICATE_q  ) + ( \addr_control|count_y_old[7]~DUPLICATE_q  ) + ( \addr_control|Add25~26  ))

	.dataa(gnd),
	.datab(!\addr_control|count_y_old[9]~DUPLICATE_q ),
	.datac(!\addr_control|count_y_old[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add25~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add25~29_sumout ),
	.cout(\addr_control|Add25~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add25~29 .extended_lut = "off";
defparam \addr_control|Add25~29 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add25~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \addr_control|Add26~29 (
// Equation(s):
// \addr_control|Add26~29_sumout  = SUM(( \addr_control|Add25~29_sumout  ) + ( GND ) + ( \addr_control|Add26~26  ))
// \addr_control|Add26~30  = CARRY(( \addr_control|Add25~29_sumout  ) + ( GND ) + ( \addr_control|Add26~26  ))

	.dataa(!\addr_control|Add25~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add26~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add26~29_sumout ),
	.cout(\addr_control|Add26~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add26~29 .extended_lut = "off";
defparam \addr_control|Add26~29 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add26~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N27
cyclonev_lcell_comb \addr_control|Add27~37 (
// Equation(s):
// \addr_control|Add27~37_sumout  = SUM(( \addr_control|Add26~29_sumout  ) + ( GND ) + ( \addr_control|Add27~34  ))
// \addr_control|Add27~38  = CARRY(( \addr_control|Add26~29_sumout  ) + ( GND ) + ( \addr_control|Add27~34  ))

	.dataa(!\addr_control|Add26~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add27~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~37_sumout ),
	.cout(\addr_control|Add27~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~37 .extended_lut = "off";
defparam \addr_control|Add27~37 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add27~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \addr_control|Add28~49 (
// Equation(s):
// \addr_control|Add28~49_sumout  = SUM(( !\addr_control|Add27~37_sumout  ) + ( \addr_control|Add28~47  ) + ( \addr_control|Add28~46  ))
// \addr_control|Add28~50  = CARRY(( !\addr_control|Add27~37_sumout  ) + ( \addr_control|Add28~47  ) + ( \addr_control|Add28~46  ))
// \addr_control|Add28~51  = SHARE(\addr_control|Add27~37_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add27~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~46 ),
	.sharein(\addr_control|Add28~47 ),
	.combout(),
	.sumout(\addr_control|Add28~49_sumout ),
	.cout(\addr_control|Add28~50 ),
	.shareout(\addr_control|Add28~51 ));
// synopsys translate_off
defparam \addr_control|Add28~49 .extended_lut = "off";
defparam \addr_control|Add28~49 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add28~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N51
cyclonev_lcell_comb \addr_control|Add20~29 (
// Equation(s):
// \addr_control|Add20~29_sumout  = SUM(( \addr_control|Add19~29_sumout  ) + ( GND ) + ( \addr_control|Add20~26  ))
// \addr_control|Add20~30  = CARRY(( \addr_control|Add19~29_sumout  ) + ( GND ) + ( \addr_control|Add20~26  ))

	.dataa(!\addr_control|Add19~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add20~29_sumout ),
	.cout(\addr_control|Add20~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add20~29 .extended_lut = "off";
defparam \addr_control|Add20~29 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add20~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N27
cyclonev_lcell_comb \addr_control|Add21~37 (
// Equation(s):
// \addr_control|Add21~37_sumout  = SUM(( \addr_control|Add20~29_sumout  ) + ( GND ) + ( \addr_control|Add21~34  ))
// \addr_control|Add21~38  = CARRY(( \addr_control|Add20~29_sumout  ) + ( GND ) + ( \addr_control|Add21~34  ))

	.dataa(!\addr_control|Add20~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~37_sumout ),
	.cout(\addr_control|Add21~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~37 .extended_lut = "off";
defparam \addr_control|Add21~37 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add21~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N24
cyclonev_lcell_comb \addr_control|Add19~33 (
// Equation(s):
// \addr_control|Add19~33_sumout  = SUM(( \addr_control|count_y_new [8] ) + ( GND ) + ( \addr_control|Add19~30  ))
// \addr_control|Add19~34  = CARRY(( \addr_control|count_y_new [8] ) + ( GND ) + ( \addr_control|Add19~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_new [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~33_sumout ),
	.cout(\addr_control|Add19~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~33 .extended_lut = "off";
defparam \addr_control|Add19~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add19~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \addr_control|Add7~41 (
// Equation(s):
// \addr_control|Add7~41_sumout  = SUM(( GND ) + ( \addr_control|Add19~33_sumout  ) + ( \addr_control|Add7~38  ))
// \addr_control|Add7~42  = CARRY(( GND ) + ( \addr_control|Add19~33_sumout  ) + ( \addr_control|Add7~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add19~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~41_sumout ),
	.cout(\addr_control|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~41 .extended_lut = "off";
defparam \addr_control|Add7~41 .lut_mask = 64'h0000F0F000000000;
defparam \addr_control|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \MEM_ADDR[15]~input (
	.i(MEM_ADDR[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[15]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[15]~input .bus_hold = "false";
defparam \MEM_ADDR[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \addr_base[15]~feeder (
// Equation(s):
// \addr_base[15]~feeder_combout  = ( \MEM_ADDR[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM_ADDR[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_base[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_base[15]~feeder .extended_lut = "off";
defparam \addr_base[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_base[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N11
dffeas \addr_base[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_base[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[15] .is_wysiwyg = "true";
defparam \addr_base[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N53
dffeas \addr_to_memory_control[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[15] .is_wysiwyg = "true";
defparam \addr_to_memory_control[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N21
cyclonev_lcell_comb \addr_control|Add10~29 (
// Equation(s):
// \addr_control|Add10~29_sumout  = SUM(( GND ) + ( GND ) + ( \addr_control|Add10~26  ))
// \addr_control|Add10~30  = CARRY(( GND ) + ( GND ) + ( \addr_control|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add10~29_sumout ),
	.cout(\addr_control|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add10~29 .extended_lut = "off";
defparam \addr_control|Add10~29 .lut_mask = 64'h0000FFFF00000000;
defparam \addr_control|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N27
cyclonev_lcell_comb \addr_control|Add11~37 (
// Equation(s):
// \addr_control|Add11~37_sumout  = SUM(( \addr_control|Add10~29_sumout  ) + ( \addr_control|Add19~29_sumout  ) + ( \addr_control|Add11~34  ))
// \addr_control|Add11~38  = CARRY(( \addr_control|Add10~29_sumout  ) + ( \addr_control|Add19~29_sumout  ) + ( \addr_control|Add11~34  ))

	.dataa(!\addr_control|Add10~29_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add19~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~37_sumout ),
	.cout(\addr_control|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~37 .extended_lut = "off";
defparam \addr_control|Add11~37 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N51
cyclonev_lcell_comb \addr_control|Mux147~0 (
// Equation(s):
// \addr_control|Mux147~0_combout  = ( \addr_control|Add11~37_sumout  & ( (!\addr_control|addr_out[10]~32_combout  & ((!\addr_control|addr_out[10]~33_combout  & ((addr_to_memory_control[15]))) # (\addr_control|addr_out[10]~33_combout  & 
// (\addr_control|Add7~41_sumout )))) # (\addr_control|addr_out[10]~32_combout  & (!\addr_control|addr_out[10]~33_combout )) ) ) # ( !\addr_control|Add11~37_sumout  & ( (!\addr_control|addr_out[10]~32_combout  & ((!\addr_control|addr_out[10]~33_combout  & 
// ((addr_to_memory_control[15]))) # (\addr_control|addr_out[10]~33_combout  & (\addr_control|Add7~41_sumout )))) ) )

	.dataa(!\addr_control|addr_out[10]~32_combout ),
	.datab(!\addr_control|addr_out[10]~33_combout ),
	.datac(!\addr_control|Add7~41_sumout ),
	.datad(!addr_to_memory_control[15]),
	.datae(gnd),
	.dataf(!\addr_control|Add11~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux147~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux147~0 .extended_lut = "off";
defparam \addr_control|Mux147~0 .lut_mask = 64'h028A028A46CE46CE;
defparam \addr_control|Mux147~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \addr_control|Add5~45 (
// Equation(s):
// \addr_control|Add5~45_sumout  = SUM(( \addr_control|Add27~37_sumout  ) + ( VCC ) + ( \addr_control|Add5~42  ))
// \addr_control|Add5~46  = CARRY(( \addr_control|Add27~37_sumout  ) + ( VCC ) + ( \addr_control|Add5~42  ))

	.dataa(!\addr_control|Add27~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~45_sumout ),
	.cout(\addr_control|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~45 .extended_lut = "off";
defparam \addr_control|Add5~45 .lut_mask = 64'h0000000000005555;
defparam \addr_control|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N27
cyclonev_lcell_comb \addr_control|Add9~37 (
// Equation(s):
// \addr_control|Add9~37_sumout  = SUM(( \addr_control|Add25~29_sumout  ) + ( GND ) + ( \addr_control|Add9~34  ))
// \addr_control|Add9~38  = CARRY(( \addr_control|Add25~29_sumout  ) + ( GND ) + ( \addr_control|Add9~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|Add25~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~37_sumout ),
	.cout(\addr_control|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~37 .extended_lut = "off";
defparam \addr_control|Add9~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \addr_control|Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N21
cyclonev_lcell_comb \addr_control|Add3~29 (
// Equation(s):
// \addr_control|Add3~29_sumout  = SUM(( \addr_control|Add26~29_sumout  ) + ( VCC ) + ( \addr_control|Add3~26  ))
// \addr_control|Add3~30  = CARRY(( \addr_control|Add26~29_sumout  ) + ( VCC ) + ( \addr_control|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add26~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add3~29_sumout ),
	.cout(\addr_control|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add3~29 .extended_lut = "off";
defparam \addr_control|Add3~29 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N45
cyclonev_lcell_comb \addr_control|Add12~49 (
// Equation(s):
// \addr_control|Add12~49_sumout  = SUM(( !\addr_control|Add11~37_sumout  ) + ( \addr_control|Add12~47  ) + ( \addr_control|Add12~46  ))
// \addr_control|Add12~50  = CARRY(( !\addr_control|Add11~37_sumout  ) + ( \addr_control|Add12~47  ) + ( \addr_control|Add12~46  ))
// \addr_control|Add12~51  = SHARE(\addr_control|Add11~37_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add11~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~46 ),
	.sharein(\addr_control|Add12~47 ),
	.combout(),
	.sumout(\addr_control|Add12~49_sumout ),
	.cout(\addr_control|Add12~50 ),
	.shareout(\addr_control|Add12~51 ));
// synopsys translate_off
defparam \addr_control|Add12~49 .extended_lut = "off";
defparam \addr_control|Add12~49 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add12~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N54
cyclonev_lcell_comb \addr_control|Mux147~1 (
// Equation(s):
// \addr_control|Mux147~1_combout  = ( \addr_control|Add3~29_sumout  & ( \addr_control|Add12~49_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & (((\addr_control|state [0])) # (\addr_control|Add5~45_sumout ))) # (\addr_control|addr_out[17]~18_combout  
// & (((!\addr_control|state [0]) # (\addr_control|Add9~37_sumout )))) ) ) ) # ( !\addr_control|Add3~29_sumout  & ( \addr_control|Add12~49_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & (((\addr_control|state [0])) # (\addr_control|Add5~45_sumout ))) 
// # (\addr_control|addr_out[17]~18_combout  & (((\addr_control|Add9~37_sumout  & \addr_control|state [0])))) ) ) ) # ( \addr_control|Add3~29_sumout  & ( !\addr_control|Add12~49_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & 
// (\addr_control|Add5~45_sumout  & ((!\addr_control|state [0])))) # (\addr_control|addr_out[17]~18_combout  & (((!\addr_control|state [0]) # (\addr_control|Add9~37_sumout )))) ) ) ) # ( !\addr_control|Add3~29_sumout  & ( !\addr_control|Add12~49_sumout  & ( 
// (!\addr_control|addr_out[17]~18_combout  & (\addr_control|Add5~45_sumout  & ((!\addr_control|state [0])))) # (\addr_control|addr_out[17]~18_combout  & (((\addr_control|Add9~37_sumout  & \addr_control|state [0])))) ) ) )

	.dataa(!\addr_control|Add5~45_sumout ),
	.datab(!\addr_control|addr_out[17]~18_combout ),
	.datac(!\addr_control|Add9~37_sumout ),
	.datad(!\addr_control|state [0]),
	.datae(!\addr_control|Add3~29_sumout ),
	.dataf(!\addr_control|Add12~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux147~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux147~1 .extended_lut = "off";
defparam \addr_control|Mux147~1 .lut_mask = 64'h4403770344CF77CF;
defparam \addr_control|Mux147~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \addr_control|Mux147~2 (
// Equation(s):
// \addr_control|Mux147~2_combout  = ( \addr_control|Mux147~0_combout  & ( \addr_control|Mux147~1_combout  & ( (!\addr_control|addr_out[10]~35_combout ) # ((!\addr_control|addr_out[10]~34_combout  & ((\addr_control|Add21~37_sumout ))) # 
// (\addr_control|addr_out[10]~34_combout  & (\addr_control|Add28~49_sumout ))) ) ) ) # ( !\addr_control|Mux147~0_combout  & ( \addr_control|Mux147~1_combout  & ( (!\addr_control|addr_out[10]~34_combout  & (\addr_control|addr_out[10]~35_combout  & 
// ((\addr_control|Add21~37_sumout )))) # (\addr_control|addr_out[10]~34_combout  & ((!\addr_control|addr_out[10]~35_combout ) # ((\addr_control|Add28~49_sumout )))) ) ) ) # ( \addr_control|Mux147~0_combout  & ( !\addr_control|Mux147~1_combout  & ( 
// (!\addr_control|addr_out[10]~34_combout  & ((!\addr_control|addr_out[10]~35_combout ) # ((\addr_control|Add21~37_sumout )))) # (\addr_control|addr_out[10]~34_combout  & (\addr_control|addr_out[10]~35_combout  & (\addr_control|Add28~49_sumout ))) ) ) ) # ( 
// !\addr_control|Mux147~0_combout  & ( !\addr_control|Mux147~1_combout  & ( (\addr_control|addr_out[10]~35_combout  & ((!\addr_control|addr_out[10]~34_combout  & ((\addr_control|Add21~37_sumout ))) # (\addr_control|addr_out[10]~34_combout  & 
// (\addr_control|Add28~49_sumout )))) ) ) )

	.dataa(!\addr_control|addr_out[10]~34_combout ),
	.datab(!\addr_control|addr_out[10]~35_combout ),
	.datac(!\addr_control|Add28~49_sumout ),
	.datad(!\addr_control|Add21~37_sumout ),
	.datae(!\addr_control|Mux147~0_combout ),
	.dataf(!\addr_control|Mux147~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux147~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux147~2 .extended_lut = "off";
defparam \addr_control|Mux147~2 .lut_mask = 64'h012389AB4567CDEF;
defparam \addr_control|Mux147~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N37
dffeas \addr_control|addr_out[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux147~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[15] .is_wysiwyg = "true";
defparam \addr_control|addr_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \addr_control|Add25~33 (
// Equation(s):
// \addr_control|Add25~33_sumout  = SUM(( \addr_control|count_y_old [8] ) + ( GND ) + ( \addr_control|Add25~30  ))
// \addr_control|Add25~34  = CARRY(( \addr_control|count_y_old [8] ) + ( GND ) + ( \addr_control|Add25~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add25~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add25~33_sumout ),
	.cout(\addr_control|Add25~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add25~33 .extended_lut = "off";
defparam \addr_control|Add25~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add25~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \addr_control|Add26~33 (
// Equation(s):
// \addr_control|Add26~33_sumout  = SUM(( \addr_control|Add25~33_sumout  ) + ( GND ) + ( \addr_control|Add26~30  ))
// \addr_control|Add26~34  = CARRY(( \addr_control|Add25~33_sumout  ) + ( GND ) + ( \addr_control|Add26~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add25~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add26~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add26~33_sumout ),
	.cout(\addr_control|Add26~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add26~33 .extended_lut = "off";
defparam \addr_control|Add26~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add26~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N30
cyclonev_lcell_comb \addr_control|Add27~41 (
// Equation(s):
// \addr_control|Add27~41_sumout  = SUM(( \addr_control|Add26~33_sumout  ) + ( GND ) + ( \addr_control|Add27~38  ))
// \addr_control|Add27~42  = CARRY(( \addr_control|Add26~33_sumout  ) + ( GND ) + ( \addr_control|Add27~38  ))

	.dataa(gnd),
	.datab(!\addr_control|Add26~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add27~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~41_sumout ),
	.cout(\addr_control|Add27~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~41 .extended_lut = "off";
defparam \addr_control|Add27~41 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add27~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \addr_control|Add28~53 (
// Equation(s):
// \addr_control|Add28~53_sumout  = SUM(( !\addr_control|Add27~41_sumout  ) + ( \addr_control|Add28~51  ) + ( \addr_control|Add28~50  ))
// \addr_control|Add28~54  = CARRY(( !\addr_control|Add27~41_sumout  ) + ( \addr_control|Add28~51  ) + ( \addr_control|Add28~50  ))
// \addr_control|Add28~55  = SHARE(\addr_control|Add27~41_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add27~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~50 ),
	.sharein(\addr_control|Add28~51 ),
	.combout(),
	.sumout(\addr_control|Add28~53_sumout ),
	.cout(\addr_control|Add28~54 ),
	.shareout(\addr_control|Add28~55 ));
// synopsys translate_off
defparam \addr_control|Add28~53 .extended_lut = "off";
defparam \addr_control|Add28~53 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add28~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \addr_control|Add20~33 (
// Equation(s):
// \addr_control|Add20~33_sumout  = SUM(( \addr_control|Add19~33_sumout  ) + ( \addr_control|addr_base_wr [10] ) + ( \addr_control|Add20~30  ))
// \addr_control|Add20~34  = CARRY(( \addr_control|Add19~33_sumout  ) + ( \addr_control|addr_base_wr [10] ) + ( \addr_control|Add20~30  ))

	.dataa(gnd),
	.datab(!\addr_control|Add19~33_sumout ),
	.datac(!\addr_control|addr_base_wr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add20~33_sumout ),
	.cout(\addr_control|Add20~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add20~33 .extended_lut = "off";
defparam \addr_control|Add20~33 .lut_mask = 64'h0000F0F000003333;
defparam \addr_control|Add20~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \addr_control|Add21~41 (
// Equation(s):
// \addr_control|Add21~41_sumout  = SUM(( \addr_control|Add20~33_sumout  ) + ( GND ) + ( \addr_control|Add21~38  ))
// \addr_control|Add21~42  = CARRY(( \addr_control|Add20~33_sumout  ) + ( GND ) + ( \addr_control|Add21~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add20~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~41_sumout ),
	.cout(\addr_control|Add21~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~41 .extended_lut = "off";
defparam \addr_control|Add21~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add21~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \addr_control|Add3~33 (
// Equation(s):
// \addr_control|Add3~33_sumout  = SUM(( \addr_control|Add26~33_sumout  ) + ( VCC ) + ( \addr_control|Add3~30  ))
// \addr_control|Add3~34  = CARRY(( \addr_control|Add26~33_sumout  ) + ( VCC ) + ( \addr_control|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add26~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add3~33_sumout ),
	.cout(\addr_control|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add3~33 .extended_lut = "off";
defparam \addr_control|Add3~33 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N24
cyclonev_lcell_comb \addr_control|Add10~33 (
// Equation(s):
// \addr_control|Add10~33_sumout  = SUM(( \addr_control|addr_base_wr [10] ) + ( GND ) + ( \addr_control|Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|addr_base_wr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add10~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add10~33 .extended_lut = "off";
defparam \addr_control|Add10~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \addr_control|Add11~41 (
// Equation(s):
// \addr_control|Add11~41_sumout  = SUM(( \addr_control|Add10~33_sumout  ) + ( \addr_control|Add19~33_sumout  ) + ( \addr_control|Add11~38  ))
// \addr_control|Add11~42  = CARRY(( \addr_control|Add10~33_sumout  ) + ( \addr_control|Add19~33_sumout  ) + ( \addr_control|Add11~38  ))

	.dataa(!\addr_control|Add10~33_sumout ),
	.datab(gnd),
	.datac(!\addr_control|Add19~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~41_sumout ),
	.cout(\addr_control|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~41 .extended_lut = "off";
defparam \addr_control|Add11~41 .lut_mask = 64'h0000F0F000005555;
defparam \addr_control|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \addr_control|Add12~53 (
// Equation(s):
// \addr_control|Add12~53_sumout  = SUM(( !\addr_control|Add11~41_sumout  ) + ( \addr_control|Add12~51  ) + ( \addr_control|Add12~50  ))
// \addr_control|Add12~54  = CARRY(( !\addr_control|Add11~41_sumout  ) + ( \addr_control|Add12~51  ) + ( \addr_control|Add12~50  ))
// \addr_control|Add12~55  = SHARE(\addr_control|Add11~41_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add11~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~50 ),
	.sharein(\addr_control|Add12~51 ),
	.combout(),
	.sumout(\addr_control|Add12~53_sumout ),
	.cout(\addr_control|Add12~54 ),
	.shareout(\addr_control|Add12~55 ));
// synopsys translate_off
defparam \addr_control|Add12~53 .extended_lut = "off";
defparam \addr_control|Add12~53 .lut_mask = 64'h00000F0F0000F0F0;
defparam \addr_control|Add12~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \addr_control|Add5~49 (
// Equation(s):
// \addr_control|Add5~49_sumout  = SUM(( \addr_control|Add27~41_sumout  ) + ( VCC ) + ( \addr_control|Add5~46  ))
// \addr_control|Add5~50  = CARRY(( \addr_control|Add27~41_sumout  ) + ( VCC ) + ( \addr_control|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add27~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~49_sumout ),
	.cout(\addr_control|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~49 .extended_lut = "off";
defparam \addr_control|Add5~49 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N30
cyclonev_lcell_comb \addr_control|Add9~41 (
// Equation(s):
// \addr_control|Add9~41_sumout  = SUM(( GND ) + ( \addr_control|Add25~33_sumout  ) + ( \addr_control|Add9~38  ))
// \addr_control|Add9~42  = CARRY(( GND ) + ( \addr_control|Add25~33_sumout  ) + ( \addr_control|Add9~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add25~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~41_sumout ),
	.cout(\addr_control|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~41 .extended_lut = "off";
defparam \addr_control|Add9~41 .lut_mask = 64'h0000F0F000000000;
defparam \addr_control|Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \addr_control|Mux146~1 (
// Equation(s):
// \addr_control|Mux146~1_combout  = ( \addr_control|Add5~49_sumout  & ( \addr_control|Add9~41_sumout  & ( (!\addr_control|state [0] & (((!\addr_control|addr_out[17]~18_combout )) # (\addr_control|Add3~33_sumout ))) # (\addr_control|state [0] & 
// (((\addr_control|Add12~53_sumout ) # (\addr_control|addr_out[17]~18_combout )))) ) ) ) # ( !\addr_control|Add5~49_sumout  & ( \addr_control|Add9~41_sumout  & ( (!\addr_control|state [0] & (\addr_control|Add3~33_sumout  & 
// (\addr_control|addr_out[17]~18_combout ))) # (\addr_control|state [0] & (((\addr_control|Add12~53_sumout ) # (\addr_control|addr_out[17]~18_combout )))) ) ) ) # ( \addr_control|Add5~49_sumout  & ( !\addr_control|Add9~41_sumout  & ( (!\addr_control|state 
// [0] & (((!\addr_control|addr_out[17]~18_combout )) # (\addr_control|Add3~33_sumout ))) # (\addr_control|state [0] & (((!\addr_control|addr_out[17]~18_combout  & \addr_control|Add12~53_sumout )))) ) ) ) # ( !\addr_control|Add5~49_sumout  & ( 
// !\addr_control|Add9~41_sumout  & ( (!\addr_control|state [0] & (\addr_control|Add3~33_sumout  & (\addr_control|addr_out[17]~18_combout ))) # (\addr_control|state [0] & (((!\addr_control|addr_out[17]~18_combout  & \addr_control|Add12~53_sumout )))) ) ) )

	.dataa(!\addr_control|Add3~33_sumout ),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|addr_out[17]~18_combout ),
	.datad(!\addr_control|Add12~53_sumout ),
	.datae(!\addr_control|Add5~49_sumout ),
	.dataf(!\addr_control|Add9~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux146~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux146~1 .extended_lut = "off";
defparam \addr_control|Mux146~1 .lut_mask = 64'h0434C4F40737C7F7;
defparam \addr_control|Mux146~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N27
cyclonev_lcell_comb \addr_control|Add19~37 (
// Equation(s):
// \addr_control|Add19~37_sumout  = SUM(( \addr_control|count_y_new [9] ) + ( GND ) + ( \addr_control|Add19~34  ))
// \addr_control|Add19~38  = CARRY(( \addr_control|count_y_new [9] ) + ( GND ) + ( \addr_control|Add19~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_new [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add19~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~37_sumout ),
	.cout(\addr_control|Add19~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~37 .extended_lut = "off";
defparam \addr_control|Add19~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add19~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \addr_control|Add7~45 (
// Equation(s):
// \addr_control|Add7~45_sumout  = SUM(( GND ) + ( \addr_control|Add19~37_sumout  ) + ( \addr_control|Add7~42  ))
// \addr_control|Add7~46  = CARRY(( GND ) + ( \addr_control|Add19~37_sumout  ) + ( \addr_control|Add7~42  ))

	.dataa(!\addr_control|Add19~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~45_sumout ),
	.cout(\addr_control|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~45 .extended_lut = "off";
defparam \addr_control|Add7~45 .lut_mask = 64'h0000AAAA00000000;
defparam \addr_control|Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \MEM_ADDR[16]~input (
	.i(MEM_ADDR[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[16]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[16]~input .bus_hold = "false";
defparam \MEM_ADDR[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N29
dffeas \addr_base[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[16] .is_wysiwyg = "true";
defparam \addr_base[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N44
dffeas \addr_to_memory_control[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_base[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[16] .is_wysiwyg = "true";
defparam \addr_to_memory_control[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \addr_control|Mux146~0 (
// Equation(s):
// \addr_control|Mux146~0_combout  = ( \addr_control|Add11~41_sumout  & ( (!\addr_control|addr_out[10]~32_combout  & ((!\addr_control|addr_out[10]~33_combout  & ((addr_to_memory_control[16]))) # (\addr_control|addr_out[10]~33_combout  & 
// (\addr_control|Add7~45_sumout )))) # (\addr_control|addr_out[10]~32_combout  & (!\addr_control|addr_out[10]~33_combout )) ) ) # ( !\addr_control|Add11~41_sumout  & ( (!\addr_control|addr_out[10]~32_combout  & ((!\addr_control|addr_out[10]~33_combout  & 
// ((addr_to_memory_control[16]))) # (\addr_control|addr_out[10]~33_combout  & (\addr_control|Add7~45_sumout )))) ) )

	.dataa(!\addr_control|addr_out[10]~32_combout ),
	.datab(!\addr_control|addr_out[10]~33_combout ),
	.datac(!\addr_control|Add7~45_sumout ),
	.datad(!addr_to_memory_control[16]),
	.datae(gnd),
	.dataf(!\addr_control|Add11~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux146~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux146~0 .extended_lut = "off";
defparam \addr_control|Mux146~0 .lut_mask = 64'h028A028A46CE46CE;
defparam \addr_control|Mux146~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \addr_control|Mux146~2 (
// Equation(s):
// \addr_control|Mux146~2_combout  = ( \addr_control|addr_out[10]~35_combout  & ( \addr_control|addr_out[10]~34_combout  & ( \addr_control|Add28~53_sumout  ) ) ) # ( !\addr_control|addr_out[10]~35_combout  & ( \addr_control|addr_out[10]~34_combout  & ( 
// \addr_control|Mux146~1_combout  ) ) ) # ( \addr_control|addr_out[10]~35_combout  & ( !\addr_control|addr_out[10]~34_combout  & ( \addr_control|Add21~41_sumout  ) ) ) # ( !\addr_control|addr_out[10]~35_combout  & ( !\addr_control|addr_out[10]~34_combout  & 
// ( \addr_control|Mux146~0_combout  ) ) )

	.dataa(!\addr_control|Add28~53_sumout ),
	.datab(!\addr_control|Add21~41_sumout ),
	.datac(!\addr_control|Mux146~1_combout ),
	.datad(!\addr_control|Mux146~0_combout ),
	.datae(!\addr_control|addr_out[10]~35_combout ),
	.dataf(!\addr_control|addr_out[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux146~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux146~2 .extended_lut = "off";
defparam \addr_control|Mux146~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \addr_control|Mux146~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N44
dffeas \addr_control|addr_out[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux146~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[16] .is_wysiwyg = "true";
defparam \addr_control|addr_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N30
cyclonev_lcell_comb \addr_control|Add19~41 (
// Equation(s):
// \addr_control|Add19~41_sumout  = SUM(( GND ) + ( GND ) + ( \addr_control|Add19~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add19~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add19~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add19~41 .extended_lut = "off";
defparam \addr_control|Add19~41 .lut_mask = 64'h0000FFFF00000000;
defparam \addr_control|Add19~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \addr_control|Add7~49 (
// Equation(s):
// \addr_control|Add7~49_sumout  = SUM(( GND ) + ( \addr_control|Add19~41_sumout  ) + ( \addr_control|Add7~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add19~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~49 .extended_lut = "off";
defparam \addr_control|Add7~49 .lut_mask = 64'h0000F0F000000000;
defparam \addr_control|Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \MEM_ADDR[17]~input (
	.i(MEM_ADDR[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[17]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[17]~input .bus_hold = "false";
defparam \MEM_ADDR[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y3_N35
dffeas \addr_base[17] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM_ADDR[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_base[17]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_base[17] .is_wysiwyg = "true";
defparam \addr_base[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N57
cyclonev_lcell_comb \addr_to_memory_control[17]~feeder (
// Equation(s):
// \addr_to_memory_control[17]~feeder_combout  = ( addr_base[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!addr_base[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_to_memory_control[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_to_memory_control[17]~feeder .extended_lut = "off";
defparam \addr_to_memory_control[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_to_memory_control[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N58
dffeas \addr_to_memory_control[17] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_to_memory_control[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_to_memory_control[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_to_memory_control[17]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_to_memory_control[17] .is_wysiwyg = "true";
defparam \addr_to_memory_control[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb \addr_control|Add11~45 (
// Equation(s):
// \addr_control|Add11~45_sumout  = SUM(( GND ) + ( \addr_control|Add19~37_sumout  ) + ( \addr_control|Add11~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add19~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add11~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add11~45 .extended_lut = "off";
defparam \addr_control|Add11~45 .lut_mask = 64'h0000F0F000000000;
defparam \addr_control|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N51
cyclonev_lcell_comb \addr_control|Add12~57 (
// Equation(s):
// \addr_control|Add12~57_sumout  = SUM(( !\addr_control|Add11~45_sumout  ) + ( \addr_control|Add12~55  ) + ( \addr_control|Add12~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add11~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add12~54 ),
	.sharein(\addr_control|Add12~55 ),
	.combout(),
	.sumout(\addr_control|Add12~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add12~57 .extended_lut = "off";
defparam \addr_control|Add12~57 .lut_mask = 64'h000000000000F0F0;
defparam \addr_control|Add12~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N27
cyclonev_lcell_comb \addr_control|Add25~37 (
// Equation(s):
// \addr_control|Add25~37_sumout  = SUM(( \addr_control|count_y_old[9]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add25~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|count_y_old[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add25~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add25~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add25~37 .extended_lut = "off";
defparam \addr_control|Add25~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add25~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N57
cyclonev_lcell_comb \addr_control|Add26~37 (
// Equation(s):
// \addr_control|Add26~37_sumout  = SUM(( \addr_control|Add25~37_sumout  ) + ( GND ) + ( \addr_control|Add26~34  ))

	.dataa(!\addr_control|Add25~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add26~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add26~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add26~37 .extended_lut = "off";
defparam \addr_control|Add26~37 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add26~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N33
cyclonev_lcell_comb \addr_control|Add27~45 (
// Equation(s):
// \addr_control|Add27~45_sumout  = SUM(( \addr_control|Add26~37_sumout  ) + ( GND ) + ( \addr_control|Add27~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add26~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add27~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add27~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add27~45 .extended_lut = "off";
defparam \addr_control|Add27~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add27~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \addr_control|Add5~53 (
// Equation(s):
// \addr_control|Add5~53_sumout  = SUM(( \addr_control|Add27~45_sumout  ) + ( VCC ) + ( \addr_control|Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add27~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~53 .extended_lut = "off";
defparam \addr_control|Add5~53 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N27
cyclonev_lcell_comb \addr_control|Add3~37 (
// Equation(s):
// \addr_control|Add3~37_sumout  = SUM(( \addr_control|Add26~37_sumout  ) + ( VCC ) + ( \addr_control|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add26~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add3~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add3~37 .extended_lut = "off";
defparam \addr_control|Add3~37 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N33
cyclonev_lcell_comb \addr_control|Add9~45 (
// Equation(s):
// \addr_control|Add9~45_sumout  = SUM(( GND ) + ( \addr_control|Add25~37_sumout  ) + ( \addr_control|Add9~42  ))

	.dataa(!\addr_control|Add25~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add9~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add9~45 .extended_lut = "off";
defparam \addr_control|Add9~45 .lut_mask = 64'h0000AAAA00000000;
defparam \addr_control|Add9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \addr_control|Mux145~0 (
// Equation(s):
// \addr_control|Mux145~0_combout  = ( \addr_control|Add3~37_sumout  & ( \addr_control|Add9~45_sumout  & ( ((!\addr_control|state [0] & ((\addr_control|Add5~53_sumout ))) # (\addr_control|state [0] & (\addr_control|Add12~57_sumout ))) # 
// (\addr_control|addr_out[17]~18_combout ) ) ) ) # ( !\addr_control|Add3~37_sumout  & ( \addr_control|Add9~45_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & ((!\addr_control|state [0] & ((\addr_control|Add5~53_sumout ))) # (\addr_control|state [0] & 
// (\addr_control|Add12~57_sumout )))) # (\addr_control|addr_out[17]~18_combout  & (((\addr_control|state [0])))) ) ) ) # ( \addr_control|Add3~37_sumout  & ( !\addr_control|Add9~45_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & ((!\addr_control|state 
// [0] & ((\addr_control|Add5~53_sumout ))) # (\addr_control|state [0] & (\addr_control|Add12~57_sumout )))) # (\addr_control|addr_out[17]~18_combout  & (((!\addr_control|state [0])))) ) ) ) # ( !\addr_control|Add3~37_sumout  & ( 
// !\addr_control|Add9~45_sumout  & ( (!\addr_control|addr_out[17]~18_combout  & ((!\addr_control|state [0] & ((\addr_control|Add5~53_sumout ))) # (\addr_control|state [0] & (\addr_control|Add12~57_sumout )))) ) ) )

	.dataa(!\addr_control|addr_out[17]~18_combout ),
	.datab(!\addr_control|Add12~57_sumout ),
	.datac(!\addr_control|Add5~53_sumout ),
	.datad(!\addr_control|state [0]),
	.datae(!\addr_control|Add3~37_sumout ),
	.dataf(!\addr_control|Add9~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux145~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux145~0 .extended_lut = "off";
defparam \addr_control|Mux145~0 .lut_mask = 64'h0A225F220A775F77;
defparam \addr_control|Mux145~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N51
cyclonev_lcell_comb \addr_control|Add28~57 (
// Equation(s):
// \addr_control|Add28~57_sumout  = SUM(( !\addr_control|Add27~45_sumout  ) + ( \addr_control|Add28~55  ) + ( \addr_control|Add28~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add27~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add28~54 ),
	.sharein(\addr_control|Add28~55 ),
	.combout(),
	.sumout(\addr_control|Add28~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add28~57 .extended_lut = "off";
defparam \addr_control|Add28~57 .lut_mask = 64'h000000000000F0F0;
defparam \addr_control|Add28~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N57
cyclonev_lcell_comb \addr_control|Add20~37 (
// Equation(s):
// \addr_control|Add20~37_sumout  = SUM(( \addr_control|Add19~37_sumout  ) + ( GND ) + ( \addr_control|Add20~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add19~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add20~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add20~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add20~37 .extended_lut = "off";
defparam \addr_control|Add20~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add20~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \addr_control|Add21~45 (
// Equation(s):
// \addr_control|Add21~45_sumout  = SUM(( \addr_control|Add20~37_sumout  ) + ( GND ) + ( \addr_control|Add21~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|Add20~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add21~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add21~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add21~45 .extended_lut = "off";
defparam \addr_control|Add21~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add21~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \addr_control|Mux145~1 (
// Equation(s):
// \addr_control|Mux145~1_combout  = ( \addr_control|addr_out[17]~23_combout  & ( \addr_control|addr_out[17]~21_combout  & ( \addr_control|Mux145~0_combout  ) ) ) # ( !\addr_control|addr_out[17]~23_combout  & ( \addr_control|addr_out[17]~21_combout  & ( 
// \addr_control|Add21~45_sumout  ) ) ) # ( !\addr_control|addr_out[17]~23_combout  & ( !\addr_control|addr_out[17]~21_combout  & ( \addr_control|Add28~57_sumout  ) ) )

	.dataa(!\addr_control|Mux145~0_combout ),
	.datab(!\addr_control|Add28~57_sumout ),
	.datac(!\addr_control|Add21~45_sumout ),
	.datad(gnd),
	.datae(!\addr_control|addr_out[17]~23_combout ),
	.dataf(!\addr_control|addr_out[17]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux145~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux145~1 .extended_lut = "off";
defparam \addr_control|Mux145~1 .lut_mask = 64'h333300000F0F5555;
defparam \addr_control|Mux145~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \addr_control|Mux145~2 (
// Equation(s):
// \addr_control|Mux145~2_combout  = ( \addr_control|Add11~45_sumout  & ( \addr_control|Mux145~1_combout  & ( (!\addr_control|addr_out[17]~24_combout ) # ((!\addr_control|addr_out[0]~13_combout  & ((addr_to_memory_control[17]))) # 
// (\addr_control|addr_out[0]~13_combout  & (\addr_control|Add7~49_sumout ))) ) ) ) # ( !\addr_control|Add11~45_sumout  & ( \addr_control|Mux145~1_combout  & ( (!\addr_control|addr_out[0]~13_combout  & (((!\addr_control|addr_out[17]~24_combout ) # 
// (addr_to_memory_control[17])))) # (\addr_control|addr_out[0]~13_combout  & (\addr_control|Add7~49_sumout  & (\addr_control|addr_out[17]~24_combout ))) ) ) ) # ( \addr_control|Add11~45_sumout  & ( !\addr_control|Mux145~1_combout  & ( 
// (!\addr_control|addr_out[0]~13_combout  & (((\addr_control|addr_out[17]~24_combout  & addr_to_memory_control[17])))) # (\addr_control|addr_out[0]~13_combout  & (((!\addr_control|addr_out[17]~24_combout )) # (\addr_control|Add7~49_sumout ))) ) ) ) # ( 
// !\addr_control|Add11~45_sumout  & ( !\addr_control|Mux145~1_combout  & ( (\addr_control|addr_out[17]~24_combout  & ((!\addr_control|addr_out[0]~13_combout  & ((addr_to_memory_control[17]))) # (\addr_control|addr_out[0]~13_combout  & 
// (\addr_control|Add7~49_sumout )))) ) ) )

	.dataa(!\addr_control|Add7~49_sumout ),
	.datab(!\addr_control|addr_out[0]~13_combout ),
	.datac(!\addr_control|addr_out[17]~24_combout ),
	.datad(!addr_to_memory_control[17]),
	.datae(!\addr_control|Add11~45_sumout ),
	.dataf(!\addr_control|Mux145~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux145~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux145~2 .extended_lut = "off";
defparam \addr_control|Mux145~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \addr_control|Mux145~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N49
dffeas \addr_control|addr_out[17] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux145~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_control|addr_out[17]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out[17] .is_wysiwyg = "true";
defparam \addr_control|addr_out[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \addr_control|wr_enable~1 (
// Equation(s):
// \addr_control|wr_enable~1_combout  = ( \addr_control|wr_enable~q  & ( (!\addr_control|wr_rd_timer_counter [1]) # (!\addr_control|wr_rd_timer_counter [0]) ) )

	.dataa(gnd),
	.datab(!\addr_control|wr_rd_timer_counter [1]),
	.datac(!\addr_control|wr_rd_timer_counter [0]),
	.datad(gnd),
	.datae(!\addr_control|wr_enable~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|wr_enable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|wr_enable~1 .extended_lut = "off";
defparam \addr_control|wr_enable~1 .lut_mask = 64'h0000FCFC0000FCFC;
defparam \addr_control|wr_enable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \addr_control|Mux94~0 (
// Equation(s):
// \addr_control|Mux94~0_combout  = ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|counter_op [2] & (\addr_control|wr_enable~q  & ((!\addr_control|counter_op [0]) # (!\addr_control|counter_op[1]~DUPLICATE_q )))) # (\addr_control|counter_op [2] & 
// (\addr_control|counter_op [0] & ((!\addr_control|counter_op[1]~DUPLICATE_q ) # (\addr_control|wr_enable~q )))) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datad(!\addr_control|wr_enable~q ),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux94~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux94~0 .extended_lut = "off";
defparam \addr_control|Mux94~0 .lut_mask = 64'h0000000010D910D9;
defparam \addr_control|Mux94~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \addr_control|wr_enable~0 (
// Equation(s):
// \addr_control|wr_enable~0_combout  = ( \addr_control|wr_enable~q  & ( \addr_control|Equal4~1_combout  & ( (\addr_control|Equal5~0_combout  & \addr_control|has_alg_on_exec~q ) ) ) ) # ( !\addr_control|wr_enable~q  & ( \addr_control|Equal4~1_combout  & ( 
// (\addr_control|Equal5~0_combout  & \addr_control|has_alg_on_exec~q ) ) ) ) # ( \addr_control|wr_enable~q  & ( !\addr_control|Equal4~1_combout  & ( \addr_control|has_alg_on_exec~q  ) ) ) # ( !\addr_control|wr_enable~q  & ( !\addr_control|Equal4~1_combout  
// & ( (\addr_control|Equal5~0_combout  & \addr_control|has_alg_on_exec~q ) ) ) )

	.dataa(!\addr_control|Equal5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(!\addr_control|wr_enable~q ),
	.dataf(!\addr_control|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|wr_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|wr_enable~0 .extended_lut = "off";
defparam \addr_control|wr_enable~0 .lut_mask = 64'h005500FF00550055;
defparam \addr_control|wr_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \addr_control|Mux52~0 (
// Equation(s):
// \addr_control|Mux52~0_combout  = ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|counter_op[1]~DUPLICATE_q  & (!\addr_control|counter_op [0] $ ((!\addr_control|counter_op [2])))) # (\addr_control|counter_op[1]~DUPLICATE_q  & 
// (((!\addr_control|counter_op [2]) # (\addr_control|wr_enable~q )))) ) )

	.dataa(!\addr_control|counter_op [0]),
	.datab(!\addr_control|counter_op [2]),
	.datac(!\addr_control|wr_enable~q ),
	.datad(!\addr_control|counter_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux52~0 .extended_lut = "off";
defparam \addr_control|Mux52~0 .lut_mask = 64'h0000000066CF66CF;
defparam \addr_control|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \addr_control|Mux122~0 (
// Equation(s):
// \addr_control|Mux122~0_combout  = ( !\addr_control|state [1] & ( ((\addr_control|state [2] & ((!\addr_control|state [0] & (\addr_control|Mux52~0_combout )) # (\addr_control|state [0] & ((\addr_control|wr_enable~0_combout )))))) ) ) # ( \addr_control|state 
// [1] & ( (!\addr_control|state [0] & ((((!\addr_control|state [2])) # (\addr_control|Mux94~0_combout )))) # (\addr_control|state [0] & (((!\addr_control|state [2] & ((\addr_control|wr_enable~0_combout ))) # (\addr_control|state [2] & 
// (\addr_control|wr_enable~1_combout ))))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|wr_enable~1_combout ),
	.datac(!\addr_control|Mux94~0_combout ),
	.datad(!\addr_control|state [2]),
	.datae(!\addr_control|state [1]),
	.dataf(!\addr_control|wr_enable~0_combout ),
	.datag(!\addr_control|Mux52~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux122~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux122~0 .extended_lut = "on";
defparam \addr_control|Mux122~0 .lut_mask = 64'h000AAA1B005FFF1B;
defparam \addr_control|Mux122~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N1
dffeas \addr_control|wr_enable (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux122~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|wr_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|wr_enable .is_wysiwyg = "true";
defparam \addr_control|wr_enable .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0000000077777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h3333333300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h5F5FFFFF5F5FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0555055505550555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h555A555A555A555A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hF0F0F0F0FCF0FCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFFFFFF5FFF5FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h003F003F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~65 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~65_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~65 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~65 .lut_mask = 64'h0000FF0000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~69 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~69_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~69 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000000008000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0F0F0F0F1B1B1B1B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000000002000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h0555055504770477;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h00030003000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF08008DFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h440C440C44004400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h0000000044444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hF0F0F0F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .lut_mask = 64'h3333335333333303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h0001000100450045;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N25
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 64'h33223322330A330A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h1010101000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 64'h1F1F1F1FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000010100001111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0004000400040004;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N58
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N46
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N37
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h00330033CCFFCCFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h0505001105055511;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h03030303CFCFCFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N49
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h4747474747474747;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h03030303CFCFCFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N34
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .lut_mask = 64'h11111111DDDDDDDD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h3030303035303030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h5555555555555555;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h4747474747474747;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000040400000404;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~10 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~10 .lut_mask = 64'h0000000004440444;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 64'h0EF00EF00EF00EF0;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N59
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~10_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h000F000FFFA0FFA0;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~10_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 64'h5546554655465546;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000004040404;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .lut_mask = 64'h00FF10FFFFFFFFFF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N37
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~69_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~65_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N13
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h70007000F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0004F0F40404F4F4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .lut_mask = 64'h0000555500005555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h111F111F111F111F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hFF0FFF0F0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hF55FF55F55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hD555D5557FFF7FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'hD57F55FF55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h0D000D0000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h80B080B0C020C020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000040000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0004000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h5070507038303830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 64'h55335533553F553F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 .lut_mask = 64'h1111111155555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h040C070FF4FCF7FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'hC084C08420E020E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'hFD88FD886A806A80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h1111111111511111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N46
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N49
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[16] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FF0000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N53
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[17] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4]~feeder (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4]~feeder_combout  = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4]~feeder .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0004000400040004;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w[3] .lut_mask = 64'h0000010000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w[3] .lut_mask = 64'h0004000400000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w[3] .lut_mask = 64'h0000200000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N51
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w[3] .lut_mask = 64'h0080008000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X1_Y5_N16
dffeas \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N21
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w[3] .lut_mask = 64'h0000004000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16])) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w[3] .lut_mask = 64'h0000404000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout  = \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N34
dffeas \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w[3] .lut_mask = 64'h0000040000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N57
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w[3] .lut_mask = 64'h0000000000800080;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h303F0505303FF5F5;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N51
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout  = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N52
dffeas \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w[3] .lut_mask = 64'h0000004000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0 .lut_mask = 64'h0040004000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w[3] .lut_mask = 64'h0000000001000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0 .lut_mask = 64'h0010001000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w[3] .lut_mask = 64'h0000010000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0 .lut_mask = 64'h0010001000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w[3] .lut_mask = 64'h0000000100000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] 
// & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0 .lut_mask = 64'h0001000100000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a192~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a200~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a208~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a216~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h505F3030505F3F3F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder_combout  = \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N55
dffeas \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3383w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3383w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3383w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3383w[3] .lut_mask = 64'h0000000200000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3765w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3765w[3]~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3765w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3765w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3765w[3]~0 .lut_mask = 64'h0004000400000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3765w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w[3] .lut_mask = 64'h0100000000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w[3] .lut_mask = 64'h0008000800000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w[3] .lut_mask = 64'h0000000000080000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0 .lut_mask = 64'h0200020000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "00007FFFFFF00003C8001FFFFFFFFC000000000005FFFFFFFFFFFFFFFFF97C7FFFFFFC000000000000017FFFFFF00001C0003FFFFFFFFA000000000002FFFFFFFFFFFFFFFFF97FFFFFFFFE00000000000000FFFFFFFC0001C0003FFFFFFFF80000000000017FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000002FFFFFFFC000000001FFFFFFFFC0000000000007FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000002FFFFFFFC000000001FFFFFFFF80000000000003FFFFFFFFFFFFFFFF97FFFFFFFFF80000000000007FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000003FFFFFFF8000000001FFFFFFFF000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "00000000001FFFFFFFFFFFFFFFF97FFFFFFFFF40000000000003FFFFFFFE000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF97FFFFFFFFFC0000000000007FFFFFFFE000000005FFFFFFF800000000000000FFFFFFFFFFFFFFFF97FFFFFFFFFA000000000000FFFFFFFFC000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFF97FFFFFFFFFA000000000000FFFFFFFFC000000005FFFFFFF800000000000001FFFFFFFFFFFFFFFF97FFFFFFFFFD000000000000FFFFFFFFC000000003FFFFFFF400000000000001FFFFFFFFFFFFFFFF97FFFFFFFFFE000000000001FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "FFFFFFF800000000003FFFFFFFFE000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFF800000000007FFFFFFFFC000000003FFFFFFE8000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFF800000000001FFFFFFFFE00000000BFFFFFFF0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFF400000000003FFFFFFFFE00000000FFFFFFFF0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFC00000000003FFFFFFFFC000000007FFFFFFF0000000000000003FFFFFFFFFFFFFFF97FFFFFFFFFF800000000007FFFFFFFF8000000003FFFFFFC0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFE00000000007FFFFFFFF40000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "00005FFFFFFE0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFD0000000000FFFFFFFFE8000000001FFFFFFC0000000000000001FFFFFFFFA00000010000003FFFFD0000000001FFFFFFFFE8000000002FFFFFFA0000000000000003FFFFFFFF800000050000001FFFFF0000000001FFFFFFFFC00000000017FFFFFE0000000000000000FFFFFFFF800000000000001FFFFF8000000005FFFFFFFF800000000007FFFFFA0000000000000002FFFFFFFF800000000000000FFFFF0000000003FFFFFFFF800000000003FFFFFA0000000000000002FFFFFFFFC00000000000001FFFFF4000000003FFFFFFFF000000000003FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w[3] .lut_mask = 64'h0000000000100000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w[3] .lut_mask = 64'h0000000010001000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N12
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w[3] .lut_mask = 64'h0000000040000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0 .lut_mask = 64'h2020000000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N27
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w[3] .lut_mask = 64'h0000001000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w[3] .lut_mask = 64'h0000000010001000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w[3] .lut_mask = 64'h0000000000080000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N3
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16])) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0 .lut_mask = 64'h0000000050000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "07FFFFFFFFFFC00000000000007FFFFFFFFFFFE0000000005FFFFFFFFFF4003FFFFFFFFFFFFFFF8007FFFFFFFFFFE40000000000003FFFFFFFFFFFE000000000AFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000003FFFFFFFFFFFF9000000055FFFFFFFFFF800FFFFFFFFFFFFFFFFC00FFFFFFFFFFFF80000000000007FFFFFFFFFFFFA00000001FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFFE000000000003FFFFFFFFFFFFF500000007FFFFFFFFFFFD007FFFFFFFFFFFFFFFD007FFFFFFFFFFFE800000000002FFFFFFFFFFFFFE0000001FFFFFFFFFFFFD00FFFFFFFFFFFFFFFFD01FFFFFFFFFFFFF000000000005FFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "FFFFFFFFA000002FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF80000000000BFFFFFFFFFFFFFF480000BFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF400000000015FFFFFFFFFFFFFFF70003FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE83FFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFFFFE8D61FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFF64000000003FFFFFFFFFFFFFFFFFC83FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFC7FF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE4000000FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFD000003FFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000FFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFCC030FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF597FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N33
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w[3] .lut_mask = 64'h0000000100000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] 
// & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w[3] .lut_mask = 64'h0000000001000100;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w[3] .lut_mask = 64'h0000000001000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N9
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0 .lut_mask = 64'h0004000400000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h3500350F35F035FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N15
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w[3] .lut_mask = 64'h0000000040000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout  = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0 .lut_mask = 64'h0000000080008000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w[3] .lut_mask = 64'h0000000000004000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N45
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [17] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w[3] .lut_mask = 64'h0040004000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w[3] .lut_mask = 64'h0000000010000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N57
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout  = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0 .lut_mask = 64'h0000000008000800;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "FFFFFFFFFFFFFFFFFFE2BFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFBFFFFFFFFFFFD07F3FFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFB00017FFFFFFFFFFFFFFFFFFFFE00FFFFFFC00000000000000013FFFFF0FFFFFFFFDBFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFC01FFFFFFCFFFFFFFFFFFFFFFF7FFFFF8FFFFFFFFEFFFFFFFFFFFA000001FFFFFFFFFFFFFFFFFFFFC40FFFFFFC00000000000000017FFFFF05FFFFFFE0FFFFFFFFFFD80000009FFFFFFFFFFFFFFFFFFFCF87FFFFFE0000000000000001FFFFFF01BFFFFFB0FFFFFFFFFE800000003FFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "FFFFFFFFFFFD78FFFFFFD0000000000000002FFFFFF817FFFFFC07FFFFFFFFF8000000017FFFFFFFFFFFFFFFFFF1FAFFFFFFE8000000000000002FFFFFF007FFFFF817FFFFFFFFC0000000004FFFFFFFFFFFFFFFFFF87EFFFFFFF0000000000000003FFFFFF80BFFFFA417FFFFFFFF9000000000BFFFFFFFFFFFFFFFFFF8FCFFFFFFF8000000000000003FFFFFF801FFFE4017FFFFFFFF000000000007FFFFFFFFFFFFFFFFF978FFFFFFF0000000000000003FFFFFFC003FFE000FFFFFFFFF400000000007FFFFFFFFFFFFFFFFF97E7FFFFFFC00000000000000BFFFFFF4003FF0001FFFFFFFFF000000000003FFFFFFFFFFFFFFFFF978FFFFFFFA0000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w[3] .lut_mask = 64'h0000001000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w[3] .lut_mask = 64'h0000000004000400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N27
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h447744770C0C3F3F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w[3] .lut_mask = 64'h8000800000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\addr_control|wr_enable~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w[3] .lut_mask = 64'h0000000040000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w[3] .lut_mask = 64'h4000400000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w[3] .lut_mask = 64'h0000040000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w[3] .lut_mask = 64'h0000000040004000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w[3] .lut_mask = 64'h0000000040000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout  = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0 .lut_mask = 64'h0000000080008000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "FFFF800000000000001FFFFFC00000000FFFFFFFFD400000000000FFFFFC0000000000000000FFFFFFFFC00000000000000FFFFFC00000000FFFFFFFFA0000000000007FFFF80000000000000001FFFFFFFF800000000000001FFFFF8000000007FFFFFFFE0000000000003FFFF80000000000000000FFFFFFFF800000000000000FFFFFC00000000FFFFFFFFA0000000000007FFFFC0000000000000001FFFFFFFFC00000000000000FFFFFD00000002FFFFFFFE80000000000001FFFFC0000000000000001FFFFFFFF800000000000001FFFFFE00000002FFFFFFFC00000000000004FFFF80000000000000001FFFFFFFFE00000000000000FFFFFE0000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "5FFFFFFF8000000000000017FFF80000000000000001FFFFFFFFC00000000000001FFFFFF00000007FFFFFFFC000000000000007FFF80000000000000001FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE2000000000000017FFFA0000000000000000FFFFFFFFD00000000000003FFFFFFC000000BFFFFFFF8000000000000001FFF80000000000000001FFFFFFFFE00000000000005FFFFFF8000000FFFFFFFC0000000000000003FFFE0000000000000001FFFFFFFFE00000000000005FFFFFF80000007FFFFFFAA0000000000000007FFC0000000000000003FFFFFFFFE00000000000003FFFFFFC000001FFFFFFFFCA00000000000005FFFE0000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "000000000003FFFFFFFFE80000000000003FFFFFFE000000FFFFFFFFFE500000000000E5BFFF0000000000000007FFFFFFFFE80000000000007FFFFFFE000001FFFFFFFFFFE080000000703FFFFE0000000000000001FFFFFFFFF0000000000000FFFFFFFE800001FFFFFFFFFFFF7400000A1FFFFFFE0000000000000005FFFFFFFFF40000000000007FFFFFFF800005FFFFFFFFFFFFFC000073FFFFFFFF0000000000000003FFFFFFFFFC000000000000FFFFFFFF000007FFFFFFFFFFFFF800003FFFFFFFFF0000000000000003FFFFFFFFFA000000000003FFFFFFFFC0000FFFFFFFFFFFFFFA0000FFFFFFFFFE0000000000000007FFFFFFFFFE0000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "03FFFFFFFF80000FFFFFFFFFFFFFFC00007FFFFFFFFF8000000000000007FFFFFFFFFF000000000005FFFFFFFF80000FFFFFFFFFFFFFFF0001FFFFFFFFFF400000000000001FFFFFFFFFFF000000000003FFFFFFFFD00007FFFFFFFFFFFFFF00013FFFFFFFFF8000000000000003FFFFFFFFFF000000000003FFFFFFFFC0000FFFFFFFFFFFFFFEC001FFFFFFFFFF800000000000002FFFFFFFFFFF800000000017FFFFFFFFF0003FFFFFFFFFFFFFFF0001FFFFFFFFFFA00000000000002FFFFFFFFFFF80000000000FFFFFFFFFE8001FFFFFFFFFFFFFFF8003FFFFFFFFFFE00000000000007FFFFFFFFFFF40000000002FFFFFFFFFF0005FFFFFFFFFFFFFFF40";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h5353000F5353F0FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h02075257A2A7F2F7;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a193~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a209~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a201~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a217~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h5353535300F00FFF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h03440377CF44CF77;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w[3] .lut_mask = 64'h0000000000000010;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w[3] .lut_mask = 64'h0000000000020002;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w[3] .lut_mask = 64'h0000000000080000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w[3] .lut_mask = 64'h0000000000800080;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w[3] .lut_mask = 64'h0000000000000008;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w[3] .lut_mask = 64'h0000000000080008;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N57
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w[3] .lut_mask = 64'h0000000200000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N51
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w [3] = ( !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w[3] .lut_mask = 64'h0002000200000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_first_bit_number = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N51
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a204~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a212~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a220~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a196~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h04340737C4F4C7F7;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h4700473347CC47FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .lut_mask = 64'h0344CF440377CF77;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .lut_mask = 64'h505F3030505F3F3F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "00007FFFFFF80007F0000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FEFFFFFFFE00000000000000FFFFFFF8000380001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFFC000180001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000003FFFFFFF8000000003FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFF8000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000003FFFFFFFC000000001FFFFFFFE000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "00000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFFC000000001FFFFFFFC00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000001FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "FFFFFFE000000000003FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000001FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC00000000007FFFFFFFFE00000000FFFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000000FFFFFFFFFC000000007FFFFFFC0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000000FFFFFFFFFC0000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "00007FFFFFFC0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000001FFFFFFFFF8000000003FFFFFFE0000000000000003FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFE0000000000FFFFFFC0000000000000001FFFFFFFFC00000000000001FFFFE0000000003FFFFFFFFC0000000000FFFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFC00000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000003FFFFFFFF800000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF8000000003FFFFFFFF000000000003FFFFF80000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\addr_control|wr_enable~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "FFFFC00000000000001FFFFFC000000007FFFFFFFF000000000000FFFFF80000000000000000FFFFFFFFC00000000000001FFFFFC00000000FFFFFFFFE000000000000FFFFF80000000000000000FFFFFFFF800000000000001FFFFFE00000000FFFFFFFF80000000000007FFFF80000000000000000FFFFFFFF800000000000000FFFFFC00000001FFFFFFFF00000000000007FFFF80000000000000000FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFF00000000000003FFFF80000000000000000FFFFFFFFC00000000000001FFFFFE00000003FFFFFFFE00000000000000FFFF80000000000000000FFFFFFFFC00000000000001FFFFFF0000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "1FFFFFFFC00000000000000FFFFC0000000000000000FFFFFFFFE00000000000001FFFFFF00000003FFFFFFFC000000000000007FFFC0000000000000001FFFFFFFFC00000000000003FFFFFF80000003FFFFFFF8000000000000007FFFC0000000000000001FFFFFFFFC00000000000001FFFFFFC0000007FFFFFFE0000000000000003FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC000000FFFFFFFC0000000000000000FFFE0000000000000001FFFFFFFFF00000000000003FFFFFFE000000FFFFFFFE80000000000000007FFE0000000000000003FFFFFFFFE00000000000007FFFFFFC000001FFFFFFFFE400000000000000FFFC0000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "000000000001FFFFFFFFF00000000000007FFFFFFE000000FFFFFFFFFF20000000000033FFFE0000000000000001FFFFFFFFF80000000000007FFFFFFE000003FFFFFFFFFFF90000000009FFFFFE0000000000000003FFFFFFFFF00000000000007FFFFFFF000001FFFFFFFFFFFFD80000067FFFFFFF0000000000000007FFFFFFFFF8000000000000FFFFFFFF000003FFFFFFFFFFFFFC00001FFFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF800003FFFFFFFFFFFFFC00003FFFFFFFFF0000000000000007FFFFFFFFFC000000000001FFFFFFFFC00007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE0000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "03FFFFFFFFC0000FFFFFFFFFFFFFFC0000FFFFFFFFFF0000000000000007FFFFFFFFFE000000000003FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFE000000000003FFFFFFFFC0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF800000000007FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF800000000007FFFFFFFFE0001FFFFFFFFFFFFFFF0001FFFFFFFFFFE00000000000001FFFFFFFFFFF80000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000001FFFFFFFFFFFE0000000003FFFFFFFFFF8003FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h470047CC473347FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "03FFFFFFFFFFF00000000000003FFFFFFFFFFFF0000000003FFFFFFFFFF8003FFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000003FFFFFFFFFFFF0000000007FFFFFFFFFFC007FFFFFFFFFFFFFFF8003FFFFFFFFFFF8000000000000FFFFFFFFFFFFF800000000FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFC00000001FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFF00000007FFFFFFFFFFFC01FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFE000000000003FFFFFFFFFFFFFF0000000FFFFFFFFFFFFE00FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000003FFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "FFFFFFFFE000000FFFFFFFFFFFFE01FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFE000003FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFA0002FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFF4017FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFEFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFA000002FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF80000BFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X8_Y13_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .lut_mask = 64'h00FF333355550F0F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6037FFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFA0002FFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF7FFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC01FFFFFFC00000000000000007FFFFF1FFFFFFFF8FFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFF808FFFFFFE0000000000000000FFFFFF03FFFFFFF8FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFC7C7FFFFFE0000000000000001FFFFFF83FFFFFFC07FFFFFFFFFE00000001FFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "FFFFFFFFFFFCF87FFFFFF0000000000000001FFFFFF807FFFFFC07FFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8F8FFFFFFE0000000000000003FFFFFF807FFFFF00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000001FFFFFF000FFFF800FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000003FFFFFF000FFFF800FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FCFFFFFFF8000000000000003FFFFFF8001FFC001FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFF8FCFFFFFFFC000000000000007FFFFFF8001FFC000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FC7FFFFFFC0000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .lut_mask = 64'h0F330F330055FF55;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .lut_mask = 64'h048C159D26AE37BF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFE7FFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFC00FFFFFFC0000000000000000FFFFFF0FFFFFFFFC7FFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFC70FFFFFFC0000000000000000FFFFFF07FFFFFFF07FFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFF8F8FFFFFFE0000000000000000FFFFFF01FFFFFFE0FFFFFFFFFFC00000001FFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "FFFFFFFFFFF8FCFFFFFFE0000000000000001FFFFFF00FFFFFF80FFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFF8FC7FFFFFF0000000000000001FFFFFF003FFFFE00FFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FC7FFFFFF0000000000000003FFFFFF801FFFFC00FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000003FFFFFF8007FFF000FFFFFFFFF80000000000FFFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000007FFFFFF8003FFE000FFFFFFFFF800000000007FFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000007FFFFFF8000FF8001FFFFFFFFF000000000007FFFFFFFFFFFFFFFFF8FCFFFFFFFC0000000000";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .lut_mask = 64'h05AF222205AF7777;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "03FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFF8003FFFFFFFFFFF00000000000007FFFFFFFFFFFF0000000007FFFFFFFFFF8007FFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000007FFFFFFFFFFFF800000000FFFFFFFFFFFC007FFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFC00000001FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC000000000001FFFFFFFFFFFFFE00000003FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFC000000000001FFFFFFFFFFFFFF80000007FFFFFFFFFFFE01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000003FFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "FFFFFFFFC000001FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFF000007FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFCFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "0000FFFFFFF80007E0001FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000000FFFFFFF80001C0001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000000FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000003FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFFC000000003FFFFFFFE000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "00000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFFC000000003FFFFFFFE00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "FFFFFFF000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC00000000007FFFFFFFFC000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000000FFFFFFFFF80000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "00003FFFFFFE0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000000FFFFFFFFF0000000001FFFFFFC0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000001FFFFFFFFF0000000001FFFFFFC0000000000000001FFFFFFFF800000000000000FFFFF0000000001FFFFFFFFE0000000000FFFFFFC0000000000000001FFFFFFFF800000000000000FFFFF0000000003FFFFFFFFC00000000007FFFFFC0000000000000001FFFFFFFF800000000000000FFFFF8000000003FFFFFFFF800000000003FFFFFC0000000000000001FFFFFFFF800000000000000FFFFF8000000007FFFFFFFF000000000001FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .lut_mask = 64'h00FF555533330F0F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\addr_control|wr_enable~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "FFFF800000000000000FFFFF8000000007FFFFFFFE000000000001FFFFFC0000000000000001FFFFFFFF800000000000000FFFFFC000000007FFFFFFFC000000000000FFFFFC0000000000000001FFFFFFFFC00000000000000FFFFFC00000000FFFFFFFFC0000000000007FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFE00000000FFFFFFFF80000000000003FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFE00000001FFFFFFFF00000000000001FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF0000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "3FFFFFFFC00000000000000FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF80000003FFFFFFF8000000000000007FFFC0000000000000001FFFFFFFFE00000000000001FFFFFF80000007FFFFFFF0000000000000003FFFC0000000000000001FFFFFFFFE00000000000003FFFFFF80000007FFFFFFF0000000000000001FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE0000000000000001FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC000000FFFFFFFF0000000000000000FFFC0000000000000001FFFFFFFFF00000000000003FFFFFFE000000FFFFFFFFF8000000000000007FFE0000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "000000000003FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFFFC000000000000FFFFE0000000000000003FFFFFFFFF00000000000007FFFFFFF000001FFFFFFFFFFFE0000000007FFFFFE0000000000000003FFFFFFFFF8000000000000FFFFFFFF000003FFFFFFFFFFFFE0000001FFFFFFFE0000000000000003FFFFFFFFF8000000000000FFFFFFFF800003FFFFFFFFFFFFF800003FFFFFFFFF0000000000000007FFFFFFFFFC000000000000FFFFFFFF800007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFC000000000001FFFFFFFF800007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFC0000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "01FFFFFFFFC00007FFFFFFFFFFFFFE00007FFFFFFFFF800000000000000FFFFFFFFFFE000000000003FFFFFFFFC0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF000000000007FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF000000000007FFFFFFFFE0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF80000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFFC0000000001FFFFFFFFFF0003FFFFFFFFFFFFFFF0003FFFFFFFFFFE00000000000003FFFFFFFFFFFC0000000001FFFFFFFFFF0003FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .lut_mask = 64'h0F3300550F33FF55;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .lut_mask = 64'h00530F53F053FF53;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3383w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3765w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_address_width = 10;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_data_width = 10;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_last_address = 1023;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_address_width = 10;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_data_width = 10;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_last_address = 1023;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w7_n7_mux_dataout~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w7_n7_mux_dataout~0_combout  = ( \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a231~PORTBDATAOUT0  & ( 
// !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ( !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a231~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w7_n7_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w7_n7_mux_dataout~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w7_n7_mux_dataout~0 .lut_mask = 64'h0000AAAA00000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w7_n7_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X4_Y9_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .lut_mask = 64'h0503F50305F3F5F3;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .lut_mask = 64'h3500350F35F035FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_first_bit_number = 7;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N39
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a223~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a215~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a207~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a199~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .lut_mask = 64'h050511BBAFAF11BB;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w7_n7_mux_dataout~0_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datac(gnd),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .lut_mask = 64'h008855DD22AA77FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~10_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11 .lut_mask = 64'h5555FFFF5557FFFF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w6_n7_mux_dataout~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w6_n7_mux_dataout~0_combout  = ( \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a230~PORTBDATAOUT0  & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a230~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w6_n7_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w6_n7_mux_dataout~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w6_n7_mux_dataout~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w6_n7_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .lut_mask = 64'h4700473347CC47FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X9_Y14_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h30053F0530F53FF5;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_first_bit_number = 6;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a214~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a222~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a206~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a198~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .lut_mask = 64'h021346578A9BCEDF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w6_n7_mux_dataout~0_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datac(gnd),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .lut_mask = 64'h008822AA55DD77FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N38
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w5_n7_mux_dataout~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w5_n7_mux_dataout~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a229~PORTBDATAOUT0 ) ) )

	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a229~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w5_n7_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w5_n7_mux_dataout~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w5_n7_mux_dataout~0 .lut_mask = 64'h0C0C00000C0C0000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w5_n7_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a213~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a221~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a197~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a205~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w5_n7_mux_dataout~0_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .lut_mask = 64'h5533000F5533FF0F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "01FFFFFFFFFFE00000000000007FFFFFFFFFFFE0000000007FFFFFFFFFF0003FFFFFFFFFFFFFFF8003FFFFFFFFFFE00000000000007FFFFFFFFFFFF800000000BFFFFFFFFFFC003FFFFFFFFFFFFFFF8007FFFFFFFFFFF80000000000007FFFFFFFFFFFF4000000017FFFFFFFFFF800FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC0000000000017FFFFFFFFFFFFE00000002FFFFFFFFFFFC007FFFFFFFFFFFFFFFE007FFFFFFFFFFFC000000000001FFFFFFFFFFFFFE00000003FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000003FFFFFFFFFFFFFF0000000FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFE000000000007FFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "FFFFFFFF8000003FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE80000000000BFFFFFFFFFFFFFFF80000BFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFFFE6033FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFD0000000005FFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFE800000000BFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFC7FF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE800007FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA72FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N21
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .lut_mask = 64'h272700AA272755FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "FFFFC00000000000000FFFFFC000000007FFFFFFFE000000000000FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF800000000FFFFFFFFE0000000000007FFFFC0000000000000000FFFFFFFF800000000000001FFFFFC000000007FFFFFFF8000000000000BFFFFC0000000000000000FFFFFFFFC00000000000000FFFFFE00000000FFFFFFFF80000000000003FFFFC0000000000000000FFFFFFFF800000000000001FFFFFF00000000FFFFFFFE00000000000003FFFFC0000000000000000FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFD00000000000000FFFFC0000000000000001FFFFFFFFE00000000000001FFFFFF8000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "3FFFFFFFE000000000000007FFF80000000000000001FFFFFFFFC00000000000003FFFFFF00000007FFFFFFF800000000000000BFFF80000000000000000FFFFFFFFC00000000000003FFFFFF00000003FFFFFFF8000000000000003FFFC0000000000000000FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE0000000000000003FFFE0000000000000003FFFFFFFFE00000000000001FFFFFF8000000FFFFFFFE0000000000000001FFFC0000000000000003FFFFFFFFE00000000000007FFFFFFC0000007FFFFFFC4000000000000000FFFE0000000000000003FFFFFFFFE00000000000007FFFFFFE000000FFFFFFFFD200000000000001FFFC0000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "000000000001FFFFFFFFE00000000000003FFFFFFF000001FFFFFFFFFE90000000000055FFFC0000000000000003FFFFFFFFF0000000000000FFFFFFFE000001FFFFFFFFFFF48000000012FFFFFF0000000000000003FFFFFFFFF80000000000007FFFFFFF800003FFFFFFFFFFFFB000000ABFFFFFFE0000000000000003FFFFFFFFFC000000000000FFFFFFFF000007FFFFFFFFFFFFFC00006FFFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF000003FFFFFFFFFFFFF800003FFFFFFFFE0000000000000003FFFFFFFFFC000000000000FFFFFFFFC00007FFFFFFFFFFFFFE00007FFFFFFFFF800000000000000FFFFFFFFFFE0000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "03FFFFFFFF80000FFFFFFFFFFFFFFC0000FFFFFFFFFF0000000000000007FFFFFFFFFF000000000001FFFFFFFFC00007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE000000000003FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF00000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF00000000000FFFFFFFFFE0003FFFFFFFFFFFFFFF8003FFFFFFFFFFC00000000000003FFFFFFFFFFF80000000000FFFFFFFFFF8003FFFFFFFFFFFFFFF8001FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000001FFFFFFFFFF8007FFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\addr_control|wr_enable~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .lut_mask = 64'h021346578A9BCEDF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED8DBFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF7FFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC02FFFFFFDFFFFFFFFFFFFFFFEFFFFFE1FFFFFFFFFFFFFFFFFFFFD000001FFFFFFFFFFFFFFFFFFFFC01FFFFFFA00000000000000007FFFFF07FFFFFFFE7FFFFFFFFFF40000007FFFFFFFFFFFFFFFFFFF880FFFFFFE00000000000000007FFFFF83FFFFFFE8FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFC78FFFFFFC0000000000000001FFFFFF00FFFFFFC07FFFFFFFFF800000002FFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "FFFFFFFFFFF8787FFFFFE0000000000000000FFFFFF01FFFFFF00FFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFCFCFFFFFFF0000000000000001FFFFFF807FFFFF007FFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFDF87FFFFFF8000000000000003FFFFFF003FFFFE01FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFDF87FFFFFF0000000000000007FFFFFF800FFFE801FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFDF87FFFFFFC000000000000003FFFFFF0007FFC001FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFDF87FFFFFFC00000000000000FFFFFFF8001FF0000FFFFFFFFF000000000003FFFFFFFFFFFFFFFFFDFE7FFFFFF80000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N15
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h0434C4F40737C7F7;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 5;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "00007FFFFFFC000BF0001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFFDFDFFFFFFFE000000000000007FFFFFFC0003E0000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFFDFFFFFFFFFC00000000000001FFFFFFF8000000001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFFDFFFFFFFFFE00000000000000FFFFFFFC000000003FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFF00000000000001FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFF80000000000003FFFFFFFC000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFFDFFFFFFFFFF00000000000007FFFFFFF8000000001FFFFFFFF000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "00000000001FFFFFFFFFFFFFFFFDFFFFFFFFFF80000000000003FFFFFFF8000000003FFFFFFFC00000000000003FFFFFFFFFFFFFFFFDFFFFFFFFFFC000000000000FFFFFFFFE000000001FFFFFFFE00000000000001FFFFFFFFFFFFFFFFDFFFFFFFFFF8000000000000FFFFFFFFE000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFFDFFFFFFFFFFC0000000000007FFFFFFFC000000007FFFFFFFC00000000000001FFFFFFFFFFFFFFFFDFFFFFFFFFFC000000000001FFFFFFFFE000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFFDFFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF8000000000000007FFFFFFFFFFFFFFFDFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "FFFFFFF000000000001FFFFFFFFE000000007FFFFFFF8000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF000000000007FFFFFFFFC000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFF00000000FFFFFFFF0000000000000007FFFFFFFFFFFFFFFCFFFFFFFFFFFC0000000000FFFFFFFFFC000000007FFFFFFC0000000000000001FFFFFFFFFFFFFFFCFFFFFFFFFFF80000000000FFFFFFFFFE00000000FFFFFFFE0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFFC00000000007FFFFFFFF80000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "00003FFFFFFC0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFFE0000000001FFFFFFFFF8000000003FFFFFFC0000000000000001FFFFFFFFBFFFFFFCFFFFFFEFFFFE0000000000FFFFFFFFE0000000000FFFFFFE0000000000000003FFFFFFFF800000000000000FFFFF0000000001FFFFFFFFE00000000007FFFFFE0000000000000001FFFFFFFF800000000000000FFFFF8000000003FFFFFFFF80000000000BFFFFF80000000000000000FFFFFFFF800000000000000FFFFF0000000007FFFFFFFF400000000003FFFFF80000000000000000FFFFFFFFC00000000000000FFFFF8000000003FFFFFFFF800000000003FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .lut_mask = 64'h447703034477CFCF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .lut_mask = 64'h02028A8A5757DFDF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N56
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N45
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w4_n7_mux_dataout~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w4_n7_mux_dataout~0_combout  = ( \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a228~PORTBDATAOUT0  & ( 
// (!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(gnd),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a228~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w4_n7_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w4_n7_mux_dataout~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w4_n7_mux_dataout~0 .lut_mask = 64'h00000000CC00CC00;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w4_n7_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w4_n7_mux_dataout~0_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h0C440C773F443F77;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "00007FFFFFF8000BD0000FFFFFFFFD000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000001FFFFFFFC0003E0000FFFFFFFFA000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000000FFFFFFFC000080002FFFFFFFFC000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000000FFFFFFFC000000003FFFFFFFF80000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFFC000000003FFFFFFFE80000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFF8000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFF8000000003FFFFFFFC000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "00000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF40000000000007FFFFFFFE000000003FFFFFFFC00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000003FFFFFFF8000000003FFFFFFF800000000000002FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFE000000001FFFFFFFC00000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFFC000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFE000000003FFFFFFF8000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF000000000000000FFFFFFFFFFFFFFFF8FFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "FFFFFFE000000000001FFFFFFFFC000000003FFFFFFE000000000000000BFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFC000000003FFFFFFF0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000007FFFFFFFFF00000000BFFFFFFF0000000000000003FFFFFFFFFFFFFFF87FFFFFFFFFF400000000007FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFFC00000000003FFFFFFFFF00000000FFFFFFFF0000000000000003FFFFFFFFFFFFFFF97FFFFFFFFFFC0000000000FFFFFFFFFA000000003FFFFFFE0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFE0000000001FFFFFFFFFC0000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "00003FFFFFFC0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFE0000000000FFFFFFFFF0000000003FFFFFFE0000000000000003FFFFFFFFFFFFFFF97FFFFFEFFFFE0000000000FFFFFFFFE0000000001FFFFFFE0000000000000001FFFFFFFFC00000000000000FFFFE0000000001FFFFFFFFC00000000017FFFFF80000000000000002FFFFFFFFC00000000000000FFFFE0000000001FFFFFFFFA00000000007FFFFFE0000000000000001FFFFFFFFC00000000000000FFFFF0000000007FFFFFFFF800000000003FFFFF80000000000000000FFFFFFFF800000000000000FFFFF4000000007FFFFFFFE800000000001FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 64'h0145236789CDABEF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\addr_control|wr_enable~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "FFFFC00000000000001FFFFF800000000BFFFFFFFF000000000001FFFFFC0000000000000000FFFFFFFFC00000000000000FFFFF800000000FFFFFFFFC0000000000017FFFF80000000000000001FFFFFFFFC00000000000001FFFFFE00000001FFFFFFFF80000000000007FFFF80000000000000001FFFFFFFF800000000000001FFFFFE00000001FFFFFFFF00000000000003FFFF80000000000000001FFFFFFFF800000000000001FFFFFF00000000FFFFFFFE80000000000003FFFF80000000000000001FFFFFFFFA00000000000000FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000000FFFFFFFFC00000000000002FFFFFE0000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "1FFFFFFFA000000000000017FFF80000000000000001FFFFFFFFE00000000000003FFFFFF00000003FFFFFFFC000000000000007FFFC0000000000000000FFFFFFFFC00000000000001FFFFFFC0000003FFFFFFF0000000000000003FFFA0000000000000003FFFFFFFFE00000000000001FFFFFF8000000BFFFFFFE0000000000000003FFFC0000000000000000FFFFFFFFD00000000000003FFFFFF8000000FFFFFFFC0000000000000000FFFC0000000000000003FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFCE000000000000001FFFC0000000000000001FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFF5000000000000027FFE0000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "000000000001FFFFFFFFF80000000000003FFFFFFF000001FFFFFFFFFFA000000000009EFFFC0000000000000003FFFFFFFFF0000000000000FFFFFFFF000001FFFFFFFFFFF900000000387FFFFC0000000000000005FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFFFFFD0000010DFFFFFFF0000000000000003FFFFFFFFF00000000000017FFFFFFF000003FFFFFFFFFFFFF800007FFFFFFFFF0000000000000003FFFFFFFFF8000000000000FFFFFFFFC00003FFFFFFFFFFFFF800007FFFFFFFFF0000000000000003FFFFFFFFFA000000000001FFFFFFFF80000BFFFFFFFFFFFFFE0000BFFFFFFFFF800000000000000FFFFFFFFFFE0000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "01FFFFFFFF800007FFFFFFFFFFFFFE0000FFFFFFFFFF0000000000000007FFFFFFFFFC000000000007FFFFFFFFC00007FFFFFFFFFFFFFF00007FFFFFFFFFC00000000000000FFFFFFFFFFF000000000003FFFFFFFFE0001FFFFFFFFFFFFFFF0000FFFFFFFFFFC00000000000000FFFFFFFFFFF00000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0000FFFFFFFFFFC00000000000001FFFFFFFFFFF40000000000FFFFFFFFFF0003FFFFFFFFFFFFFFE0000FFFFFFFFFFC00000000000003FFFFFFFFFFFC0000000000FFFFFFFFFE0001FFFFFFFFFFFFFFF8001FFFFFFFFFFE00000000000001FFFFFFFFFFFC0000000001FFFFFFFFFF8001FFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h227705052277AFAF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "FFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF777FFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFD0004FFFFFFFFFFFFFFFFFFFFFC01FFFFFFE00000000000000017FFFFE7FFFFFFFFDFFFFFFFFFFFC80000DFFFFFFFFFFFFFFFFFFFFA00FFFFFFDFFFFFFFFFFFFFFFEFFFFFE9FFFFFFFFE7FFFFFFFFFF80000017FFFFFFFFFFFFFFFFFFFC397FFFFFC0000000000000001FFFFFF0FFFFFFFF0FFFFFFFFFFE8000000BFFFFFFFFFFFFFFFFFFF8F8FFFFFFC0000000000000000FFFFFF03FFFFFFF0FFFFFFFFFFC00000002FFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "FFFFFFFFFFF8FC7FFFFFE0000000000000000FFFFFF807FFFFF00FFFFFFFFFF4000000017FFFFFFFFFFFFFFFFFFD7C7FFFFFE0000000000000003FFFFFF801FFFFD00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF878FFFFFFF8000000000000003FFFFFF800FFFFC00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF87CFFFFFFF8000000000000007FFFFFF8003FFF001FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000007FFFFFF0003FFF000FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFF8F8FFFFFFFC000000000000003FFFFFF40017F0000FFFFFFFFE000000000007FFFFFFFFFFFFFFFFF8FAFFFFFFFE0000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .lut_mask = 64'h04268CAE15379DBF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "07FFFFFFFFFFE00000000000007FFFFFFFFFFFC0000000005FFFFFFFFFFC003FFFFFFFFFFFFFFF8007FFFFFFFFFFE00000000000007FFFFFFFFFFFE8000000007FFFFFFFFFF800FFFFFFFFFFFFFFFFC007FFFFFFFFFFF0000000000000FFFFFFFFFFFFFC000000007FFFFFFFFFF8007FFFFFFFFFFFFFFFA00FFFFFFFFFFFF0000000000000FFFFFFFFFFFFFA00000003FFFFFFFFFFFC007FFFFFFFFFFFFFFFC00FFFFFFFFFFFF8000000000000FFFFFFFFFFFFFD00000001FFFFFFFFFFFC01FFFFFFFFFFFFFFFFE017FFFFFFFFFFFE000000000001FFFFFFFFFFFFFF4000000FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000005FFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "FFFFFFFF8000003FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFE800007FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF400000000017FFFFFFFFFFFFFFFB00047FFFFFFFFFFFFF81FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFA0000000003FFFFFFFFFFFFFFFFFB06FFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFE93FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF0000000017FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFC7FF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFE40001FFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 4;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.datac(gnd),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .lut_mask = 64'h1100BB0011FFBBFF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N5
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w3_n7_mux_dataout~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w3_n7_mux_dataout~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ( 
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a227~PORTBDATAOUT0  & ( !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] ) ) )

	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a227~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w3_n7_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w3_n7_mux_dataout~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w3_n7_mux_dataout~0 .lut_mask = 64'h00000000CCCC0000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w3_n7_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h0F3355000F3355FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a195~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a211~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a219~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a203~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h4700473347CC47FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w3_n7_mux_dataout~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "03FFFFFFFFFFF00000000000005FFFFFFFFFFFE0000000001FFFFFFFFFF8003FFFFFFFFFFFFFFF8007FFFFFFFFFFE8000000000000FFFFFFFFFFFFE0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFF800000000FFFFFFFFFFFA00FFFFFFFFFFFFFFFFA00BFFFFFFFFFFF0000000000000FFFFFFFFFFFFFA00000000FFFFFFFFFFFE01FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC000000000000FFFFFFFFFFFFFF00000005FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE017FFFFFFFFFFFC000000000001FFFFFFFFFFFFFF8000001BFFFFFFFFFFFC00FFFFFFFFFFFFFFFFD01FFFFFFFFFFFFC000000000007FFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "FFFFFFFFC000003FFFFFFFFFFFFE02FFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFE00000DFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFC00000000017FFFFFFFFFFFFFFF40002FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFA0000000003FFFFFFFFFFFFFFFFFB8CBFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFF55FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFE8000000003FFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFCFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE40001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC018FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1247FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h404C434F707C737F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "00007FFFFFF00003F8001FFFFFFFFE000000000005FFFFFFFFFFFFFFFFF47C7FFFFFFC00000000000000FFFFFFFC000680001FFFFFFFFC000000000002FFFFFFFFFFFFFFFFF47FFFFFFFFD00000000000001FFFFFFF8000080000FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFE00000000000003FFFFFFF8000000000FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFF00000000000003FFFFFFF8000000001FFFFFFFF0000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFE00000000000001FFFFFFFC000000001FFFFFFFF00000000000003FFFFFFFFFFFFFFFF47FFFFFFFFF00000000000005FFFFFFFC000000003FFFFFFFC000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "00000000007FFFFFFFFFFFFFFFF47FFFFFFFFF40000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF47FFFFFFFFF80000000000007FFFFFFFC000000007FFFFFFFC00000000000002FFFFFFFFFFFFFFFF47FFFFFFFFFA000000000000FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFFFFFFFFE000000000000FFFFFFFFC000000007FFFFFFF000000000000001FFFFFFFFFFFFFFFF47FFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFFFFFFFFE000000000002FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "FFFFFFE000000000003FFFFFFFFE000000007FFFFFFF000000000000000BFFFFFFFFFFFFFFF47FFFFFFFFFF800000000003FFFFFFFFC000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF47FFFFFFFFFF800000000001FFFFFFFFE000000003FFFFFFE0000000000000007FFFFFFFFFFFFFFF4FFFFFFFFFFF400000000003FFFFFFFFC00000000BFFFFFFF0000000000000001FFFFFFFFFFFFFFF5FFFFFFFFFFF800000000007FFFFFFFFD000000007FFFFFFE0000000000000005FFFFFFFFFFFFFFF5FFFFFFFFFFFA0000000000FFFFFFFFFE00000000BFFFFFFC0000000000000003FFFFFFFFFFFFFFF5FFFFFFFFFFFC0000000000FFFFFFFFF00000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "00005FFFFFFC0000000000000003FFFFFFFFFFFFFFFD7FFFFFFFFFFE0000000000FFFFFFFFF8000000001FFFFFFE0000000000000001FFFFFFFF9FFFFFF0FFFFFFDFFFFE0000000002FFFFFFFFF0000000001FFFFFFE0000000000000002FFFFFFFFC00000000000000FFFFE0000000003FFFFFFFFF00000000007FFFFFC0000000000000003FFFFFFFFC00000000000000FFFFF8000000003FFFFFFFF80000000000FFFFFFC0000000000000002FFFFFFFFC00000000000000FFFFF8000000001FFFFFFFF000000000005FFFFFC0000000000000000FFFFFFFF800000000000001FFFFF4000000003FFFFFFFE800000000003FFFFFC0000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h333355550F0F00FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "FFFF800000000000000FFFFFC00000000BFFFFFFFC000000000001FFFFF80000000000000000FFFFFFFFC00000000000000FFFFFE000000007FFFFFFFE0000000000007FFFFC0000000000000001FFFFFFFF800000000000001FFFFFC000000007FFFFFFFC000000000000FFFFF80000000000000001FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFF40000000000001FFFF80000000000000001FFFFFFFF800000000000000FFFFFF00000000FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFF800000000000003FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFFA00000000000003FFFFFF8000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "3FFFFFFFE000000000000007FFF80000000000000001FFFFFFFFC00000000000003FFFFFF00000005FFFFFFF000000000000000FFFFA0000000000000001FFFFFFFFC00000000000003FFFFFF80000007FFFFFFF8000000000000005FFF80000000000000001FFFFFFFFE00000000000001FFFFFFC000000BFFFFFFF0000000000000003FFFA0000000000000001FFFFFFFFF00000000000007FFFFFFE0000007FFFFFFC0000000000000000FFFC0000000000000003FFFFFFFFE00000000000007FFFFFFC0000007FFFFFFD8000000000000000FFFE0000000000000001FFFFFFFFF00000000000007FFFFFFC000001FFFFFFFFA600000000000000FFFE0000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "000000000003FFFFFFFFF0000000000000FFFFFFFD000001FFFFFFFFFD1800000000006F7FFC0000000000000003FFFFFFFFF8000000000000BFFFFFFF000000FFFFFFFFFFE4C0000000783FFFFE0000000000000005FFFFFFFFF8000000000000FFFFFFFF000001FFFFFFFFFFFF3C0000013FFFFFFE0000000000000003FFFFFFFFF80000000000017FFFFFFF000005FFFFFFFFFFFFFC000037FFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF800007FFFFFFFFFFFFFE00007FFFFFFFFE800000000000000FFFFFFFFFFA000000000002FFFFFFFF80000BFFFFFFFFFFFFFE0000BFFFFFFFFF8000000000000003FFFFFFFFFE0000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "03FFFFFFFFE0000FFFFFFFFFFFFFFC00007FFFFFFFFF8000000000000007FFFFFFFFFC000000000003FFFFFFFFE0001FFFFFFFFFFFFFFE0001FFFFFFFFFF8000000000000017FFFFFFFFFF000000000003FFFFFFFFC0000FFFFFFFFFFFFFFE0001FFFFFFFFFFC00000000000001FFFFFFFFFFE800000000003FFFFFFFFC0001FFFFFFFFFFFFFFE0001FFFFFFFFFFC00000000000000FFFFFFFFFFF80000000001FFFFFFFFFE0002FFFFFFFFFFFFFFF8003FFFFFFFFFFC00000000000000FFFFFFFFFFFC0000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFFC0000000002FFFFFFFFFF8003FFFFFFFFFFFFFFFC0";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\addr_control|wr_enable~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N45
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h0F3355000F3355FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "FFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF5F1FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF3FFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFE01FFFFFFA00000000000000017FFFFF1FFFFFFFFFBFFFFFFFFFFE000005FFFFFFFFFFFFFFFFFFFFA01FFFFFFC00000000000000017FFFFE07FFFFFFF8FFFFFFFFFFF2000003FFFFFFFFFFFFFFFFFFFFC317FFFFFC0000000000000000FFFFFE8FFFFFFFF07FFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFCF07FFFFFD0000000000000001FFFFFF03FFFFFFF0FFFFFFFFFF800000003FFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "FFFFFFFFFFF9787FFFFFF0000000000000003FFFFFF807FFFFF80FFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFF97CFFFFFFF0000000000000001FFFFFF801FFFFF81FFFFFFFFFF8000000003FFFFFFFFFFFFFFFFFF4FCFFFFFFE0000000000000001FFFFFF001FFFFA007FFFFFFFFE0000000001FFFFFFFFFFFFFFFFFF4FA7FFFFFF0000000000000005FFFFFF000BFFF001FFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFF47A7FFFFFF8000000000000007FFFFFF8005FF9000FFFFFFFFF80000000000FFFFFFFFFFFFFFFFFF47CFFFFFFFC000000000000007FFFFFF0002FF0000FFFFFFFFE800000000007FFFFFFFFFFFFFFFFF47CFFFFFFFC0000000000";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 3;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h470047CC473347FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h014589CD2367ABEF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h02028A8A5757DFDF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N33
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w2_n7_mux_dataout~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w2_n7_mux_dataout~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ( 
// !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ( \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a226~PORTBDATAOUT0  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a226~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w2_n7_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w2_n7_mux_dataout~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w2_n7_mux_dataout~0 .lut_mask = 64'h0F0F000000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w2_n7_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3262w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3643w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3272w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3653w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3663w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3251w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y14_N51
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3373w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3755w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3363w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3745w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3724w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y1_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3353w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3735w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a218~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a210~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a194~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a202~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h03CF111103CFDDDD;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w2_n7_mux_dataout~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "FFFF800000000000001FFFFFC00000000FFFFFFFFE000000000003FFFFF80000000000000001FFFFFFFFC00000000000001FFFFFE00000000FFFFFFFFE0000000000007FFFFC0000000000000001FFFFFFFFC00000000000000FFFFFE00000000FFFFFFFF80000000000007FFFFC0000000000000000FFFFFFFFC00000000000001FFFFFD00000001FFFFFFFF80000000000005FFFFC0000000000000000FFFFFFFFE00000000000000FFFFFC00000002FFFFFFFE00000000000003FFFFC0000000000000001FFFFFFFFA00000000000001FFFFFF00000000FFFFFFFD00000000000003FFFF80000000000000000FFFFFFFFE00000000000002FFFFFF0000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "1FFFFFFF8000000000000007FFFE0000000000000000FFFFFFFFE00000000000002FFFFFF80000005FFFFFFF0000000000000007FFFE0000000000000002FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFF8000000000000007FFFE0000000000000001FFFFFFFFE00000000000003FFFFFF8000000FFFFFFFE0000000000000001FFFE0000000000000001FFFFFFFFD00000000000005FFFFFFE0000007FFFFFFE0000000000000002FFFE0000000000000002FFFFFFFFE00000000000001FFFFFFC0000007FFFFFFC0000000000000000FFFE0000000000000001FFFFFFFFE00000000000007FFFFFFF000000FFFFFFFFFA00000000000000BFFC0000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "000000000003FFFFFFFFF00000000000003FFFFFFE000003FFFFFFFFFC280000000001F1FFFF0000000000000003FFFFFFFFF80000000000007FFFFFFF000001FFFFFFFFFFEC400000002B3FFFFE0000000000000003FFFFFFFFF0000000000000FFFFFFFF800003FFFFFFFFFFFF0C00002F0FFFFFFE0000000000000007FFFFFFFFFC0000000000007FFFFFFF000001FFFFFFFFFFFFFC000027FFFFFFFE0000000000000007FFFFFFFFFC000000000001FFFFFFFFC00003FFFFFFFFFFFFF800003FFFFFFFFE8000000000000003FFFFFFFFFE000000000002FFFFFFFFC00003FFFFFFFFFFFFF80000FFFFFFFFFE800000000000000FFFFFFFFFFE0000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "01FFFFFFFF80000FFFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE000000000005FFFFFFFFE0001FFFFFFFFFFFFFFF00007FFFFFFFFF0000000000000017FFFFFFFFFE000000000007FFFFFFFFC0001FFFFFFFFFFFFFFF0000FFFFFFFFFF800000000000001FFFFFFFFFFF00000000000BFFFFFFFFF0002FFFFFFFFFFFFFFE0000FFFFFFFFFFE00000000000000FFFFFFFFFFFC0000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFF800000000000003FFFFFFFFFFF80000000000FFFFFFFFFE0001FFFFFFFFFFFFFFF8001FFFFFFFFFFD00000000000003FFFFFFFFFFFA0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\addr_control|wr_enable~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "FFFFFFFFFFFFFFFFFFE2BFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF65CDFFFFFFFFFFFFFFFFFFFFFD0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFBFFFFFFFFFFFF00047FFFFFFFFFFFFFFFFFFFFC03FFFFFFA0000000000000001FFFFFE6FFFFFFFFEFFFFFFFFFFFD80000DFFFFFFFFFFFFFFFFFFFF800FFFFFFE00000000000000017FFFFE8FFFFFFFF8FFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFC607FFFFFC0000000000000001FFFFFE0FFFFFFFF4FFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFF8787FFFFFE0000000000000001FFFFFF01FFFFFF907FFFFFFFFF800000000FFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "FFFFFFFFFFFCF8FFFFFFE0000000000000001FFFFFF00FFFFFF40FFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFF4FC7FFFFFF0000000000000001FFFFFF009FFFFC817FFFFFFFFF000000000BFFFFFFFFFFFFFFFFFFCFE7FFFFFE8000000000000007FFFFFF803FFFFE017FFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFCF8FFFFFFF8000000000000007FFFFFF0017FFF401FFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFC78FFFFFFF0000000000000007FFFFFF4007FFF000FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFC7EFFFFFFF800000000000000FFFFFFF00017FC001FFFFFFFFF00000000000BFFFFFFFFFFFFFFFFFC7C7FFFFFF80000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "01FFFFFFFFFFC00000000000007FFFFFFFFFFFF0000000003FFFFFFFFFF0007FFFFFFFFFFFFFFF4003FFFFFFFFFFE80000000000003FFFFFFFFFFFE800000000FFFFFFFFFFF800FFFFFFFFFFFFFFFF800BFFFFFFFFFFF8000000000000FFFFFFFFFFFFF000000001FFFFFFFFFFFC007FFFFFFFFFFFFFFF8007FFFFFFFFFFF4000000000000FFFFFFFFFFFFFA00000000FFFFFFFFFFF8017FFFFFFFFFFFFFFFC007FFFFFFFFFFFE000000000000FFFFFFFFFFFFFE00000001FFFFFFFFFFFE00FFFFFFFFFFFFFFFFC01FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFE80000003FFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFD000000000003FFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "FFFFFFFFA000001FFFFFFFFFFFFE01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF80000000000BFFFFFFFFFFFFFFD800009FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFD0000FFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFD8A7FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFD0000000001FFFFFFFFFFFFFFFFFC0BFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFB7FF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "FFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFE00000004FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEC000001BFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE80000BFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF9C01AFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 2;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "0000FFFFFFF4000BE8000FFFFFFFFD000000000005FFFFFFFFFFFFFFFFFC7FFFFFFFFC00000000000001FFFFFFFC000680002FFFFFFFFE000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFC00000000000000FFFFFFFC000040002FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFC7FFFFFFFFD00000000000000FFFFFFFC000000001FFFFFFFF4000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFE00000000000003FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFC7FFFFFFFFE00000000000001FFFFFFFC000000003FFFFFFFF00000000000003FFFFFFFFFFFFFFFFC7FFFFFFFFF00000000000003FFFFFFFA000000001FFFFFFFE000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "00000000003FFFFFFFFFFFFFFFFC7FFFFFFFFFC0000000000003FFFFFFFC000000001FFFFFFFC00000000000003FFFFFFFFFFFFFFFFC7FFFFFFFFFC000000000000BFFFFFFFC000000005FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFE000000000000FFFFFFFF8000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFFC7FFFFFFFFFC0000000000017FFFFFFFE000000007FFFFFFF400000000000001FFFFFFFFFFFFFFFFC7FFFFFFFFFD000000000001FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFD000000000001FFFFFFFFE000000007FFFFFFF000000000000000FFFFFFFFFFFFFFFFC7FFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "FFFFFFF000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFF800000000003FFFFFFFFF00000000BFFFFFFE0000000000000003FFFFFFFFFFFFFFFC7FFFFFFFFFF800000000007FFFFFFFFE00000000FFFFFFFF0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFF000000000007FFFFFFFFD00000000FFFFFFFC0000000000000003FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000005FFFFFFFFFFFFFFFDFFFFFFFFFFFE00000000007FFFFFFFF8000000003FFFFFFE0000000000000001FFFFFFFFFFFFFFFDFFFFFFFFFFFE00000000017FFFFFFFF80000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "00003FFFFFFE0000000000000001FFFFFFFFFFFFFFFD7FFFFFFFFFFF0000000000FFFFFFFFF8000000001FFFFFFE0000000000000001FFFFFFFFA00000098000002FFFFC0000000000FFFFFFFFE0000000000FFFFFFC0000000000000003FFFFFFFF800000080000001FFFFE0000000000FFFFFFFFC00000000007FFFFFC0000000000000000FFFFFFFF800000000000001FFFFF0000000003FFFFFFFFA00000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFC00000000001FFFFFE0000000000000000FFFFFFFFC00000000000000FFFFF0000000003FFFFFFFF000000000003FFFFFC0000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h02028A8A5757DFDF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w1_n7_mux_dataout~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w1_n7_mux_dataout~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ( 
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a225~PORTBDATAOUT0  & ( !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a225~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w1_n7_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w1_n7_mux_dataout~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w1_n7_mux_dataout~0 .lut_mask = 64'h00000000F0F00000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w1_n7_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w1_n7_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h04C434F407C737F7;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datac(gnd),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h008822AA55DD77FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N47
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w0_n7_mux_dataout~0 (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w0_n7_mux_dataout~0_combout  = ( !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ( 
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224~PORTBDATAOUT0  & ( !\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] ) ) )

	.dataa(gnd),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a224~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w0_n7_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w0_n7_mux_dataout~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w0_n7_mux_dataout~0 .lut_mask = 64'h00000000CCCC0000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w0_n7_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3683w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3693w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3703w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3673w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h05052277AFAF2277;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|mux7|l2_w0_n7_mux_dataout~0_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 64'h440C443F770C773F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3551w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3079w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3458w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3119w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3498w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "00005FFFFFF8004EC3001FFFFFFFFF6000000000177FFFFFFFFFFFFFFFF87EBFFFFFF800000000000000FFFFFFF0000780000FFFFFFFEC000000000002FFFFFFFFFFFFFFFFF87BFFFFFFF600000000000000FFFFFFFC000080001FFFFFFFE90000000000013FFFFFFFFFFFFFFFF87FFFFFFFFE00000000000006FFFFFFF8000260000FFFFFFFD40000000000017FFFFFFFFFFFFFFFF87FFFFFFFFE800000000000027FFFFFF8000100001FFFFFFFD8000000000000FFFFFFFFFFFFFFFFF87FFFFFFFFE80000000000007FFFFFFFC000000001FFFFFFFE00000000000012FFFFFFFFFFFFFFFF87FFFFFFFFD00000000000001FFFFFFFA000000003FFFFFFFF000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "0000000001FFFFFFFFFFFFFFFFF87FFFFFFFFF80000000000007FFFFFFF8000000005FFFFFFFC00000000000003FFFFFFFFFFFFFFFF87FFFFFFFFFC0000000000007FFFFFFFC000000001FFFFFFF800000000000002FFFFFFFFFFFFFFFF87FFFFFFFFFE0000000000027FFFFFFFE000000001FFFFFFE800000000000001BFFFFFFFFFFFFFFF87FFFFFFFFFC0000000000037FFFFFFFC000000007FFFFFFEC00000000000000BFFFFFFFFFFFFFFF87FFFFFFFFFD000000000001BFFFFFFFC000000003FFFFFFFC000000000000037FFFFFFFFFFFFFFF87FFFFFFFFFD000000000000FFFFFFFFE000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF87FFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "FFFFFFF800000000003FFFFFFFFC000000003FFFFFFE0000000000000003FFFFFFFFFFFFFFF87FFFFFFFFFF8000000000037FFFFFFFE00000000FFFFFFFEC00000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFC000000003FFFFFFF0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFC00000000FFFFFFFD0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFF800000000007FFFFFFFFD000000007FFFFFFF0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFA00000000027FFFFFFFF8800000003FFFFFFD0000000000000001FFFFFFFFFFFFFFF87FFFFFFFFFFA00000000007FFFFFFFF00000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "00011FFFFFFE8000000000000001FFFFFFFFFFFFFFF5FFFFFFFFFFFC0000000000FFFFFFFFEA000000008FFFFFFE0000000000000003FFFFFFFF8000001140000037FFFE0000000005FFFFFFFFA0000000007BFFFFF80000000000000003FFFFFFFFC00000010000000FFFFF00000000017FFFFFFFC00000000067FFFFFA0000000000000000FFFFFFFFC00000080000000FFFFF0000000003FFFFFFFF800000000027FFFFFC0000000000000000FFFFFFFFC00000000000001FFFFD0000000001FFFFFFFD0000000000137FFFFA0000000000000001FFFFFFFF800000000000001FFFFF0000000003FFFFFFFF000000000008FFFFFA0000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3211w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3591w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h350035F0350F35FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3201w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3581w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3109w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "FFFFC00000000000000FFFFFC000000023FFFFFFFE000000000004BFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF800000002FFFFFFFF8800000000001FFFFF80000000000000000FFFFFFFF800000000000000FFFFFC000000017FFFFFFED0000000000027FFFFC0000000000000000FFFFFFFF800000000000000FFFFFF800000013FFFFFFF400000000000077FFF80000000000000000FFFFFFFFC00000000000001FFFFFD00000000FFFFFFFFA00000000000027FFFC0000000000000001FFFFFFFFC00000000000001FFFFFFC0000003FFFFFFFC40000000000003BFFFC0000000000000000FFFFFFFFA00000000000001FFFFFE0000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "1FFFFFFEE000000000000035FFF80000000000000000FFFFFFFFE00000000000002FFFFFF00000005FFFFFFF900000000000006FFFF80000000000000002FFFFFFFFC00000000000001FFFFFF40000013FFFFFFFA0000000000000007FFA0000000000000003FFFFFFFFD00000000000003FFFFFF80000007FFFFFFA400000000000000AFFF80000000000000000FFFFFFFFD00000000000005FFFFFF8000002DFFFFFFF0000000000000006BFFA0000000000000000FFFFFFFFD00000000000003FFFFFFE0000007FFFFFFAB000000000000010FFFE0000000000000003FFFFFFFFE40000000000013FFFFFFE0000007FFFFFFBD1840000000000063FFE0000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "000000000001FFFFFFFFE8000000000000BFFFFFF900000AFFFFFFFFFEE8200000000110FFFF0000000000000005FFFFFFFFF0000000000000FFFFFFFE000001FFFFFFFFFFF542000000E77FFFFD0000000000000001FFFFFFFFF8000000000002FFFFFFFC800003FFFFFFFFFFFFC200005EEF9FFFFE0000000000000015FFFFFFFFFC0000000000017FFFFFFD800015FFFFFFFFFFFFF8000047FFFFFFFE4000000000000017FFFFFFFFFC000000000001FFFFFFFF400016FFFFFFFFFFFFE800007BFFFFFFFE000000000000001BFFFFFFFFFC000000000002FFFFFFFFC0000FFFFFFFFFFFFFFA80007FFFFFFFFF8000000000000007FFFFFFFFFC8000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "007FFFFFFEE0000FFFFFFFFFFFFFFE8000FFFFFFFFFF800000000000000FFFFFFFFFFD000000000003FFFFFFFF880017FFFFFFFFFFFFFE0001FFFFFFFFFF8000000000000007FFFFFFFFFE000000000007FFFFFFFFC0000BFFFFFFFFFFFFFF00017FFFFFFFFF4000000000000017FFFFFFFFFFA0000000000BFFFFFFFFF4000FFFFFFFFFFFFFFE0003BFFFFFFFFFA00000000000002BFFFFFFFFFF800000000007FFFFFFFFE4002FFFFFFFFFFFFFFF0002FFFFFFFFFFE00000000000003FFFFFFFFFFEA0000000000FFFFFFFFFEC0017FFFFFFFFFFFFFF8003FFFFFFFFFFD00000000000003FFFFFFFFFFFC00000000027FFFFFFFFD8007FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\addr_control|wr_enable~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3441w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3160w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3540w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3191w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3571w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3099w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "01FFFFFFFFFF840000000000004FFFFFFFFFFF940000000067FFFFFFFFF8013FFFFFFFFFFFFFFF8005FFFFFFFFFFE0000000000003BFFFFFFFFFFFB8000000023FFFFFFFFFF000FFFFFFFFFFFFFFFF800BFFFFFFFFFFF8000000000002FFFFFFFFFFFFDC00000000DFFFFFFFFFF9027FFFFFFFFFFFFFFF800FFFFFFFFFFFF8000000000000FFFFFFFFFFFFFA00000000BFFFFFFFFFF4007FFFFFFFFFFFFFFFE005FFFFFFFFFFE8000000000001FFFFFFFFFFFFFC20000031FFFFFFFFFFF5013FFFFFFFFFFFFFFFD01FFFFFFFFFFFF6000000000001FFFFFFFFFFFFFFC000001FFFFFFFFFFFF801DFFFFFFFFFFFFFFFD01BFFFFFFFFFFF90000000000057FFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "FFFFFFFFF400003FFFFFFFFFFFFF40FFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFD8800837FFFFFFFFFFFE81FFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF900000000047FFFFFFFFFFFFFFF000017FFFFFFFFFFFFF05FFFFFFFFFFFFFFFFE81FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFEF047BFFFFFFFFFFFFF46FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFD00000000157FFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFF3000000063FFFFFFFFFFFFFFFFFFD6FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFEC7FFFFFFFFFFFFFDE800000017FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFA7FF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFD60000006BFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFE400000177FFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDA0000255FFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED80A41FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8601CEFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFCE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3139w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3518w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3231w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3611w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h350035F0350F35FF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3221w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3601w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3181w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3129w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "FFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFD6AFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFC2BBFFFFFFFFFFFFFFFFFFFFFF8B7FFFFFFFFFFFFFFFFFFFFFFBFFFFFB7FFFFFFFBFFFFFFFFFFE7280016FFFFFFFFFFFFFFFFFFFFE00FFFFFFA00000000000000017FFFFF5BFFFFFFFE3FFFFFFFFFEC840188FFFFFFFFFFFFFFFFFFFFB04FFFFFFFFFFFFFFFFFFFFFFF7FFFFE14FFFFFFDCFFFFFFFFFFBE40001A6FFFFFFFFFFFFFFFFFFF83D7FFFFF800000000000000017FFFFF81FFFFFFF47FFFFFFFFFD0000000D7FFFFFFFFFFFFFFFFFF871FFFFFFF0000000000000000FFFFFE10DFFFFE96FFFFFFFFFDE40000010BFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "FFFFFFFFFFF0ECFFFFFF80000000000000003FFFFFF80FFFFFF417FFFFFFFFFC000000007FFFFFFFFFFFFFFFFFF9FC7FFFFFF0000000000000000FFFFFF821FFFFE917FFFFFFFFA200000002DFFFFFFFFFFFFFFFFFF07A7FFFFFE8000000000000003FFFFFF008DFFF8807FFFFFFFFD0000000010FFFFFFFFFFFFFFFFFF9FE7FFFFFF0000000000000007FFFFFF8003FFE800FFFFFFFFF80000000009BFFFFFFFFFFFFFFFFF87E7FFFFFF000000000000000FFFFFFF8025BFF001FFFFFFFFD800000000025FFFFFFFFFFFFFFFFF87C7FFFFFE8000000000000009FFFFFF4000DB8001FFFFFFFFA40000000000EFFFFFFFFFFFFFFFFF87CFFFFFFFA0000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3089w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "imagem_output.mif";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "memory_block:memory_to_img|altsyncram:altsyncram_component|altsyncram_ojq1:auto_generated|altsyncram_21h2:altsyncram1|ALTSYNCRAM";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 230400;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h0C0C44773F3F4477;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .lut_mask = 64'h1111111111B111B1;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hAA00AA00A000A000;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N22
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h00EE00000EE00000;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N11
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h00FF11EE00F010E0;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N17
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0000000001010101;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h0E000E00E000E000;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0010001000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h0A080A08A080A080;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h08BA08BA06260626;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h90909090000A000A;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h0101010184848484;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h00CC555500C05050;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 .lut_mask = 64'h0303030347CF47CF;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N31
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h900C900C110C110C;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h000E000EEE0EEE0E;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N43
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0E000E000EEE0EEE;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N46
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N27
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0A5F0A5F084C084C;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N28
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h0F550F550F550F55;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N8
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h05550F0FC5550F0F;
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h2222222288888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1 .lut_mask = 64'h000F000F444F444F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h00AA00AA22882288;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h5556555600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h002A00AA00AA02A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hAA002A00AA00AA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h0A020A020A020A02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h4411441144114411;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h800080AA000000AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h000F000F777F777F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h222222220A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h202020202A2A2A2A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h000A000A000A220A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'h08000F0000000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hF0F05050F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hFFFFFFFF05373737;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N0
cyclonev_lcell_comb \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w[3] (
// Equation(s):
// \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w [3] = ( \memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( 
// !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [17] & (!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w[3] .extended_lut = "off";
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w[3] .lut_mask = 64'h0000800000000000;
defparam \memory_to_img|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3062w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \DATA_OUT[2]~0 (
// Equation(s):
// \DATA_OUT[2]~0_combout  = ( !last_instruction[2] & ( (\addr_control|done~q  & (last_instruction[0] & (\uc_state.READ_AND_WRITE~q  & !last_instruction[1]))) ) )

	.dataa(!\addr_control|done~q ),
	.datab(!last_instruction[0]),
	.datac(!\uc_state.READ_AND_WRITE~q ),
	.datad(!last_instruction[1]),
	.datae(gnd),
	.dataf(!last_instruction[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_OUT[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_OUT[2]~0 .extended_lut = "off";
defparam \DATA_OUT[2]~0 .lut_mask = 64'h0100010000000000;
defparam \DATA_OUT[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N4
dffeas \DATA_OUT[0]~reg0 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_OUT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_OUT[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_OUT[0]~reg0 .is_wysiwyg = "true";
defparam \DATA_OUT[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N49
dffeas \DATA_OUT[1]~reg0 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_OUT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_OUT[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_OUT[1]~reg0 .is_wysiwyg = "true";
defparam \DATA_OUT[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \DATA_OUT[2]~reg0feeder (
// Equation(s):
// \DATA_OUT[2]~reg0feeder_combout  = ( \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_OUT[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_OUT[2]~reg0feeder .extended_lut = "off";
defparam \DATA_OUT[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_OUT[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \DATA_OUT[2]~reg0 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_OUT[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_OUT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_OUT[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_OUT[2]~reg0 .is_wysiwyg = "true";
defparam \DATA_OUT[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N37
dffeas \DATA_OUT[3]~reg0 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_OUT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_OUT[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_OUT[3]~reg0 .is_wysiwyg = "true";
defparam \DATA_OUT[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N58
dffeas \DATA_OUT[4]~reg0 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_OUT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_OUT[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_OUT[4]~reg0 .is_wysiwyg = "true";
defparam \DATA_OUT[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N28
dffeas \DATA_OUT[5]~reg0 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_OUT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_OUT[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_OUT[5]~reg0 .is_wysiwyg = "true";
defparam \DATA_OUT[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \DATA_OUT[6]~reg0feeder (
// Equation(s):
// \DATA_OUT[6]~reg0feeder_combout  = ( \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_OUT[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_OUT[6]~reg0feeder .extended_lut = "off";
defparam \DATA_OUT[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_OUT[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N26
dffeas \DATA_OUT[6]~reg0 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_OUT[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_OUT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_OUT[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_OUT[6]~reg0 .is_wysiwyg = "true";
defparam \DATA_OUT[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N54
cyclonev_lcell_comb \DATA_OUT[7]~reg0feeder (
// Equation(s):
// \DATA_OUT[7]~reg0feeder_combout  = ( \memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_to_img|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_OUT[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_OUT[7]~reg0feeder .extended_lut = "off";
defparam \DATA_OUT[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_OUT[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N55
dffeas \DATA_OUT[7]~reg0 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_OUT[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_OUT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_OUT[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_OUT[7]~reg0 .is_wysiwyg = "true";
defparam \DATA_OUT[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( \Selector38~0_combout  & ( (\FLAG_DONE~reg0_q  & !\uc_state.READ_AND_WRITE~q ) ) ) # ( !\Selector38~0_combout  & ( (\uc_state.READ_AND_WRITE~q ) # (\FLAG_DONE~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FLAG_DONE~reg0_q ),
	.datad(!\uc_state.READ_AND_WRITE~q ),
	.datae(gnd),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h0FFF0FFF0F000F00;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = ( !\uc_state.ALGORITHM~q  & ( (((\Selector38~1_combout ))) ) ) # ( \uc_state.ALGORITHM~q  & ( (!last_instruction[2] & (last_instruction[1] & (\addr_control|done~q  & (last_instruction[0] & !\ENABLE~input_o )))) ) )

	.dataa(!last_instruction[2]),
	.datab(!last_instruction[1]),
	.datac(!\addr_control|done~q ),
	.datad(!last_instruction[0]),
	.datae(!\uc_state.ALGORITHM~q ),
	.dataf(!\ENABLE~input_o ),
	.datag(!\Selector38~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "on";
defparam \Selector38~2 .lut_mask = 64'h0F0F00020F0F0000;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N14
dffeas \FLAG_DONE~reg0 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLAG_DONE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLAG_DONE~reg0 .is_wysiwyg = "true";
defparam \FLAG_DONE~reg0 .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll0|pll_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\pll0|pll_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N30
cyclonev_lcell_comb \vga_out|Add1~37 (
// Equation(s):
// \vga_out|Add1~37_sumout  = SUM(( \vga_out|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_out|Add1~38  = CARRY(( \vga_out|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~37_sumout ),
	.cout(\vga_out|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~37 .extended_lut = "off";
defparam \vga_out|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_out|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N24
cyclonev_lcell_comb \vga_out|Equal6~0 (
// Equation(s):
// \vga_out|Equal6~0_combout  = ( !\vga_out|v_counter [4] & ( (!\vga_out|v_counter [2] & (!\vga_out|v_counter [6] & (!\vga_out|v_counter [7] & !\vga_out|v_counter [8]))) ) )

	.dataa(!\vga_out|v_counter [2]),
	.datab(!\vga_out|v_counter [6]),
	.datac(!\vga_out|v_counter [7]),
	.datad(!\vga_out|v_counter [8]),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal6~0 .extended_lut = "off";
defparam \vga_out|Equal6~0 .lut_mask = 64'h8000800000000000;
defparam \vga_out|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N0
cyclonev_lcell_comb \vga_out|Add0~1 (
// Equation(s):
// \vga_out|Add0~1_sumout  = SUM(( \vga_out|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_out|Add0~2  = CARRY(( \vga_out|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~1_sumout ),
	.cout(\vga_out|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~1 .extended_lut = "off";
defparam \vga_out|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \vga_out|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N15
cyclonev_lcell_comb \vga_out|Add0~5 (
// Equation(s):
// \vga_out|Add0~5_sumout  = SUM(( \vga_out|h_counter [5] ) + ( GND ) + ( \vga_out|Add0~30  ))
// \vga_out|Add0~6  = CARRY(( \vga_out|h_counter [5] ) + ( GND ) + ( \vga_out|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~5_sumout ),
	.cout(\vga_out|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~5 .extended_lut = "off";
defparam \vga_out|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N18
cyclonev_lcell_comb \vga_out|Add0~33 (
// Equation(s):
// \vga_out|Add0~33_sumout  = SUM(( \vga_out|h_counter [6] ) + ( GND ) + ( \vga_out|Add0~6  ))
// \vga_out|Add0~34  = CARRY(( \vga_out|h_counter [6] ) + ( GND ) + ( \vga_out|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~33_sumout ),
	.cout(\vga_out|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~33 .extended_lut = "off";
defparam \vga_out|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N20
dffeas \vga_out|h_counter[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[6] .is_wysiwyg = "true";
defparam \vga_out|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N21
cyclonev_lcell_comb \vga_out|Add0~21 (
// Equation(s):
// \vga_out|Add0~21_sumout  = SUM(( \vga_out|h_counter [7] ) + ( GND ) + ( \vga_out|Add0~34  ))
// \vga_out|Add0~22  = CARRY(( \vga_out|h_counter [7] ) + ( GND ) + ( \vga_out|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~21_sumout ),
	.cout(\vga_out|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~21 .extended_lut = "off";
defparam \vga_out|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N23
dffeas \vga_out|h_counter[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[7] .is_wysiwyg = "true";
defparam \vga_out|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N24
cyclonev_lcell_comb \vga_out|Add0~25 (
// Equation(s):
// \vga_out|Add0~25_sumout  = SUM(( \vga_out|h_counter [8] ) + ( GND ) + ( \vga_out|Add0~22  ))
// \vga_out|Add0~26  = CARRY(( \vga_out|h_counter [8] ) + ( GND ) + ( \vga_out|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~25_sumout ),
	.cout(\vga_out|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~25 .extended_lut = "off";
defparam \vga_out|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N26
dffeas \vga_out|h_counter[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[8] .is_wysiwyg = "true";
defparam \vga_out|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N27
cyclonev_lcell_comb \vga_out|Add0~37 (
// Equation(s):
// \vga_out|Add0~37_sumout  = SUM(( \vga_out|h_counter [9] ) + ( GND ) + ( \vga_out|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~37 .extended_lut = "off";
defparam \vga_out|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N29
dffeas \vga_out|h_counter[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[9] .is_wysiwyg = "true";
defparam \vga_out|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N48
cyclonev_lcell_comb \vga_out|Equal1~0 (
// Equation(s):
// \vga_out|Equal1~0_combout  = ( !\vga_out|h_counter [9] & ( !\vga_out|h_counter [4] & ( !\vga_out|h_counter [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_out|h_counter [6]),
	.datad(gnd),
	.datae(!\vga_out|h_counter [9]),
	.dataf(!\vga_out|h_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal1~0 .extended_lut = "off";
defparam \vga_out|Equal1~0 .lut_mask = 64'hF0F0000000000000;
defparam \vga_out|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N42
cyclonev_lcell_comb \vga_out|Equal0~0 (
// Equation(s):
// \vga_out|Equal0~0_combout  = ( \vga_out|h_counter [1] & ( \vga_out|h_counter [3] & ( (!\vga_out|h_counter [7] & (\vga_out|h_counter [2] & !\vga_out|h_counter [8])) ) ) )

	.dataa(!\vga_out|h_counter [7]),
	.datab(!\vga_out|h_counter [2]),
	.datac(!\vga_out|h_counter [8]),
	.datad(gnd),
	.datae(!\vga_out|h_counter [1]),
	.dataf(!\vga_out|h_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal0~0 .extended_lut = "off";
defparam \vga_out|Equal0~0 .lut_mask = 64'h0000000000002020;
defparam \vga_out|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N3
cyclonev_lcell_comb \vga_out|Equal3~0 (
// Equation(s):
// \vga_out|Equal3~0_combout  = ( \vga_out|Equal0~0_combout  & ( \vga_out|h_counter [0] & ( (\vga_out|h_counter [5] & \vga_out|Equal1~0_combout ) ) ) )

	.dataa(!\vga_out|h_counter [5]),
	.datab(gnd),
	.datac(!\vga_out|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\vga_out|Equal0~0_combout ),
	.dataf(!\vga_out|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal3~0 .extended_lut = "off";
defparam \vga_out|Equal3~0 .lut_mask = 64'h0000000000000505;
defparam \vga_out|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N33
cyclonev_lcell_comb \vga_out|Equal0~1 (
// Equation(s):
// \vga_out|Equal0~1_combout  = ( \vga_out|h_counter [0] & ( \vga_out|h_counter [4] & ( \vga_out|h_counter [6] ) ) )

	.dataa(!\vga_out|h_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_out|h_counter [0]),
	.dataf(!\vga_out|h_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal0~1 .extended_lut = "off";
defparam \vga_out|Equal0~1 .lut_mask = 64'h0000000000005555;
defparam \vga_out|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N18
cyclonev_lcell_comb \vga_out|Equal0~2 (
// Equation(s):
// \vga_out|Equal0~2_combout  = (\vga_out|h_counter [5] & \vga_out|h_counter [9])

	.dataa(!\vga_out|h_counter [5]),
	.datab(gnd),
	.datac(!\vga_out|h_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal0~2 .extended_lut = "off";
defparam \vga_out|Equal0~2 .lut_mask = 64'h0505050505050505;
defparam \vga_out|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N12
cyclonev_lcell_comb \vga_out|Equal0~3 (
// Equation(s):
// \vga_out|Equal0~3_combout  = (\vga_out|Equal0~1_combout  & (\vga_out|Equal0~0_combout  & \vga_out|Equal0~2_combout ))

	.dataa(!\vga_out|Equal0~1_combout ),
	.datab(!\vga_out|Equal0~0_combout ),
	.datac(!\vga_out|Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal0~3 .extended_lut = "off";
defparam \vga_out|Equal0~3 .lut_mask = 64'h0101010101010101;
defparam \vga_out|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N24
cyclonev_lcell_comb \vga_out|h_state~18 (
// Equation(s):
// \vga_out|h_state~18_combout  = ( \vga_out|h_state~17_combout  & ( (!\vga_out|Equal3~0_combout ) # (!\vga_out|h_state.H_BACK_STATE~q ) ) ) # ( !\vga_out|h_state~17_combout  & ( (!\vga_out|Equal3~0_combout  & \vga_out|h_state.H_BACK_STATE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_out|Equal3~0_combout ),
	.datad(!\vga_out|h_state.H_BACK_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_out|h_state~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_state~18 .extended_lut = "off";
defparam \vga_out|h_state~18 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \vga_out|h_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y76_N26
dffeas \vga_out|h_state.H_BACK_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|h_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control_enable~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_state.H_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_state.H_BACK_STATE .is_wysiwyg = "true";
defparam \vga_out|h_state.H_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N57
cyclonev_lcell_comb \vga_out|h_state~20 (
// Equation(s):
// \vga_out|h_state~20_combout  = ( \vga_out|h_state.H_BACK_STATE~q  & ( (!\vga_out|Equal3~0_combout  & !\addr_control_enable~q ) ) ) # ( !\vga_out|h_state.H_BACK_STATE~q  & ( (!\addr_control_enable~q  & ((\vga_out|h_state.H_ACTIVE_STATE~q ) # 
// (\vga_out|Equal0~3_combout ))) ) )

	.dataa(!\vga_out|Equal3~0_combout ),
	.datab(!\vga_out|Equal0~3_combout ),
	.datac(!\addr_control_enable~q ),
	.datad(!\vga_out|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_out|h_state.H_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_state~20 .extended_lut = "off";
defparam \vga_out|h_state~20 .lut_mask = 64'h30F030F0A0A0A0A0;
defparam \vga_out|h_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y76_N58
dffeas \vga_out|h_state.H_ACTIVE_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|h_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_state.H_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_state.H_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_out|h_state.H_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N21
cyclonev_lcell_comb \vga_out|Equal1~1 (
// Equation(s):
// \vga_out|Equal1~1_combout  = ( \vga_out|h_counter [0] & ( !\vga_out|h_counter [5] ) )

	.dataa(!\vga_out|h_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal1~1 .extended_lut = "off";
defparam \vga_out|Equal1~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga_out|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N9
cyclonev_lcell_comb \vga_out|Equal1~2 (
// Equation(s):
// \vga_out|Equal1~2_combout  = ( \vga_out|Equal1~0_combout  & ( (\vga_out|Equal0~0_combout  & \vga_out|Equal1~1_combout ) ) )

	.dataa(gnd),
	.datab(!\vga_out|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\vga_out|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\vga_out|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal1~2 .extended_lut = "off";
defparam \vga_out|Equal1~2 .lut_mask = 64'h0000000000330033;
defparam \vga_out|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N54
cyclonev_lcell_comb \vga_out|h_state~21 (
// Equation(s):
// \vga_out|h_state~21_combout  = ( \vga_out|Equal1~2_combout  & ( (\vga_out|Equal0~3_combout  & !\vga_out|h_state.H_ACTIVE_STATE~q ) ) ) # ( !\vga_out|Equal1~2_combout  & ( ((\vga_out|Equal0~3_combout  & !\vga_out|h_state.H_ACTIVE_STATE~q )) # 
// (\vga_out|h_state.H_FRONT_STATE~q ) ) )

	.dataa(gnd),
	.datab(!\vga_out|Equal0~3_combout ),
	.datac(!\vga_out|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_out|h_state.H_FRONT_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_out|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_state~21 .extended_lut = "off";
defparam \vga_out|h_state~21 .lut_mask = 64'h30FF30FF30303030;
defparam \vga_out|h_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y76_N56
dffeas \vga_out|h_state.H_FRONT_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|h_state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control_enable~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_state.H_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_state.H_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_out|h_state.H_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N15
cyclonev_lcell_comb \vga_out|Equal2~0 (
// Equation(s):
// \vga_out|Equal2~0_combout  = (\vga_out|Equal0~1_combout  & (\vga_out|Equal0~0_combout  & (!\vga_out|h_counter [9] & !\vga_out|h_counter [5])))

	.dataa(!\vga_out|Equal0~1_combout ),
	.datab(!\vga_out|Equal0~0_combout ),
	.datac(!\vga_out|h_counter [9]),
	.datad(!\vga_out|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal2~0 .extended_lut = "off";
defparam \vga_out|Equal2~0 .lut_mask = 64'h1000100010001000;
defparam \vga_out|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N27
cyclonev_lcell_comb \vga_out|h_state~19 (
// Equation(s):
// \vga_out|h_state~19_combout  = ( \vga_out|Equal1~2_combout  & ( (!\vga_out|h_state.H_PULSE_STATE~q  & (\vga_out|h_state.H_FRONT_STATE~q )) # (\vga_out|h_state.H_PULSE_STATE~q  & ((!\vga_out|Equal2~0_combout ))) ) ) # ( !\vga_out|Equal1~2_combout  & ( 
// (!\vga_out|Equal2~0_combout  & \vga_out|h_state.H_PULSE_STATE~q ) ) )

	.dataa(!\vga_out|h_state.H_FRONT_STATE~q ),
	.datab(gnd),
	.datac(!\vga_out|Equal2~0_combout ),
	.datad(!\vga_out|h_state.H_PULSE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_out|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_state~19 .extended_lut = "off";
defparam \vga_out|h_state~19 .lut_mask = 64'h00F000F055F055F0;
defparam \vga_out|h_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y76_N29
dffeas \vga_out|h_state.H_PULSE_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|h_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control_enable~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_state.H_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_state.H_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_out|h_state.H_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N6
cyclonev_lcell_comb \vga_out|h_state~17 (
// Equation(s):
// \vga_out|h_state~17_combout  = ( \vga_out|Equal0~1_combout  & ( (\vga_out|h_state.H_PULSE_STATE~q  & (\vga_out|Equal0~0_combout  & (!\vga_out|h_counter [5] & !\vga_out|h_counter [9]))) ) )

	.dataa(!\vga_out|h_state.H_PULSE_STATE~q ),
	.datab(!\vga_out|Equal0~0_combout ),
	.datac(!\vga_out|h_counter [5]),
	.datad(!\vga_out|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga_out|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_state~17 .extended_lut = "off";
defparam \vga_out|h_state~17 .lut_mask = 64'h0000000010001000;
defparam \vga_out|h_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N48
cyclonev_lcell_comb \vga_out|h_counter[0]~1 (
// Equation(s):
// \vga_out|h_counter[0]~1_combout  = ( \vga_out|h_state.H_FRONT_STATE~q  & ( \vga_out|Equal0~1_combout  & ( (\vga_out|Equal1~1_combout  & (\vga_out|Equal0~0_combout  & \vga_out|Equal1~0_combout )) ) ) ) # ( !\vga_out|h_state.H_FRONT_STATE~q  & ( 
// \vga_out|Equal0~1_combout  & ( (\vga_out|Equal0~0_combout  & \vga_out|Equal0~2_combout ) ) ) ) # ( \vga_out|h_state.H_FRONT_STATE~q  & ( !\vga_out|Equal0~1_combout  & ( (\vga_out|Equal1~1_combout  & (\vga_out|Equal0~0_combout  & \vga_out|Equal1~0_combout 
// )) ) ) )

	.dataa(!\vga_out|Equal1~1_combout ),
	.datab(!\vga_out|Equal0~0_combout ),
	.datac(!\vga_out|Equal0~2_combout ),
	.datad(!\vga_out|Equal1~0_combout ),
	.datae(!\vga_out|h_state.H_FRONT_STATE~q ),
	.dataf(!\vga_out|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_counter[0]~1 .extended_lut = "off";
defparam \vga_out|h_counter[0]~1 .lut_mask = 64'h0000001103030011;
defparam \vga_out|h_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N42
cyclonev_lcell_comb \vga_out|h_counter[0]~2 (
// Equation(s):
// \vga_out|h_counter[0]~2_combout  = ( \vga_out|h_state.H_PULSE_STATE~q  & ( \vga_out|h_counter[0]~1_combout  & ( ((!\vga_out|h_state.H_BACK_STATE~q  & ((\vga_out|h_state~17_combout ))) # (\vga_out|h_state.H_BACK_STATE~q  & (\vga_out|Equal3~0_combout ))) # 
// (\addr_control_enable~q ) ) ) ) # ( !\vga_out|h_state.H_PULSE_STATE~q  & ( \vga_out|h_counter[0]~1_combout  & ( ((!\vga_out|h_state.H_BACK_STATE~q ) # (\addr_control_enable~q )) # (\vga_out|Equal3~0_combout ) ) ) ) # ( \vga_out|h_state.H_PULSE_STATE~q  & 
// ( !\vga_out|h_counter[0]~1_combout  & ( ((!\vga_out|h_state.H_BACK_STATE~q  & ((\vga_out|h_state~17_combout ))) # (\vga_out|h_state.H_BACK_STATE~q  & (\vga_out|Equal3~0_combout ))) # (\addr_control_enable~q ) ) ) ) # ( !\vga_out|h_state.H_PULSE_STATE~q  & 
// ( !\vga_out|h_counter[0]~1_combout  & ( ((!\vga_out|h_state.H_BACK_STATE~q  & ((\vga_out|h_state~17_combout ))) # (\vga_out|h_state.H_BACK_STATE~q  & (\vga_out|Equal3~0_combout ))) # (\addr_control_enable~q ) ) ) )

	.dataa(!\vga_out|Equal3~0_combout ),
	.datab(!\vga_out|h_state~17_combout ),
	.datac(!\vga_out|h_state.H_BACK_STATE~q ),
	.datad(!\addr_control_enable~q ),
	.datae(!\vga_out|h_state.H_PULSE_STATE~q ),
	.dataf(!\vga_out|h_counter[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_counter[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_counter[0]~2 .extended_lut = "off";
defparam \vga_out|h_counter[0]~2 .lut_mask = 64'h35FF35FFF5FF35FF;
defparam \vga_out|h_counter[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N1
dffeas \vga_out|h_counter[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[0] .is_wysiwyg = "true";
defparam \vga_out|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N3
cyclonev_lcell_comb \vga_out|Add0~17 (
// Equation(s):
// \vga_out|Add0~17_sumout  = SUM(( \vga_out|h_counter [1] ) + ( GND ) + ( \vga_out|Add0~2  ))
// \vga_out|Add0~18  = CARRY(( \vga_out|h_counter [1] ) + ( GND ) + ( \vga_out|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~17_sumout ),
	.cout(\vga_out|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~17 .extended_lut = "off";
defparam \vga_out|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N5
dffeas \vga_out|h_counter[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[1] .is_wysiwyg = "true";
defparam \vga_out|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N6
cyclonev_lcell_comb \vga_out|Add0~13 (
// Equation(s):
// \vga_out|Add0~13_sumout  = SUM(( \vga_out|h_counter [2] ) + ( GND ) + ( \vga_out|Add0~18  ))
// \vga_out|Add0~14  = CARRY(( \vga_out|h_counter [2] ) + ( GND ) + ( \vga_out|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~13_sumout ),
	.cout(\vga_out|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~13 .extended_lut = "off";
defparam \vga_out|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N8
dffeas \vga_out|h_counter[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[2] .is_wysiwyg = "true";
defparam \vga_out|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N9
cyclonev_lcell_comb \vga_out|Add0~9 (
// Equation(s):
// \vga_out|Add0~9_sumout  = SUM(( \vga_out|h_counter [3] ) + ( GND ) + ( \vga_out|Add0~14  ))
// \vga_out|Add0~10  = CARRY(( \vga_out|h_counter [3] ) + ( GND ) + ( \vga_out|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~9_sumout ),
	.cout(\vga_out|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~9 .extended_lut = "off";
defparam \vga_out|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N11
dffeas \vga_out|h_counter[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[3] .is_wysiwyg = "true";
defparam \vga_out|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N12
cyclonev_lcell_comb \vga_out|Add0~29 (
// Equation(s):
// \vga_out|Add0~29_sumout  = SUM(( \vga_out|h_counter [4] ) + ( GND ) + ( \vga_out|Add0~10  ))
// \vga_out|Add0~30  = CARRY(( \vga_out|h_counter [4] ) + ( GND ) + ( \vga_out|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~29_sumout ),
	.cout(\vga_out|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~29 .extended_lut = "off";
defparam \vga_out|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N14
dffeas \vga_out|h_counter[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[4] .is_wysiwyg = "true";
defparam \vga_out|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y76_N17
dffeas \vga_out|h_counter[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[5] .is_wysiwyg = "true";
defparam \vga_out|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N36
cyclonev_lcell_comb \vga_out|line_done~0 (
// Equation(s):
// \vga_out|line_done~0_combout  = ( !\vga_out|h_state.H_BACK_STATE~q  & ( (((\vga_out|line_done~q  & ((\vga_out|h_state.H_ACTIVE_STATE~q ))))) ) ) # ( \vga_out|h_state.H_BACK_STATE~q  & ( (\vga_out|h_counter [5] & (\vga_out|Equal0~0_combout  & 
// (\vga_out|Equal1~0_combout  & (!\vga_out|h_counter [0])))) ) )

	.dataa(!\vga_out|h_counter [5]),
	.datab(!\vga_out|Equal0~0_combout ),
	.datac(!\vga_out|Equal1~0_combout ),
	.datad(!\vga_out|h_counter [0]),
	.datae(!\vga_out|h_state.H_BACK_STATE~q ),
	.dataf(!\vga_out|h_state.H_ACTIVE_STATE~q ),
	.datag(!\vga_out|line_done~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|line_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|line_done~0 .extended_lut = "on";
defparam \vga_out|line_done~0 .lut_mask = 64'h000001000F0F0100;
defparam \vga_out|line_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y76_N37
dffeas \vga_out|line_done (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|line_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control_enable~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|line_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|line_done .is_wysiwyg = "true";
defparam \vga_out|line_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N3
cyclonev_lcell_comb \vga_out|v_counter[8]~4 (
// Equation(s):
// \vga_out|v_counter[8]~4_combout  = ( \vga_out|line_done~q  ) # ( !\vga_out|line_done~q  & ( \addr_control_enable~q  ) )

	.dataa(!\addr_control_enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|line_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_counter[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_counter[8]~4 .extended_lut = "off";
defparam \vga_out|v_counter[8]~4 .lut_mask = 64'h55555555FFFFFFFF;
defparam \vga_out|v_counter[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N41
dffeas \vga_out|v_counter[3]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|v_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N12
cyclonev_lcell_comb \vga_out|Equal5~0 (
// Equation(s):
// \vga_out|Equal5~0_combout  = ( \vga_out|v_counter[3]~DUPLICATE_q  & ( (\vga_out|v_counter [0] & !\vga_out|v_counter [5]) ) )

	.dataa(gnd),
	.datab(!\vga_out|v_counter [0]),
	.datac(gnd),
	.datad(!\vga_out|v_counter [5]),
	.datae(gnd),
	.dataf(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal5~0 .extended_lut = "off";
defparam \vga_out|Equal5~0 .lut_mask = 64'h0000000033003300;
defparam \vga_out|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N34
dffeas \vga_out|v_counter[1]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|v_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N27
cyclonev_lcell_comb \vga_out|Equal5~1 (
// Equation(s):
// \vga_out|Equal5~1_combout  = ( \vga_out|v_counter [7] & ( (\vga_out|v_counter [2] & (\vga_out|v_counter [6] & (\vga_out|v_counter [4] & \vga_out|v_counter [8]))) ) )

	.dataa(!\vga_out|v_counter [2]),
	.datab(!\vga_out|v_counter [6]),
	.datac(!\vga_out|v_counter [4]),
	.datad(!\vga_out|v_counter [8]),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal5~1 .extended_lut = "off";
defparam \vga_out|Equal5~1 .lut_mask = 64'h0000000000010001;
defparam \vga_out|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N18
cyclonev_lcell_comb \vga_out|Equal5~2 (
// Equation(s):
// \vga_out|Equal5~2_combout  = ( \vga_out|Equal5~1_combout  & ( \vga_out|v_counter[1]~DUPLICATE_q  & ( (\vga_out|Equal5~0_combout  & !\vga_out|v_counter [9]) ) ) )

	.dataa(gnd),
	.datab(!\vga_out|Equal5~0_combout ),
	.datac(!\vga_out|v_counter [9]),
	.datad(gnd),
	.datae(!\vga_out|Equal5~1_combout ),
	.dataf(!\vga_out|v_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal5~2 .extended_lut = "off";
defparam \vga_out|Equal5~2 .lut_mask = 64'h0000000000003030;
defparam \vga_out|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N9
cyclonev_lcell_comb \vga_out|Equal6~1 (
// Equation(s):
// \vga_out|Equal6~1_combout  = ( !\vga_out|v_counter [1] & ( (!\vga_out|v_counter [9] & (\vga_out|Equal6~0_combout  & \vga_out|Equal5~0_combout )) ) )

	.dataa(!\vga_out|v_counter [9]),
	.datab(!\vga_out|Equal6~0_combout ),
	.datac(!\vga_out|Equal5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal6~1 .extended_lut = "off";
defparam \vga_out|Equal6~1 .lut_mask = 64'h0202020200000000;
defparam \vga_out|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N12
cyclonev_lcell_comb \vga_out|v_state~20 (
// Equation(s):
// \vga_out|v_state~20_combout  = ( \vga_out|v_state.V_FRONT_STATE~q  & ( \vga_out|v_state.V_ACTIVE_STATE~q  & ( (!\vga_out|line_done~q ) # (!\vga_out|Equal6~1_combout ) ) ) ) # ( \vga_out|v_state.V_FRONT_STATE~q  & ( !\vga_out|v_state.V_ACTIVE_STATE~q  & ( 
// (!\vga_out|line_done~q ) # ((!\vga_out|Equal6~1_combout ) # (\vga_out|Equal5~2_combout )) ) ) ) # ( !\vga_out|v_state.V_FRONT_STATE~q  & ( !\vga_out|v_state.V_ACTIVE_STATE~q  & ( (\vga_out|line_done~q  & \vga_out|Equal5~2_combout ) ) ) )

	.dataa(!\vga_out|line_done~q ),
	.datab(!\vga_out|Equal5~2_combout ),
	.datac(!\vga_out|Equal6~1_combout ),
	.datad(gnd),
	.datae(!\vga_out|v_state.V_FRONT_STATE~q ),
	.dataf(!\vga_out|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_state~20 .extended_lut = "off";
defparam \vga_out|v_state~20 .lut_mask = 64'h1111FBFB0000FAFA;
defparam \vga_out|v_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N14
dffeas \vga_out|v_state.V_FRONT_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|v_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control_enable~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_state.V_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_state.V_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_out|v_state.V_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N48
cyclonev_lcell_comb \vga_out|v_counter[8]~2 (
// Equation(s):
// \vga_out|v_counter[8]~2_combout  = ( !\vga_out|v_counter [9] & ( \vga_out|v_state.V_FRONT_STATE~q  & ( (\vga_out|Equal6~0_combout  & (\vga_out|Equal5~0_combout  & !\vga_out|v_counter[1]~DUPLICATE_q )) ) ) ) # ( !\vga_out|v_counter [9] & ( 
// !\vga_out|v_state.V_FRONT_STATE~q  & ( (\vga_out|Equal5~0_combout  & (\vga_out|v_counter[1]~DUPLICATE_q  & \vga_out|Equal5~1_combout )) ) ) )

	.dataa(!\vga_out|Equal6~0_combout ),
	.datab(!\vga_out|Equal5~0_combout ),
	.datac(!\vga_out|v_counter[1]~DUPLICATE_q ),
	.datad(!\vga_out|Equal5~1_combout ),
	.datae(!\vga_out|v_counter [9]),
	.dataf(!\vga_out|v_state.V_FRONT_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_counter[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_counter[8]~2 .extended_lut = "off";
defparam \vga_out|v_counter[8]~2 .lut_mask = 64'h0003000010100000;
defparam \vga_out|v_counter[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N18
cyclonev_lcell_comb \vga_out|Equal7~0 (
// Equation(s):
// \vga_out|Equal7~0_combout  = ( !\vga_out|v_counter [5] & ( \vga_out|Equal6~0_combout  & ( (!\vga_out|v_counter [9] & (\vga_out|v_counter [0] & (!\vga_out|v_counter [1] & !\vga_out|v_counter[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga_out|v_counter [9]),
	.datab(!\vga_out|v_counter [0]),
	.datac(!\vga_out|v_counter [1]),
	.datad(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.datae(!\vga_out|v_counter [5]),
	.dataf(!\vga_out|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal7~0 .extended_lut = "off";
defparam \vga_out|Equal7~0 .lut_mask = 64'h0000000020000000;
defparam \vga_out|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N15
cyclonev_lcell_comb \vga_out|Equal8~0 (
// Equation(s):
// \vga_out|Equal8~0_combout  = ( !\vga_out|v_counter [0] & ( \vga_out|v_counter [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_out|v_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal8~0 .extended_lut = "off";
defparam \vga_out|Equal8~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga_out|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N6
cyclonev_lcell_comb \vga_out|Equal8~1 (
// Equation(s):
// \vga_out|Equal8~1_combout  = ( \vga_out|Equal8~0_combout  & ( (!\vga_out|v_counter [9] & (\vga_out|Equal6~0_combout  & (!\vga_out|v_counter [1] & !\vga_out|v_counter [3]))) ) )

	.dataa(!\vga_out|v_counter [9]),
	.datab(!\vga_out|Equal6~0_combout ),
	.datac(!\vga_out|v_counter [1]),
	.datad(!\vga_out|v_counter [3]),
	.datae(gnd),
	.dataf(!\vga_out|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal8~1 .extended_lut = "off";
defparam \vga_out|Equal8~1 .lut_mask = 64'h0000000020002000;
defparam \vga_out|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N33
cyclonev_lcell_comb \vga_out|v_state~18 (
// Equation(s):
// \vga_out|v_state~18_combout  = ( \vga_out|v_state.V_PULSE_STATE~q  & ( \vga_out|line_done~q  & ( !\vga_out|Equal7~0_combout  ) ) ) # ( !\vga_out|v_state.V_PULSE_STATE~q  & ( \vga_out|line_done~q  & ( (\vga_out|Equal6~1_combout  & 
// \vga_out|v_state.V_FRONT_STATE~q ) ) ) ) # ( \vga_out|v_state.V_PULSE_STATE~q  & ( !\vga_out|line_done~q  ) )

	.dataa(!\vga_out|Equal6~1_combout ),
	.datab(!\vga_out|v_state.V_FRONT_STATE~q ),
	.datac(!\vga_out|Equal7~0_combout ),
	.datad(gnd),
	.datae(!\vga_out|v_state.V_PULSE_STATE~q ),
	.dataf(!\vga_out|line_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_state~18 .extended_lut = "off";
defparam \vga_out|v_state~18 .lut_mask = 64'h0000FFFF1111F0F0;
defparam \vga_out|v_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N35
dffeas \vga_out|v_state.V_PULSE_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|v_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control_enable~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_state.V_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_state.V_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_out|v_state.V_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N36
cyclonev_lcell_comb \vga_out|v_state~17 (
// Equation(s):
// \vga_out|v_state~17_combout  = ( \vga_out|v_state.V_BACK_STATE~q  & ( \vga_out|v_state.V_PULSE_STATE~q  & ( (!\vga_out|Equal8~1_combout ) # (!\vga_out|line_done~q ) ) ) ) # ( !\vga_out|v_state.V_BACK_STATE~q  & ( \vga_out|v_state.V_PULSE_STATE~q  & ( 
// (\vga_out|Equal7~0_combout  & \vga_out|line_done~q ) ) ) ) # ( \vga_out|v_state.V_BACK_STATE~q  & ( !\vga_out|v_state.V_PULSE_STATE~q  & ( (!\vga_out|Equal8~1_combout ) # (!\vga_out|line_done~q ) ) ) )

	.dataa(!\vga_out|Equal8~1_combout ),
	.datab(!\vga_out|Equal7~0_combout ),
	.datac(!\vga_out|line_done~q ),
	.datad(gnd),
	.datae(!\vga_out|v_state.V_BACK_STATE~q ),
	.dataf(!\vga_out|v_state.V_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_state~17 .extended_lut = "off";
defparam \vga_out|v_state~17 .lut_mask = 64'h0000FAFA0303FAFA;
defparam \vga_out|v_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N37
dffeas \vga_out|v_state.V_BACK_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|v_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control_enable~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_state.V_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_state.V_BACK_STATE .is_wysiwyg = "true";
defparam \vga_out|v_state.V_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N6
cyclonev_lcell_comb \vga_out|v_counter[8]~3 (
// Equation(s):
// \vga_out|v_counter[8]~3_combout  = ( \vga_out|v_state.V_BACK_STATE~q  & ( \vga_out|v_state.V_PULSE_STATE~q  & ( (\addr_control_enable~q ) # (\vga_out|v_counter[8]~1_combout ) ) ) ) # ( !\vga_out|v_state.V_BACK_STATE~q  & ( \vga_out|v_state.V_PULSE_STATE~q 
//  & ( ((\addr_control_enable~q ) # (\vga_out|v_counter[8]~1_combout )) # (\vga_out|Equal7~0_combout ) ) ) ) # ( \vga_out|v_state.V_BACK_STATE~q  & ( !\vga_out|v_state.V_PULSE_STATE~q  & ( (\addr_control_enable~q ) # (\vga_out|v_counter[8]~1_combout ) ) ) ) 
// # ( !\vga_out|v_state.V_BACK_STATE~q  & ( !\vga_out|v_state.V_PULSE_STATE~q  & ( ((\addr_control_enable~q ) # (\vga_out|v_counter[8]~1_combout )) # (\vga_out|v_counter[8]~2_combout ) ) ) )

	.dataa(!\vga_out|v_counter[8]~2_combout ),
	.datab(!\vga_out|Equal7~0_combout ),
	.datac(!\vga_out|v_counter[8]~1_combout ),
	.datad(!\addr_control_enable~q ),
	.datae(!\vga_out|v_state.V_BACK_STATE~q ),
	.dataf(!\vga_out|v_state.V_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_counter[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_counter[8]~3 .extended_lut = "off";
defparam \vga_out|v_counter[8]~3 .lut_mask = 64'h5FFF0FFF3FFF0FFF;
defparam \vga_out|v_counter[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N32
dffeas \vga_out|v_counter[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[0] .is_wysiwyg = "true";
defparam \vga_out|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N33
cyclonev_lcell_comb \vga_out|Add1~5 (
// Equation(s):
// \vga_out|Add1~5_sumout  = SUM(( \vga_out|v_counter [1] ) + ( GND ) + ( \vga_out|Add1~38  ))
// \vga_out|Add1~6  = CARRY(( \vga_out|v_counter [1] ) + ( GND ) + ( \vga_out|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~5_sumout ),
	.cout(\vga_out|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~5 .extended_lut = "off";
defparam \vga_out|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N35
dffeas \vga_out|v_counter[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[1] .is_wysiwyg = "true";
defparam \vga_out|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N36
cyclonev_lcell_comb \vga_out|Add1~29 (
// Equation(s):
// \vga_out|Add1~29_sumout  = SUM(( \vga_out|v_counter [2] ) + ( GND ) + ( \vga_out|Add1~6  ))
// \vga_out|Add1~30  = CARRY(( \vga_out|v_counter [2] ) + ( GND ) + ( \vga_out|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~29_sumout ),
	.cout(\vga_out|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~29 .extended_lut = "off";
defparam \vga_out|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N38
dffeas \vga_out|v_counter[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[2] .is_wysiwyg = "true";
defparam \vga_out|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N39
cyclonev_lcell_comb \vga_out|Add1~1 (
// Equation(s):
// \vga_out|Add1~1_sumout  = SUM(( \vga_out|v_counter [3] ) + ( GND ) + ( \vga_out|Add1~30  ))
// \vga_out|Add1~2  = CARRY(( \vga_out|v_counter [3] ) + ( GND ) + ( \vga_out|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~1_sumout ),
	.cout(\vga_out|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~1 .extended_lut = "off";
defparam \vga_out|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N40
dffeas \vga_out|v_counter[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[3] .is_wysiwyg = "true";
defparam \vga_out|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N42
cyclonev_lcell_comb \vga_out|Add1~25 (
// Equation(s):
// \vga_out|Add1~25_sumout  = SUM(( \vga_out|v_counter [4] ) + ( GND ) + ( \vga_out|Add1~2  ))
// \vga_out|Add1~26  = CARRY(( \vga_out|v_counter [4] ) + ( GND ) + ( \vga_out|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~25_sumout ),
	.cout(\vga_out|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~25 .extended_lut = "off";
defparam \vga_out|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N44
dffeas \vga_out|v_counter[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[4] .is_wysiwyg = "true";
defparam \vga_out|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N45
cyclonev_lcell_comb \vga_out|Add1~33 (
// Equation(s):
// \vga_out|Add1~33_sumout  = SUM(( \vga_out|v_counter [5] ) + ( GND ) + ( \vga_out|Add1~26  ))
// \vga_out|Add1~34  = CARRY(( \vga_out|v_counter [5] ) + ( GND ) + ( \vga_out|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~33_sumout ),
	.cout(\vga_out|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~33 .extended_lut = "off";
defparam \vga_out|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N47
dffeas \vga_out|v_counter[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[5] .is_wysiwyg = "true";
defparam \vga_out|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N48
cyclonev_lcell_comb \vga_out|Add1~17 (
// Equation(s):
// \vga_out|Add1~17_sumout  = SUM(( \vga_out|v_counter [6] ) + ( GND ) + ( \vga_out|Add1~34  ))
// \vga_out|Add1~18  = CARRY(( \vga_out|v_counter [6] ) + ( GND ) + ( \vga_out|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~17_sumout ),
	.cout(\vga_out|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~17 .extended_lut = "off";
defparam \vga_out|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N49
dffeas \vga_out|v_counter[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[6] .is_wysiwyg = "true";
defparam \vga_out|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N51
cyclonev_lcell_comb \vga_out|Add1~21 (
// Equation(s):
// \vga_out|Add1~21_sumout  = SUM(( \vga_out|v_counter [7] ) + ( GND ) + ( \vga_out|Add1~18  ))
// \vga_out|Add1~22  = CARRY(( \vga_out|v_counter [7] ) + ( GND ) + ( \vga_out|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~21_sumout ),
	.cout(\vga_out|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~21 .extended_lut = "off";
defparam \vga_out|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N53
dffeas \vga_out|v_counter[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[7] .is_wysiwyg = "true";
defparam \vga_out|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N54
cyclonev_lcell_comb \vga_out|Add1~13 (
// Equation(s):
// \vga_out|Add1~13_sumout  = SUM(( \vga_out|v_counter [8] ) + ( GND ) + ( \vga_out|Add1~22  ))
// \vga_out|Add1~14  = CARRY(( \vga_out|v_counter [8] ) + ( GND ) + ( \vga_out|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~13_sumout ),
	.cout(\vga_out|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~13 .extended_lut = "off";
defparam \vga_out|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N55
dffeas \vga_out|v_counter[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[8] .is_wysiwyg = "true";
defparam \vga_out|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N57
cyclonev_lcell_comb \vga_out|Add1~9 (
// Equation(s):
// \vga_out|Add1~9_sumout  = SUM(( \vga_out|v_counter [9] ) + ( GND ) + ( \vga_out|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~9 .extended_lut = "off";
defparam \vga_out|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N58
dffeas \vga_out|v_counter[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[8]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|v_counter[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[9] .is_wysiwyg = "true";
defparam \vga_out|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N0
cyclonev_lcell_comb \vga_out|v_counter[8]~1 (
// Equation(s):
// \vga_out|v_counter[8]~1_combout  = ( \vga_out|v_state.V_BACK_STATE~q  & ( \vga_out|Equal6~0_combout  & ( (!\vga_out|v_counter [9] & (\vga_out|Equal8~0_combout  & (!\vga_out|v_counter [1] & !\vga_out|v_counter[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga_out|v_counter [9]),
	.datab(!\vga_out|Equal8~0_combout ),
	.datac(!\vga_out|v_counter [1]),
	.datad(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.datae(!\vga_out|v_state.V_BACK_STATE~q ),
	.dataf(!\vga_out|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_counter[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_counter[8]~1 .extended_lut = "off";
defparam \vga_out|v_counter[8]~1 .lut_mask = 64'h0000000000002000;
defparam \vga_out|v_counter[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N24
cyclonev_lcell_comb \vga_out|v_state~19 (
// Equation(s):
// \vga_out|v_state~19_combout  = ( \vga_out|v_state.V_ACTIVE_STATE~q  & ( \vga_out|Equal5~2_combout  & ( (!\addr_control_enable~q  & ((!\vga_out|v_counter[8]~1_combout ) # (!\vga_out|line_done~q ))) ) ) ) # ( !\vga_out|v_state.V_ACTIVE_STATE~q  & ( 
// \vga_out|Equal5~2_combout  & ( (!\addr_control_enable~q  & ((!\vga_out|line_done~q  & ((\vga_out|v_state.V_BACK_STATE~q ))) # (\vga_out|line_done~q  & (!\vga_out|v_counter[8]~1_combout )))) ) ) ) # ( \vga_out|v_state.V_ACTIVE_STATE~q  & ( 
// !\vga_out|Equal5~2_combout  & ( (!\addr_control_enable~q  & ((!\vga_out|v_counter[8]~1_combout ) # (!\vga_out|line_done~q ))) ) ) ) # ( !\vga_out|v_state.V_ACTIVE_STATE~q  & ( !\vga_out|Equal5~2_combout  & ( (\vga_out|v_state.V_BACK_STATE~q  & 
// (!\addr_control_enable~q  & ((!\vga_out|v_counter[8]~1_combout ) # (!\vga_out|line_done~q )))) ) ) )

	.dataa(!\vga_out|v_counter[8]~1_combout ),
	.datab(!\vga_out|v_state.V_BACK_STATE~q ),
	.datac(!\vga_out|line_done~q ),
	.datad(!\addr_control_enable~q ),
	.datae(!\vga_out|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\vga_out|Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_state~19 .extended_lut = "off";
defparam \vga_out|v_state~19 .lut_mask = 64'h3200FA003A00FA00;
defparam \vga_out|v_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N26
dffeas \vga_out|v_state.V_ACTIVE_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|v_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_state.V_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_state.V_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_out|v_state.V_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N42
cyclonev_lcell_comb \vga_out|vsync_reg~0 (
// Equation(s):
// \vga_out|vsync_reg~0_combout  = ( \vga_out|vsync_reg~q  & ( \vga_out|v_state.V_FRONT_STATE~q  & ( (!\vga_out|v_state.V_PULSE_STATE~q ) # (\vga_out|v_state.V_BACK_STATE~q ) ) ) ) # ( !\vga_out|vsync_reg~q  & ( \vga_out|v_state.V_FRONT_STATE~q  & ( 
// (!\vga_out|v_state.V_PULSE_STATE~q ) # (\vga_out|v_state.V_BACK_STATE~q ) ) ) ) # ( \vga_out|vsync_reg~q  & ( !\vga_out|v_state.V_FRONT_STATE~q  & ( (!\vga_out|v_state.V_PULSE_STATE~q ) # (\vga_out|v_state.V_BACK_STATE~q ) ) ) ) # ( !\vga_out|vsync_reg~q  
// & ( !\vga_out|v_state.V_FRONT_STATE~q  & ( ((!\vga_out|v_state.V_ACTIVE_STATE~q  & !\vga_out|v_state.V_PULSE_STATE~q )) # (\vga_out|v_state.V_BACK_STATE~q ) ) ) )

	.dataa(!\vga_out|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_out|v_state.V_BACK_STATE~q ),
	.datac(!\vga_out|v_state.V_PULSE_STATE~q ),
	.datad(gnd),
	.datae(!\vga_out|vsync_reg~q ),
	.dataf(!\vga_out|v_state.V_FRONT_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|vsync_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|vsync_reg~0 .extended_lut = "off";
defparam \vga_out|vsync_reg~0 .lut_mask = 64'hB3B3F3F3F3F3F3F3;
defparam \vga_out|vsync_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N43
dffeas \vga_out|vsync_reg (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|vsync_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\addr_control_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|vsync_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|vsync_reg .is_wysiwyg = "true";
defparam \vga_out|vsync_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N30
cyclonev_lcell_comb \vga_out|hysnc_reg~0 (
// Equation(s):
// \vga_out|hysnc_reg~0_combout  = ( \vga_out|hysnc_reg~q  & ( \vga_out|h_state.H_ACTIVE_STATE~q  & ( (!\vga_out|h_state.H_PULSE_STATE~q ) # (\vga_out|h_state.H_BACK_STATE~q ) ) ) ) # ( !\vga_out|hysnc_reg~q  & ( \vga_out|h_state.H_ACTIVE_STATE~q  & ( 
// ((\vga_out|h_state.H_FRONT_STATE~q  & !\vga_out|h_state.H_PULSE_STATE~q )) # (\vga_out|h_state.H_BACK_STATE~q ) ) ) ) # ( \vga_out|hysnc_reg~q  & ( !\vga_out|h_state.H_ACTIVE_STATE~q  & ( (!\vga_out|h_state.H_PULSE_STATE~q ) # 
// (\vga_out|h_state.H_BACK_STATE~q ) ) ) ) # ( !\vga_out|hysnc_reg~q  & ( !\vga_out|h_state.H_ACTIVE_STATE~q  & ( (!\vga_out|h_state.H_PULSE_STATE~q ) # (\vga_out|h_state.H_BACK_STATE~q ) ) ) )

	.dataa(!\vga_out|h_state.H_FRONT_STATE~q ),
	.datab(!\vga_out|h_state.H_BACK_STATE~q ),
	.datac(!\vga_out|h_state.H_PULSE_STATE~q ),
	.datad(gnd),
	.datae(!\vga_out|hysnc_reg~q ),
	.dataf(!\vga_out|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|hysnc_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|hysnc_reg~0 .extended_lut = "off";
defparam \vga_out|hysnc_reg~0 .lut_mask = 64'hF3F3F3F37373F3F3;
defparam \vga_out|hysnc_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y76_N31
dffeas \vga_out|hysnc_reg (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|hysnc_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\addr_control_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|hysnc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|hysnc_reg .is_wysiwyg = "true";
defparam \vga_out|hysnc_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N48
cyclonev_lcell_comb \vga_out|blank (
// Equation(s):
// \vga_out|blank~combout  = ( \vga_out|vsync_reg~q  & ( \vga_out|hysnc_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_out|vsync_reg~q ),
	.dataf(!\vga_out|hysnc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|blank .extended_lut = "off";
defparam \vga_out|blank .lut_mask = 64'h000000000000FFFF;
defparam \vga_out|blank .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N75
cyclonev_io_ibuf \DATA_IN[0]~input (
	.i(DATA_IN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[0]~input_o ));
// synopsys translate_off
defparam \DATA_IN[0]~input .bus_hold = "false";
defparam \DATA_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \DATA_IN[1]~input (
	.i(DATA_IN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[1]~input_o ));
// synopsys translate_off
defparam \DATA_IN[1]~input .bus_hold = "false";
defparam \DATA_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \DATA_IN[2]~input (
	.i(DATA_IN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[2]~input_o ));
// synopsys translate_off
defparam \DATA_IN[2]~input .bus_hold = "false";
defparam \DATA_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \DATA_IN[3]~input (
	.i(DATA_IN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[3]~input_o ));
// synopsys translate_off
defparam \DATA_IN[3]~input .bus_hold = "false";
defparam \DATA_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \DATA_IN[4]~input (
	.i(DATA_IN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[4]~input_o ));
// synopsys translate_off
defparam \DATA_IN[4]~input .bus_hold = "false";
defparam \DATA_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \DATA_IN[5]~input (
	.i(DATA_IN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[5]~input_o ));
// synopsys translate_off
defparam \DATA_IN[5]~input .bus_hold = "false";
defparam \DATA_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \DATA_IN[6]~input (
	.i(DATA_IN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[6]~input_o ));
// synopsys translate_off
defparam \DATA_IN[6]~input .bus_hold = "false";
defparam \DATA_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \DATA_IN[7]~input (
	.i(DATA_IN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[7]~input_o ));
// synopsys translate_off
defparam \DATA_IN[7]~input .bus_hold = "false";
defparam \DATA_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y37_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
