{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542840349374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542840349384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 06:45:48 2018 " "Processing started: Thu Nov 22 06:45:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542840349384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542840349384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DSReceiver -c DSReceiver " "Command: quartus_sta DSReceiver -c DSReceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542840349384 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1542840349592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1542840349935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542840349935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542840350079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542840350079 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350646 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350646 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1542840350646 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1542840350646 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1542840350660 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350662 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350662 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1542840350663 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "0.78125 ns 0.781 ns " "Time value \"0.78125 ns\" truncated to \"0.781 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840350664 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "0.78125 ns 0.781 ns " "Time value \"0.78125 ns\" truncated to \"0.781 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840350664 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.34375 ns 2.343 ns " "Time value \"2.34375 ns\" truncated to \"2.343 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840350664 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.34375 ns 2.343 ns " "Time value \"2.34375 ns\" truncated to \"2.343 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840350664 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.5625 ns 1.562 ns " "Time value \"1.5625 ns\" truncated to \"1.562 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840350664 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.5625 ns 1.562 ns " "Time value \"1.5625 ns\" truncated to \"1.562 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840350665 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "0.78125 ns 0.781 ns " "Time value \"0.78125 ns\" truncated to \"0.781 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840350665 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "0.78125 ns 0.781 ns " "Time value \"0.78125 ns\" truncated to \"0.781 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840350665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350777 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350778 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 10.000 " "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350778 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350778 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542840350779 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1542840350790 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542840350873 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542840350873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.781 " "Worst-case setup slack is -3.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.781            -226.408 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.781            -226.408 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982             -85.538 DCO_CLK  " "   -0.982             -85.538 DCO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.345               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.345               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.936               0.000 altera_reserved_tck  " "   41.936               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840350879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.377               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.451               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 DCO_CLK  " "    0.485               0.000 DCO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840350896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.588 " "Worst-case recovery slack is 47.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.588               0.000 altera_reserved_tck  " "   47.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840350907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.118 " "Worst-case removal slack is 1.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.118               0.000 altera_reserved_tck  " "    1.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840350915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.076 " "Worst-case minimum pulse width slack is -1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076              -6.456 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.076              -6.456 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 DCO_CLK  " "    0.268               0.000 DCO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.930               0.000 Ex_Clock  " "    9.930               0.000 Ex_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.160               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.160               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.696               0.000 altera_reserved_tck  " "   49.696               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840350920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840350920 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1542840351227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542840351268 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542840351807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542840351961 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840351962 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 10.000 " "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840351962 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840351962 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542840352000 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542840352000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.242 " "Worst-case setup slack is -3.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.242            -169.197 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.242            -169.197 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884             -85.615 DCO_CLK  " "   -0.884             -85.615 DCO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.644               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.644               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.323               0.000 altera_reserved_tck  " "   42.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840352008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.355               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.399               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 DCO_CLK  " "    0.430               0.000 DCO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840352026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.726 " "Worst-case recovery slack is 47.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.726               0.000 altera_reserved_tck  " "   47.726               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840352039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.018 " "Worst-case removal slack is 1.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 altera_reserved_tck  " "    1.018               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840352049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.076 " "Worst-case minimum pulse width slack is -1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076              -6.456 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.076              -6.456 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 DCO_CLK  " "    0.268               0.000 DCO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.951               0.000 Ex_Clock  " "    9.951               0.000 Ex_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.167               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.167               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.694               0.000 altera_reserved_tck  " "   49.694               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840352058 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1542840352438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352742 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352743 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 10.000 " "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352743 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352743 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542840352754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542840352754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.619 " "Worst-case setup slack is -1.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.619             -34.902 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.619             -34.902 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.331             -16.784 DCO_CLK  " "   -0.331             -16.784 DCO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.041               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   23.041               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.767               0.000 altera_reserved_tck  " "   46.767               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840352765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.122               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.185               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 DCO_CLK  " "    0.199               0.000 DCO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840352787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.238 " "Worst-case recovery slack is 49.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.238               0.000 altera_reserved_tck  " "   49.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840352801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 altera_reserved_tck  " "    0.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840352814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.842 " "Worst-case minimum pulse width slack is 0.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 DCO_CLK  " "    0.842               0.000 DCO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.125               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 Ex_Clock  " "    9.625               0.000 Ex_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.252               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.252               0.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.403               0.000 altera_reserved_tck  " "   49.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542840352826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542840352826 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542840353808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542840353808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542840354033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 06:45:54 2018 " "Processing ended: Thu Nov 22 06:45:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542840354033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542840354033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542840354033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542840354033 ""}
