

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_96_1'
================================================================
* Date:           Mon Feb  2 23:38:39 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_96_1  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      73|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      73|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln96_fu_355_p2         |         +|   0|  0|  22|          15|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln96_fu_349_p2        |      icmp|   0|  0|  23|          15|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  49|          32|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_blk_n_R                |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   15|         30|
    |i_fu_114                 |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   33|         66|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |i_fu_114                                   |  15|   0|   15|          0|
    |lshr_ln_reg_463                            |  10|   0|   10|          0|
    |lshr_ln_reg_463_pp0_iter1_reg              |  10|   0|   10|          0|
    |trunc_ln96_reg_459                         |   4|   0|    4|          0|
    |trunc_ln96_reg_459_pp0_iter1_reg           |   4|   0|    4|          0|
    |trunc_ln98_reg_468                         |  24|   0|   24|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  73|   0|   73|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_96_1|  return value|
|m_axi_A_0_AWVALID   |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWREADY   |   in|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWADDR    |  out|   64|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWID      |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWLEN     |  out|   32|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWSIZE    |  out|    3|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWBURST   |  out|    2|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWLOCK    |  out|    2|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWCACHE   |  out|    4|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWPROT    |  out|    3|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWQOS     |  out|    4|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWREGION  |  out|    4|       m_axi|                                    A|       pointer|
|m_axi_A_0_AWUSER    |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_WVALID    |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_WREADY    |   in|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_WDATA     |  out|   32|       m_axi|                                    A|       pointer|
|m_axi_A_0_WSTRB     |  out|    4|       m_axi|                                    A|       pointer|
|m_axi_A_0_WLAST     |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_WID       |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_WUSER     |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARVALID   |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARREADY   |   in|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARADDR    |  out|   64|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARID      |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARLEN     |  out|   32|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARSIZE    |  out|    3|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARBURST   |  out|    2|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARLOCK    |  out|    2|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARCACHE   |  out|    4|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARPROT    |  out|    3|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARQOS     |  out|    4|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARREGION  |  out|    4|       m_axi|                                    A|       pointer|
|m_axi_A_0_ARUSER    |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_RVALID    |   in|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_RREADY    |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_RDATA     |   in|   32|       m_axi|                                    A|       pointer|
|m_axi_A_0_RLAST     |   in|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_RID       |   in|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_RFIFONUM  |   in|    9|       m_axi|                                    A|       pointer|
|m_axi_A_0_RUSER     |   in|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_RRESP     |   in|    2|       m_axi|                                    A|       pointer|
|m_axi_A_0_BVALID    |   in|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_BREADY    |  out|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_BRESP     |   in|    2|       m_axi|                                    A|       pointer|
|m_axi_A_0_BID       |   in|    1|       m_axi|                                    A|       pointer|
|m_axi_A_0_BUSER     |   in|    1|       m_axi|                                    A|       pointer|
|sext_ln96           |   in|   62|     ap_none|                            sext_ln96|        scalar|
|A_1_address0        |  out|   10|   ap_memory|                                  A_1|         array|
|A_1_ce0             |  out|    1|   ap_memory|                                  A_1|         array|
|A_1_we0             |  out|    1|   ap_memory|                                  A_1|         array|
|A_1_d0              |  out|   24|   ap_memory|                                  A_1|         array|
|A_1_19_address0     |  out|   10|   ap_memory|                               A_1_19|         array|
|A_1_19_ce0          |  out|    1|   ap_memory|                               A_1_19|         array|
|A_1_19_we0          |  out|    1|   ap_memory|                               A_1_19|         array|
|A_1_19_d0           |  out|   24|   ap_memory|                               A_1_19|         array|
|A_2_address0        |  out|   10|   ap_memory|                                  A_2|         array|
|A_2_ce0             |  out|    1|   ap_memory|                                  A_2|         array|
|A_2_we0             |  out|    1|   ap_memory|                                  A_2|         array|
|A_2_d0              |  out|   24|   ap_memory|                                  A_2|         array|
|A_3_address0        |  out|   10|   ap_memory|                                  A_3|         array|
|A_3_ce0             |  out|    1|   ap_memory|                                  A_3|         array|
|A_3_we0             |  out|    1|   ap_memory|                                  A_3|         array|
|A_3_d0              |  out|   24|   ap_memory|                                  A_3|         array|
|A_4_address0        |  out|   10|   ap_memory|                                  A_4|         array|
|A_4_ce0             |  out|    1|   ap_memory|                                  A_4|         array|
|A_4_we0             |  out|    1|   ap_memory|                                  A_4|         array|
|A_4_d0              |  out|   24|   ap_memory|                                  A_4|         array|
|A_5_address0        |  out|   10|   ap_memory|                                  A_5|         array|
|A_5_ce0             |  out|    1|   ap_memory|                                  A_5|         array|
|A_5_we0             |  out|    1|   ap_memory|                                  A_5|         array|
|A_5_d0              |  out|   24|   ap_memory|                                  A_5|         array|
|A_6_address0        |  out|   10|   ap_memory|                                  A_6|         array|
|A_6_ce0             |  out|    1|   ap_memory|                                  A_6|         array|
|A_6_we0             |  out|    1|   ap_memory|                                  A_6|         array|
|A_6_d0              |  out|   24|   ap_memory|                                  A_6|         array|
|A_7_address0        |  out|   10|   ap_memory|                                  A_7|         array|
|A_7_ce0             |  out|    1|   ap_memory|                                  A_7|         array|
|A_7_we0             |  out|    1|   ap_memory|                                  A_7|         array|
|A_7_d0              |  out|   24|   ap_memory|                                  A_7|         array|
|A_8_address0        |  out|   10|   ap_memory|                                  A_8|         array|
|A_8_ce0             |  out|    1|   ap_memory|                                  A_8|         array|
|A_8_we0             |  out|    1|   ap_memory|                                  A_8|         array|
|A_8_d0              |  out|   24|   ap_memory|                                  A_8|         array|
|A_9_address0        |  out|   10|   ap_memory|                                  A_9|         array|
|A_9_ce0             |  out|    1|   ap_memory|                                  A_9|         array|
|A_9_we0             |  out|    1|   ap_memory|                                  A_9|         array|
|A_9_d0              |  out|   24|   ap_memory|                                  A_9|         array|
|A_10_address0       |  out|   10|   ap_memory|                                 A_10|         array|
|A_10_ce0            |  out|    1|   ap_memory|                                 A_10|         array|
|A_10_we0            |  out|    1|   ap_memory|                                 A_10|         array|
|A_10_d0             |  out|   24|   ap_memory|                                 A_10|         array|
|A_11_address0       |  out|   10|   ap_memory|                                 A_11|         array|
|A_11_ce0            |  out|    1|   ap_memory|                                 A_11|         array|
|A_11_we0            |  out|    1|   ap_memory|                                 A_11|         array|
|A_11_d0             |  out|   24|   ap_memory|                                 A_11|         array|
|A_12_address0       |  out|   10|   ap_memory|                                 A_12|         array|
|A_12_ce0            |  out|    1|   ap_memory|                                 A_12|         array|
|A_12_we0            |  out|    1|   ap_memory|                                 A_12|         array|
|A_12_d0             |  out|   24|   ap_memory|                                 A_12|         array|
|A_13_address0       |  out|   10|   ap_memory|                                 A_13|         array|
|A_13_ce0            |  out|    1|   ap_memory|                                 A_13|         array|
|A_13_we0            |  out|    1|   ap_memory|                                 A_13|         array|
|A_13_d0             |  out|   24|   ap_memory|                                 A_13|         array|
|A_14_address0       |  out|   10|   ap_memory|                                 A_14|         array|
|A_14_ce0            |  out|    1|   ap_memory|                                 A_14|         array|
|A_14_we0            |  out|    1|   ap_memory|                                 A_14|         array|
|A_14_d0             |  out|   24|   ap_memory|                                 A_14|         array|
|A_15_address0       |  out|   10|   ap_memory|                                 A_15|         array|
|A_15_ce0            |  out|    1|   ap_memory|                                 A_15|         array|
|A_15_we0            |  out|    1|   ap_memory|                                 A_15|         array|
|A_15_d0             |  out|   24|   ap_memory|                                 A_15|         array|
+--------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:96]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln96_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln96"   --->   Operation 7 'read' 'sext_ln96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln96_cast = sext i62 %sext_ln96_read"   --->   Operation 8 'sext' 'sext_ln96_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty, void @empty_9, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln96 = store i15 0, i15 %i" [top.cpp:96]   --->   Operation 10 'store' 'store_ln96' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [top.cpp:96]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%icmp_ln96 = icmp_eq  i15 %i_1, i15 16384" [top.cpp:96]   --->   Operation 14 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%add_ln96 = add i15 %i_1, i15 1" [top.cpp:96]   --->   Operation 15 'add' 'add_ln96' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc.split, void %VITIS_LOOP_106_3.preheader.exitStub" [top.cpp:96]   --->   Operation 16 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i15 %i_1" [top.cpp:96]   --->   Operation 17 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %i_1, i32 4, i32 13" [top.cpp:96]   --->   Operation 18 'partselect' 'lshr_ln' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.86ns)   --->   "%switch_ln98 = switch i4 %trunc_ln96, void %arrayidx410.case.15, i4 0, void %arrayidx410.case.0, i4 1, void %arrayidx410.case.1, i4 2, void %arrayidx410.case.2, i4 3, void %arrayidx410.case.3, i4 4, void %arrayidx410.case.4, i4 5, void %arrayidx410.case.5, i4 6, void %arrayidx410.case.6, i4 7, void %arrayidx410.case.7, i4 8, void %arrayidx410.case.8, i4 9, void %arrayidx410.case.9, i4 10, void %arrayidx410.case.10, i4 11, void %arrayidx410.case.11, i4 12, void %arrayidx410.case.12, i4 13, void %arrayidx410.case.13, i4 14, void %arrayidx410.case.14" [top.cpp:98]   --->   Operation 19 'switch' 'switch_ln98' <Predicate = (!icmp_ln96)> <Delay = 0.86>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln96 = store i15 %add_ln96, i15 %i" [top.cpp:96]   --->   Operation 20 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc" [top.cpp:96]   --->   Operation 21 'br' 'br_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln96_cast" [top.cpp:96]   --->   Operation 22 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr" [top.cpp:98]   --->   Operation 23 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %A_addr_read" [top.cpp:98]   --->   Operation 24 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:97]   --->   Operation 25 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384" [top.cpp:96]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [top.cpp:96]   --->   Operation 27 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %lshr_ln" [top.cpp:96]   --->   Operation 28 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 29 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%A_1_addr_41 = getelementptr i24 %A_1_19, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 30 'getelementptr' 'A_1_addr_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 31 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 32 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 33 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 34 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 35 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 36 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i24 %A_8, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 37 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i24 %A_9, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 38 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i24 %A_10, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 39 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i24 %A_11, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 40 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i24 %A_12, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 41 'getelementptr' 'A_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i24 %A_13, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 42 'getelementptr' 'A_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i24 %A_14, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 43 'getelementptr' 'A_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i24 %A_15, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 44 'getelementptr' 'A_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_14_addr" [top.cpp:98]   --->   Operation 45 'store' 'store_ln98' <Predicate = (trunc_ln96 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 46 'br' 'br_ln98' <Predicate = (trunc_ln96 == 14)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_13_addr" [top.cpp:98]   --->   Operation 47 'store' 'store_ln98' <Predicate = (trunc_ln96 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 48 'br' 'br_ln98' <Predicate = (trunc_ln96 == 13)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_12_addr" [top.cpp:98]   --->   Operation 49 'store' 'store_ln98' <Predicate = (trunc_ln96 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 50 'br' 'br_ln98' <Predicate = (trunc_ln96 == 12)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_11_addr" [top.cpp:98]   --->   Operation 51 'store' 'store_ln98' <Predicate = (trunc_ln96 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 52 'br' 'br_ln98' <Predicate = (trunc_ln96 == 11)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_10_addr" [top.cpp:98]   --->   Operation 53 'store' 'store_ln98' <Predicate = (trunc_ln96 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 54 'br' 'br_ln98' <Predicate = (trunc_ln96 == 10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_9_addr" [top.cpp:98]   --->   Operation 55 'store' 'store_ln98' <Predicate = (trunc_ln96 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 56 'br' 'br_ln98' <Predicate = (trunc_ln96 == 9)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_8_addr" [top.cpp:98]   --->   Operation 57 'store' 'store_ln98' <Predicate = (trunc_ln96 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 58 'br' 'br_ln98' <Predicate = (trunc_ln96 == 8)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_7_addr" [top.cpp:98]   --->   Operation 59 'store' 'store_ln98' <Predicate = (trunc_ln96 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 60 'br' 'br_ln98' <Predicate = (trunc_ln96 == 7)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_6_addr" [top.cpp:98]   --->   Operation 61 'store' 'store_ln98' <Predicate = (trunc_ln96 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 62 'br' 'br_ln98' <Predicate = (trunc_ln96 == 6)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_5_addr" [top.cpp:98]   --->   Operation 63 'store' 'store_ln98' <Predicate = (trunc_ln96 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 64 'br' 'br_ln98' <Predicate = (trunc_ln96 == 5)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_4_addr" [top.cpp:98]   --->   Operation 65 'store' 'store_ln98' <Predicate = (trunc_ln96 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 66 'br' 'br_ln98' <Predicate = (trunc_ln96 == 4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_3_addr" [top.cpp:98]   --->   Operation 67 'store' 'store_ln98' <Predicate = (trunc_ln96 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 68 'br' 'br_ln98' <Predicate = (trunc_ln96 == 3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_2_addr" [top.cpp:98]   --->   Operation 69 'store' 'store_ln98' <Predicate = (trunc_ln96 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 70 'br' 'br_ln98' <Predicate = (trunc_ln96 == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_1_addr_41" [top.cpp:98]   --->   Operation 71 'store' 'store_ln98' <Predicate = (trunc_ln96 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 72 'br' 'br_ln98' <Predicate = (trunc_ln96 == 1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_1_addr" [top.cpp:98]   --->   Operation 73 'store' 'store_ln98' <Predicate = (trunc_ln96 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 74 'br' 'br_ln98' <Predicate = (trunc_ln96 == 0)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_15_addr" [top.cpp:98]   --->   Operation 75 'store' 'store_ln98' <Predicate = (trunc_ln96 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 76 'br' 'br_ln98' <Predicate = (trunc_ln96 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln96]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_1_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
sext_ln96_read         (read             ) [ 0000]
sext_ln96_cast         (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln96             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_1                    (load             ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
icmp_ln96              (icmp             ) [ 0110]
add_ln96               (add              ) [ 0000]
br_ln96                (br               ) [ 0000]
trunc_ln96             (trunc            ) [ 0111]
lshr_ln                (partselect       ) [ 0111]
switch_ln98            (switch           ) [ 0000]
store_ln96             (store            ) [ 0000]
br_ln96                (br               ) [ 0000]
A_addr                 (getelementptr    ) [ 0000]
A_addr_read            (read             ) [ 0000]
trunc_ln98             (trunc            ) [ 0101]
specpipeline_ln97      (specpipeline     ) [ 0000]
speclooptripcount_ln96 (speclooptripcount) [ 0000]
specloopname_ln96      (specloopname     ) [ 0000]
zext_ln96              (zext             ) [ 0000]
A_1_addr               (getelementptr    ) [ 0000]
A_1_addr_41            (getelementptr    ) [ 0000]
A_2_addr               (getelementptr    ) [ 0000]
A_3_addr               (getelementptr    ) [ 0000]
A_4_addr               (getelementptr    ) [ 0000]
A_5_addr               (getelementptr    ) [ 0000]
A_6_addr               (getelementptr    ) [ 0000]
A_7_addr               (getelementptr    ) [ 0000]
A_8_addr               (getelementptr    ) [ 0000]
A_9_addr               (getelementptr    ) [ 0000]
A_10_addr              (getelementptr    ) [ 0000]
A_11_addr              (getelementptr    ) [ 0000]
A_12_addr              (getelementptr    ) [ 0000]
A_13_addr              (getelementptr    ) [ 0000]
A_14_addr              (getelementptr    ) [ 0000]
A_15_addr              (getelementptr    ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
store_ln98             (store            ) [ 0000]
br_ln98                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln96">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_1_19">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="A_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="A_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln96_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="0"/>
<pin id="120" dir="0" index="1" bw="62" slack="0"/>
<pin id="121" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln96_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="A_1_addr_41_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_41/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="A_2_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="A_3_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="24" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="10" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="A_4_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="A_5_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="24" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="A_6_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="0"/>
<pin id="170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="A_7_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="24" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="10" slack="0"/>
<pin id="177" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="A_8_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_8_addr/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="A_9_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="24" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="10" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_9_addr/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="A_10_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="24" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="10" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_10_addr/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="A_11_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="10" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_11_addr/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="A_12_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="10" slack="0"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_12_addr/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="A_13_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="24" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_13_addr/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="A_14_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_14_addr/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="A_15_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_15_addr/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln98_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="24" slack="1"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln98_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="1"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln98_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="24" slack="1"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln98_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="24" slack="1"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln98_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="24" slack="1"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln98_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="24" slack="1"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln98_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="1"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln98_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="24" slack="1"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln98_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="24" slack="1"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln98_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="1"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln98_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="24" slack="1"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln98_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="24" slack="1"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln98_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="0" index="1" bw="24" slack="1"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln98_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="1"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln98_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="0"/>
<pin id="322" dir="0" index="1" bw="24" slack="1"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln98_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="24" slack="1"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="A_addr_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_addr_read/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln96_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="62" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_cast/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln96_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="15" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_1_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="15" slack="0"/>
<pin id="348" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln96_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="15" slack="0"/>
<pin id="351" dir="0" index="1" bw="15" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln96_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="15" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln96_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="15" slack="0"/>
<pin id="363" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="lshr_ln_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="15" slack="0"/>
<pin id="368" dir="0" index="2" bw="4" slack="0"/>
<pin id="369" dir="0" index="3" bw="5" slack="0"/>
<pin id="370" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="switch_ln98_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="0" index="3" bw="3" slack="0"/>
<pin id="380" dir="0" index="4" bw="3" slack="0"/>
<pin id="381" dir="0" index="5" bw="4" slack="0"/>
<pin id="382" dir="0" index="6" bw="4" slack="0"/>
<pin id="383" dir="0" index="7" bw="4" slack="0"/>
<pin id="384" dir="0" index="8" bw="4" slack="0"/>
<pin id="385" dir="0" index="9" bw="4" slack="0"/>
<pin id="386" dir="0" index="10" bw="4" slack="0"/>
<pin id="387" dir="0" index="11" bw="4" slack="0"/>
<pin id="388" dir="0" index="12" bw="4" slack="0"/>
<pin id="389" dir="0" index="13" bw="3" slack="0"/>
<pin id="390" dir="0" index="14" bw="3" slack="0"/>
<pin id="391" dir="0" index="15" bw="2" slack="0"/>
<pin id="392" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln98/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln96_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="15" slack="0"/>
<pin id="411" dir="0" index="1" bw="15" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="A_addr_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="1"/>
<pin id="417" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln98_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln96_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="2"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/3 "/>
</bind>
</comp>

<comp id="443" class="1005" name="i_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="0"/>
<pin id="445" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="450" class="1005" name="sext_ln96_cast_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96_cast "/>
</bind>
</comp>

<comp id="455" class="1005" name="icmp_ln96_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="459" class="1005" name="trunc_ln96_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="2"/>
<pin id="461" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln96 "/>
</bind>
</comp>

<comp id="463" class="1005" name="lshr_ln_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="2"/>
<pin id="465" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="468" class="1005" name="trunc_ln98_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="24" slack="1"/>
<pin id="470" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln98 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="112" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="112" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="112" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="112" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="112" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="112" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="112" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="112" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="112" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="112" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="112" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="112" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="112" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="112" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="112" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="112" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="222" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="215" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="208" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="201" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="194" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="187" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="180" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="173" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="166" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="159" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="152" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="145" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="138" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="131" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="124" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="229" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="100" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="118" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="346" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="346" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="346" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="66" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="68" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="393"><net_src comp="361" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="396"><net_src comp="74" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="397"><net_src comp="76" pin="0"/><net_sink comp="375" pin=4"/></net>

<net id="398"><net_src comp="78" pin="0"/><net_sink comp="375" pin=5"/></net>

<net id="399"><net_src comp="80" pin="0"/><net_sink comp="375" pin=6"/></net>

<net id="400"><net_src comp="82" pin="0"/><net_sink comp="375" pin=7"/></net>

<net id="401"><net_src comp="84" pin="0"/><net_sink comp="375" pin=8"/></net>

<net id="402"><net_src comp="86" pin="0"/><net_sink comp="375" pin=9"/></net>

<net id="403"><net_src comp="88" pin="0"/><net_sink comp="375" pin=10"/></net>

<net id="404"><net_src comp="90" pin="0"/><net_sink comp="375" pin=11"/></net>

<net id="405"><net_src comp="92" pin="0"/><net_sink comp="375" pin=12"/></net>

<net id="406"><net_src comp="94" pin="0"/><net_sink comp="375" pin=13"/></net>

<net id="407"><net_src comp="96" pin="0"/><net_sink comp="375" pin=14"/></net>

<net id="408"><net_src comp="98" pin="0"/><net_sink comp="375" pin=15"/></net>

<net id="413"><net_src comp="355" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="0" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="414" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="423"><net_src comp="332" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="435"><net_src comp="424" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="436"><net_src comp="424" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="437"><net_src comp="424" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="438"><net_src comp="424" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="439"><net_src comp="424" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="440"><net_src comp="424" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="441"><net_src comp="424" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="442"><net_src comp="424" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="446"><net_src comp="114" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="453"><net_src comp="337" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="458"><net_src comp="349" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="361" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="365" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="471"><net_src comp="420" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="479"><net_src comp="468" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="480"><net_src comp="468" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="481"><net_src comp="468" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="482"><net_src comp="468" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="483"><net_src comp="468" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="484"><net_src comp="468" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="485"><net_src comp="468" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="486"><net_src comp="468" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="487"><net_src comp="468" pin="1"/><net_sink comp="326" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: A_1 | {3 }
	Port: A_1_19 | {3 }
	Port: A_2 | {3 }
	Port: A_3 | {3 }
	Port: A_4 | {3 }
	Port: A_5 | {3 }
	Port: A_6 | {3 }
	Port: A_7 | {3 }
	Port: A_8 | {3 }
	Port: A_9 | {3 }
	Port: A_10 | {3 }
	Port: A_11 | {3 }
	Port: A_12 | {3 }
	Port: A_13 | {3 }
	Port: A_14 | {3 }
	Port: A_15 | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_96_1 : A | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_96_1 : sext_ln96 | {1 }
  - Chain level:
	State 1
		store_ln96 : 1
		i_1 : 1
		icmp_ln96 : 2
		add_ln96 : 2
		br_ln96 : 3
		trunc_ln96 : 2
		lshr_ln : 2
		switch_ln98 : 3
		store_ln96 : 3
	State 2
		A_addr_read : 1
		trunc_ln98 : 1
	State 3
		A_1_addr : 1
		A_1_addr_41 : 1
		A_2_addr : 1
		A_3_addr : 1
		A_4_addr : 1
		A_5_addr : 1
		A_6_addr : 1
		A_7_addr : 1
		A_8_addr : 1
		A_9_addr : 1
		A_10_addr : 1
		A_11_addr : 1
		A_12_addr : 1
		A_13_addr : 1
		A_14_addr : 1
		A_15_addr : 1
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln96_fu_349      |    0    |    22   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln96_fu_355      |    0    |    22   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln96_read_read_fu_118 |    0    |    0    |
|          |   A_addr_read_read_fu_332  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln96_cast_fu_337   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln96_fu_361     |    0    |    0    |
|          |      trunc_ln98_fu_420     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_365       |    0    |    0    |
|----------|----------------------------|---------|---------|
|  switch  |     switch_ln98_fu_375     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln96_fu_424      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    44   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_443      |   15   |
|   icmp_ln96_reg_455  |    1   |
|    lshr_ln_reg_463   |   10   |
|sext_ln96_cast_reg_450|   64   |
|  trunc_ln96_reg_459  |    4   |
|  trunc_ln98_reg_468  |   24   |
+----------------------+--------+
|         Total        |   118  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   44   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   118  |    -   |
+-----------+--------+--------+
|   Total   |   118  |   44   |
+-----------+--------+--------+
