#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Dec 30 18:28:13 2023
# Process ID: 2075788
# Current directory: /home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.runs/synth_1/top.vds
# Journal file: /home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.runs/synth_1/vivado.jou
# Running On: thejoey-Z390-UD, OS: Linux, CPU Frequency: 3900.655 MHz, CPU Physical cores: 6, Host memory: 33575 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.285 ; gain = 150.023 ; free physical = 1743 ; free virtual = 14502
Command: read_checkpoint -auto_incremental -incremental /home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/utils_1/imports/synth_1/riscv_cpu_tb.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/utils_1/imports/synth_1/riscv_cpu_tb.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2075815
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.367 ; gain = 378.770 ; free physical = 744 ; free virtual = 13503
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'riscv_cpu' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/riscv_cpu.v:7]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/instruction_memory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/instruction_memory.v:2]
INFO: [Synth 8-6157] synthesizing module 'IFID_pipe' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/if_id_pipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IFID_pipe' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/if_id_pipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/control_unit.v:6]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/control_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/hazard_unit.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/hazard_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'immediate_generator' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/immediate_generator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'immediate_generator' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/immediate_generator.v:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/register_file.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/register_file.v:2]
INFO: [Synth 8-6157] synthesizing module 'IDEX_pipe' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/id_ex_pipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IDEX_pipe' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/id_ex_pipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'forward_unit' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/forward_unit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'forward_unit' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/forward_unit.v:5]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/alu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/alu.v:6]
INFO: [Synth 8-6157] synthesizing module 'EXMEM_pipe' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/ex_mem_pipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EXMEM_pipe' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/ex_mem_pipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/data_memory.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/data_memory.v:4]
INFO: [Synth 8-6157] synthesizing module 'MEMWB_pipe' [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/mem_wb_pipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB_pipe' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/mem_wb_pipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'riscv_cpu' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/imports/new/riscv_cpu.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2975.734 ; gain = 508.137 ; free physical = 557 ; free virtual = 13318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2984.641 ; gain = 517.043 ; free physical = 557 ; free virtual = 13318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2984.641 ; gain = 517.043 ; free physical = 557 ; free virtual = 13318
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.641 ; gain = 0.000 ; free physical = 557 ; free virtual = 13317
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/constrs_1/imports/digilent-xdc/Zedboard-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'result[7:0]'. [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/constrs_1/imports/digilent-xdc/Zedboard-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/constrs_1/imports/digilent-xdc/Zedboard-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '1' objects of types '(port)' other than the types '(clock)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/constrs_1/imports/digilent-xdc/Zedboard-Master.xdc:54]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(clock)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/constrs_1/imports/digilent-xdc/Zedboard-Master.xdc:54]
CRITICAL WARNING: [Constraints 18-602] set_output_delay: list contains '1' objects of types '(port)' other than the types '(clock)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/constrs_1/imports/digilent-xdc/Zedboard-Master.xdc:55]
CRITICAL WARNING: [Constraints 18-472] set_output_delay: list does not contain any object of type(s) '(clock)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/constrs_1/imports/digilent-xdc/Zedboard-Master.xdc:55]
Finished Parsing XDC File [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/constrs_1/imports/digilent-xdc/Zedboard-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.srcs/constrs_1/imports/digilent-xdc/Zedboard-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3120.383 ; gain = 0.000 ; free physical = 551 ; free virtual = 13312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3120.383 ; gain = 0.000 ; free physical = 551 ; free virtual = 13312
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3120.383 ; gain = 652.785 ; free physical = 536 ; free virtual = 13296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3120.383 ; gain = 652.785 ; free physical = 536 ; free virtual = 13296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3120.383 ; gain = 652.785 ; free physical = 536 ; free virtual = 13296
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "register_file:/regs_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3120.383 ; gain = 652.785 ; free physical = 534 ; free virtual = 13296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   6 Input   32 Bit        Muxes := 1     
	  31 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "top/nolabel_line29/rf1/regs_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3120.383 ; gain = 652.785 ; free physical = 514 ; free virtual = 13281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|instruction_memory | i_memory   | 1024x23       | LUT            | 
|instruction_memory | p_0_out    | 1024x23       | LUT            | 
+-------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | nolabel_line29/dm1/memory_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 3120.383 ; gain = 652.785 ; free physical = 510 ; free virtual = 13277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 3196.133 ; gain = 728.535 ; free physical = 518 ; free virtual = 13329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | nolabel_line29/dm1/memory_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance nolabel_line29/rf1/regs_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line29/rf1/regs_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line29/dm1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 3196.133 ; gain = 728.535 ; free physical = 518 ; free virtual = 13329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3196.133 ; gain = 728.535 ; free physical = 515 ; free virtual = 13327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3196.133 ; gain = 728.535 ; free physical = 515 ; free virtual = 13327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3196.133 ; gain = 728.535 ; free physical = 515 ; free virtual = 13327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3196.133 ; gain = 728.535 ; free physical = 515 ; free virtual = 13327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3196.133 ; gain = 728.535 ; free physical = 514 ; free virtual = 13327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3196.133 ; gain = 728.535 ; free physical = 514 ; free virtual = 13327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    68|
|3     |LUT1     |   157|
|4     |LUT2     |   167|
|5     |LUT3     |   116|
|6     |LUT4     |   188|
|7     |LUT5     |   217|
|8     |LUT6     |   573|
|9     |RAMB18E1 |     2|
|10    |RAMB36E1 |     1|
|11    |FDRE     |   305|
|12    |IBUF     |     2|
|13    |OBUF     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3196.133 ; gain = 728.535 ; free physical = 514 ; free virtual = 13327
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 3196.133 ; gain = 592.793 ; free physical = 514 ; free virtual = 13327
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 3196.141 ; gain = 728.535 ; free physical = 514 ; free virtual = 13327
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3196.141 ; gain = 0.000 ; free physical = 808 ; free virtual = 13622
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.109 ; gain = 0.000 ; free physical = 786 ; free virtual = 13607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 881deea9
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 2 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:25 . Memory (MB): peak = 3215.109 ; gain = 1096.012 ; free physical = 776 ; free virtual = 13600
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2819.810; main = 2491.537; forked = 369.499
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4174.219; main = 3215.113; forked = 978.082
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/thejoey/Projects/rv32i-pipelined-cpu/rv32i-pipelined-cpu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 18:29:50 2023...
