$date
	Wed Nov 20 17:48:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module microc_tb $end
$var wire 1 ! z $end
$var wire 6 " Opcode [5:0] $end
$var reg 3 # Op [2:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & s_inc $end
$var reg 1 ' s_inm $end
$var reg 1 ( we3 $end
$var reg 1 ) wez $end
$scope module microc1 $end
$var wire 3 * Op [2:0] $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & s_inc $end
$var wire 1 ' s_inm $end
$var wire 1 ( we3 $end
$var wire 1 ) wez $end
$var wire 1 + zero $end
$var wire 1 ! z $end
$var wire 4 , salida_muxreg [3:0] $end
$var wire 8 - salida_muxalu [7:0] $end
$var wire 8 . WD3 [7:0] $end
$var wire 4 / WA3 [3:0] $end
$var wire 8 0 RD2 [7:0] $end
$var wire 8 1 RD1 [7:0] $end
$var wire 4 2 RA2 [3:0] $end
$var wire 4 3 RA1 [3:0] $end
$var wire 10 4 PC_nuevo [9:0] $end
$var wire 10 5 PC_incrementado [9:0] $end
$var wire 10 6 PC_actual [9:0] $end
$var wire 6 7 Opcode [5:0] $end
$var wire 16 8 Instruccion [15:0] $end
$var wire 8 9 Inmediato [7:0] $end
$var wire 10 : Dir_salto [9:0] $end
$scope module alu_inst $end
$var wire 3 ; Op [2:0] $end
$var wire 8 < B [7:0] $end
$var wire 8 = A [7:0] $end
$var reg 8 > S [7:0] $end
$var reg 1 + zero $end
$upscope $end
$scope module banco_registros $end
$var wire 4 ? RA1 [3:0] $end
$var wire 4 @ WA3 [3:0] $end
$var wire 8 A WD3 [7:0] $end
$var wire 1 $ clk $end
$var wire 1 ( we3 $end
$var wire 8 B RD2 [7:0] $end
$var wire 8 C RD1 [7:0] $end
$var wire 4 D RA2 [3:0] $end
$upscope $end
$scope module memoria_programa $end
$var wire 16 E Data [15:0] $end
$var wire 1 $ clk $end
$var wire 10 F Address [9:0] $end
$upscope $end
$scope module mux_alu $end
$var wire 8 G D0 [7:0] $end
$var wire 8 H D1 [7:0] $end
$var wire 1 ' s $end
$var wire 8 I Y [7:0] $end
$var parameter 32 J WIDTH $end
$upscope $end
$scope module mux_pc $end
$var wire 10 K D0 [9:0] $end
$var wire 1 & s $end
$var wire 10 L Y [9:0] $end
$var wire 10 M D1 [9:0] $end
$var parameter 32 N WIDTH $end
$upscope $end
$scope module mux_reg $end
$var wire 4 O D0 [3:0] $end
$var wire 4 P D1 [3:0] $end
$var wire 1 ' s $end
$var wire 4 Q Y [3:0] $end
$var parameter 32 R WIDTH $end
$upscope $end
$scope module registro_pc $end
$var wire 10 S D [9:0] $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var parameter 32 T WIDTH $end
$var reg 10 U Q [9:0] $end
$upscope $end
$scope module registro_zero $end
$var wire 1 ) carga $end
$var wire 1 $ clk $end
$var wire 1 + d $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$scope module sum_pc $end
$var wire 10 V A [9:0] $end
$var wire 10 W B [9:0] $end
$var wire 10 X Y [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module regA $end
$var wire 1 Y CargaA $end
$var wire 1 Z ResetA $end
$var wire 1 [ clk $end
$var wire 4 \ entA [3:0] $end
$var wire 4 ] q [3:0] $end
$scope module ffa0 $end
$var wire 1 Y carga $end
$var wire 1 [ clk $end
$var wire 1 ^ d $end
$var wire 1 Z reset $end
$var parameter 32 _ retardo $end
$var reg 1 ` q $end
$upscope $end
$scope module ffa1 $end
$var wire 1 Y carga $end
$var wire 1 [ clk $end
$var wire 1 a d $end
$var wire 1 Z reset $end
$var parameter 32 b retardo $end
$var reg 1 c q $end
$upscope $end
$scope module ffa2 $end
$var wire 1 Y carga $end
$var wire 1 [ clk $end
$var wire 1 d d $end
$var wire 1 Z reset $end
$var parameter 32 e retardo $end
$var reg 1 f q $end
$upscope $end
$scope module ffa3 $end
$var wire 1 Y carga $end
$var wire 1 [ clk $end
$var wire 1 g d $end
$var wire 1 Z reset $end
$var parameter 32 h retardo $end
$var reg 1 i q $end
$upscope $end
$upscope $end
$scope module regQ $end
$var wire 1 j CargaQ $end
$var wire 1 k DesplazaQ $end
$var wire 1 l clk $end
$var wire 1 m enable $end
$var wire 3 n entQ [2:0] $end
$var wire 1 o reset $end
$var wire 3 p q [2:0] $end
$scope module ff0 $end
$var wire 1 m carga $end
$var wire 1 l clk $end
$var wire 1 q inp_c $end
$var wire 1 r inp_d $end
$var wire 1 o reset $end
$var wire 1 j selc_d $end
$var wire 1 s q $end
$var wire 1 t inp $end
$scope module ff0 $end
$var wire 1 m carga $end
$var wire 1 l clk $end
$var wire 1 o reset $end
$var wire 1 t d $end
$var parameter 32 u retardo $end
$var reg 1 s q $end
$upscope $end
$scope module mux0 $end
$var wire 1 r a $end
$var wire 1 q b $end
$var wire 1 t out $end
$var wire 1 j s $end
$var wire 1 v s_n $end
$var wire 1 w sa $end
$var wire 1 x sb $end
$upscope $end
$upscope $end
$scope module ff1 $end
$var wire 1 m carga $end
$var wire 1 l clk $end
$var wire 1 y inp_c $end
$var wire 1 z inp_d $end
$var wire 1 o reset $end
$var wire 1 j selc_d $end
$var wire 1 { q $end
$var wire 1 | inp $end
$scope module ff0 $end
$var wire 1 m carga $end
$var wire 1 l clk $end
$var wire 1 o reset $end
$var wire 1 | d $end
$var parameter 32 } retardo $end
$var reg 1 { q $end
$upscope $end
$scope module mux0 $end
$var wire 1 z a $end
$var wire 1 y b $end
$var wire 1 | out $end
$var wire 1 j s $end
$var wire 1 ~ s_n $end
$var wire 1 !" sa $end
$var wire 1 "" sb $end
$upscope $end
$upscope $end
$scope module ff2 $end
$var wire 1 m carga $end
$var wire 1 l clk $end
$var wire 1 #" inp_c $end
$var wire 1 $" inp_d $end
$var wire 1 o reset $end
$var wire 1 j selc_d $end
$var wire 1 %" q $end
$var wire 1 &" inp $end
$scope module ff0 $end
$var wire 1 m carga $end
$var wire 1 l clk $end
$var wire 1 o reset $end
$var wire 1 &" d $end
$var parameter 32 '" retardo $end
$var reg 1 %" q $end
$upscope $end
$scope module mux0 $end
$var wire 1 $" a $end
$var wire 1 #" b $end
$var wire 1 &" out $end
$var wire 1 j s $end
$var wire 1 (" s_n $end
$var wire 1 )" sa $end
$var wire 1 *" sb $end
$upscope $end
$upscope $end
$upscope $end
$scope module uc $end
$var wire 1 +" clk $end
$var wire 1 ," q0 $end
$var wire 1 -" start $end
$var wire 1 ." ResetA $end
$var wire 1 /" Fin $end
$var wire 1 0" DesplazaQ $end
$var wire 1 1" CargaQ $end
$var wire 1 2" CargaA $end
$var parameter 3 3" S0 $end
$var parameter 3 4" S1 $end
$var parameter 3 5" S2 $end
$var parameter 3 6" S3 $end
$var parameter 3 7" S4 $end
$var parameter 3 8" S5 $end
$var parameter 3 9" S6 $end
$var parameter 32 :" retardo $end
$var reg 3 ;" nextstate [2:0] $end
$var reg 3 <" state [2:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 :"
b110 9"
b101 8"
b100 7"
b11 6"
b10 5"
b1 4"
b0 3"
b1 '"
b1 }
b1 u
b1 h
b1 e
b1 b
b1 _
b1010 T
b100 R
b1010 N
b1000 J
$end
#0
$dumpvars
bx <"
bx ;"
x2"
x1"
x0"
x/"
x."
z-"
z,"
z+"
x*"
0)"
z("
x&"
x%"
0$"
z#"
x""
x!"
z~
x|
x{
xz
zy
xx
xw
zv
xt
xs
xr
zq
bx p
zo
bz n
xm
zl
zk
zj
xi
zg
xf
zd
xc
za
x`
z^
bx ]
bz \
z[
zZ
zY
b1 X
b1 W
b0 V
b0 U
b11 S
b0 Q
b11 P
b0 O
b1 M
b11 L
b11 K
b0 I
b11 H
b0 G
b0 F
b100000000000011 E
b0 D
b0 C
b0 B
b0 A
b11 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b11 :
b11 9
b100000000000011 8
b10000 7
b0 6
b1 5
b11 4
b0 3
b0 2
b0 1
b0 0
b11 /
b0 .
b0 -
b0 ,
1+
b0 *
0)
0(
0'
0&
1%
0$
b0 #
b10000 "
0!
$end
#500
1$
#1000
0$
0%
#1500
b1 4
b1 L
b1 S
b1 9
b1 H
b1 /
b1 @
b1 P
b1 :
b1 K
b100 "
b100 7
b100 5
b100 M
b100 X
b1000000000001 8
b1000000000001 E
b11 6
b11 F
b11 U
b11 V
1$
#2000
0$
#2500
b100010 9
b100010 H
b10 /
b10 @
b10 P
b10 2
b10 O
b100010 :
b100010 K
1!
b101 5
b101 M
b101 X
b1000000100010 8
b1000000100010 E
b100 6
b100 F
b100 U
b100 V
0+
b100010 .
b100010 >
b100010 A
b100010 -
b100010 =
b100010 I
b10 ,
b10 D
b10 Q
b101 4
b101 L
b101 S
1$
1)
1(
1'
1&
#3000
0$
#3500
b110011 .
b110011 >
b110011 A
b110011 -
b110011 =
b110011 I
b11 ,
b11 D
b11 Q
b0 0
b0 <
b0 B
b110 4
b110 L
b110 S
b110011 9
b110011 H
b11 /
b11 @
b11 P
b11 2
b11 O
b110011 :
b110011 K
b110 5
b110 M
b110 X
b1000000110011 8
b1000000110011 E
b101 6
b101 F
b101 U
b101 V
0!
1$
#4000
0$
#4500
b100000 .
b100000 >
b100000 A
b100000 -
b100000 =
b100000 I
b0 ,
b0 D
b0 Q
b0 0
b0 <
b0 B
b111 4
b111 L
b111 S
b100000 9
b100000 H
b0 /
b0 @
b0 P
b10 2
b10 O
b1 3
b1 ?
b100100000 :
b100100000 K
b101100 "
b101100 7
b111 5
b111 M
b111 X
b1011000100100000 8
b1011000100100000 E
b110 6
b110 F
b110 U
b110 V
1$
#5000
0$
#5500
b1000 4
b1000 L
b1000 S
b1100 9
b1100 H
b1100 /
b1100 @
b1100 P
b0 2
b0 O
b100 3
b100 ?
b1100 :
b1100 K
b10001 "
b10001 7
b1000 5
b1000 M
b1000 X
b100010000001100 8
b100010000001100 E
b111 6
b111 F
b111 U
b111 V
1!
b0 0
b0 <
b0 B
1+
b0 .
b0 >
b0 A
b0 -
b0 =
b0 I
b0 ,
b0 D
b0 Q
1$
b11 #
b11 *
b11 ;
0'
#6000
0$
#6500
b0 3
b0 ?
b10000 "
b10000 7
b1101 5
b1101 M
b1101 X
b100000000001100 8
b100000000001100 E
b1100 6
b1100 F
b1100 U
b1100 V
b1100 4
b1100 L
b1100 S
1$
b0 #
b0 *
b0 ;
0(
0&
#7000
0$
#7500
1$
0)
#8000
0$
#8500
1$
#9000
0$
#9500
1$
#10000
0$
#10500
1$
#11000
0$
#11500
1$
#12000
0$
#12500
1$
#13000
0$
#13500
1$
#14000
0$
#14500
1$
#15000
0$
#15500
1$
#16000
0$
#16500
1$
#17000
0$
#17500
1$
#18000
0$
#18500
1$
#19000
0$
#19500
1$
#20000
0$
#20500
1$
#21000
0$
#21500
1$
