#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Aug 20 05:35:25 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {rck} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {rck} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {sck} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {sck} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {ser} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {ser} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.36 sec
Worst slack after clock region global placement is 998175
Wirelength after clock region global placement is 701 and checksum is 1912591EB7BA13E7.
1st GP placement takes 2.42 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.08 sec.

Wirelength after Pre Global Placement is 701 and checksum is 1912591EB7BA13E7.
Pre global placement takes 3.05 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst rck_obuf/opit_1 on IOLHR_16_18.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst sck_obuf/opit_1 on IOLHR_16_24.
Placed fixed group with base inst ser_obuf/opit_1 on IOLHR_16_132.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994235.
	2 iterations finished.
	Final slack 995369.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 998169
2nd GP placement takes 0.25 sec.

Wirelength after global placement is 720 and checksum is 12CE6665BB032365.
Global placement takes 0.25 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 58 LUT6 in collection, pack success:12
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 747 and checksum is A563DEAE53B4B795.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994235.
	2 iterations finished.
	Final slack 995266.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 998283
3rd GP placement takes 0.25 sec.

Wirelength after post global placement is 707 and checksum is B977E77AAE3DCA4E.
Packing LUT6D started.
I: LUT6D pack result: There are 34 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.27 sec.

Phase 4 Legalization started.
The average distance in LP is 0.978723.
Wirelength after legalization is 1116 and checksum is F24E9BCBFBF8BB27.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997513.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 1116 and checksum is F24E9BCBFBF8BB27.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997513, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997513, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 1116 and checksum is F24E9BCBFBF8BB27.
Timing-driven detailed placement takes 0.09 sec.

Worst slack is 997513, TNS after placement is 0.
Placement done.
Total placement takes 3.70 sec.
Finished placement.

Routing started.
Building routing graph takes 3.53 sec.
Worst slack is 997513, TNS before global route is 0.
Processing design graph takes 0.80 sec.
Total memory for routing:
	215.956302 M.
Total nets for routing : 219.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 4 nets, it takes 0.02 sec.
Global routing takes 0.09 sec.
Total 226 subnets.
    forward max bucket size 107 , backward 17.
        Unrouted nets 111 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 33 , backward 16.
        Unrouted nets 91 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 19.
        Unrouted nets 57 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 37 , backward 21.
        Unrouted nets 50 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 40 , backward 21.
        Unrouted nets 28 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 21.
        Unrouted nets 21 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 39 , backward 22.
        Unrouted nets 17 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 15.
        Unrouted nets 8 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 21.
        Unrouted nets 5 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 20.
        Unrouted nets 7 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 30 , backward 18.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 11 iterations
I: Design net hc595_ctrl_inst/N134 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N134_inv/gateop:L6 to hc595_ctrl_inst/data_cp/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N167 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N167/gateop:L6 to hc595_ctrl_inst/data_cp_10/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N146 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N146_inv/gateop:L6 to hc595_ctrl_inst/data_cp_4/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N158 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N158/gateop:L6 to hc595_ctrl_inst/data_cp_7/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14558 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14558/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_6/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14549 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14549_inv/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_1/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14543 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14543/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_2/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14546 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14546/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14552 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14552/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_4/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N170 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N170/gateop:L6 to hc595_ctrl_inst/data_cp_11/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N149 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N149_inv/gateop:L6 to hc595_ctrl_inst/data_cp_5/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N161 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N161/gateop:L6 to hc595_ctrl_inst/data_cp_8/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N137 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N137_inv/gateop:L6 to hc595_ctrl_inst/data_cp_1/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N143 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N143_inv/gateop:L6 to hc595_ctrl_inst/data_cp_3/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14561 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14561/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_3/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14555 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14555/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_5/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N152 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N152_inv/gateop:L6 to hc595_ctrl_inst/data_cp_6/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N164 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N164/gateop:L6 to hc595_ctrl_inst/data_cp_9/opit_0:CLK is routed by SRB.
Detailed routing takes 0.14 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 1401.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 5.59 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 43       | 11675         | 1                  
|   FF                        | 61       | 93400         | 1                  
|   LUT                       | 73       | 46700         | 1                  
|   LUT-FF pairs              | 34       | 46700         | 1                  
| Use of CLMS                 | 26       | 4975          | 1                  
|   FF                        | 26       | 39800         | 1                  
|   LUT                       | 15       | 19900         | 1                  
|   LUT-FF pairs              | 5        | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 36       | 10550         | 1                  
| Use of HCKB                 | 1        | 96            | 2                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 5        | 300           | 2                  
|   IOBD                      | 4        | 144           | 3                  
|   IOBS                      | 1        | 156           | 1                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 5        | 300           | 2                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'led_diaplay_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:29s
Action pnr: CPU time elapsed is 0h:0m:23s
Action pnr: Process CPU time elapsed is 0h:0m:23s
Current time: Wed Aug 20 05:35:52 2025
Action pnr: Peak memory pool usage is 1,121 MB
