<stg><name>fc_layer3</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="2" to="12">
<condition id="50">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="2" to="3">
<condition id="60">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="4">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="4" to="5">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="5" to="6">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="6" to="7">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="7" to="8">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="8" to="9">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="9" to="10">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="10" to="11">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="11" to="2">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="12" to="13">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="13" to="14">
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="14" to="13">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader64.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str175, i32 0, i32 0, [1 x i8]* @p_str176, [1 x i8]* @p_str177, [1 x i8]* @p_str178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str179, [1 x i8]* @p_str180)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader64.preheader:1  %empty_507 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str188, i32 0, i32 0, [1 x i8]* @p_str189, [1 x i8]* @p_str190, [1 x i8]* @p_str191, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str192, [1 x i8]* @p_str193)

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
.preheader64.preheader:2  %output_V = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:3  %output_V_addr = getelementptr [10 x i16]* %output_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.preheader64.preheader:4  store i16 0, i16* %output_V_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:5  %output_V_addr_2 = getelementptr [10 x i16]* %output_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:6  %output_V_addr_3 = getelementptr [10 x i16]* %output_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_V_addr_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:7  %output_V_addr_4 = getelementptr [10 x i16]* %output_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_V_addr_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:8  %output_V_addr_5 = getelementptr [10 x i16]* %output_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_V_addr_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:9  %output_V_addr_6 = getelementptr [10 x i16]* %output_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_V_addr_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:10  %output_V_addr_7 = getelementptr [10 x i16]* %output_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_V_addr_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:11  %output_V_addr_8 = getelementptr [10 x i16]* %output_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_V_addr_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:12  %output_V_addr_9 = getelementptr [10 x i16]* %output_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_V_addr_9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:13  %output_V_addr_10 = getelementptr [10 x i16]* %output_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="output_V_addr_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.preheader:14  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader64:0  %j = phi i7 [ %j_1, %0 ], [ 0, %.preheader64.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:1  %exitcond1 = icmp eq i7 %j, -44

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:2  %j_1 = add i7 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader64:3  br i1 %exitcond1, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="7">
<![CDATA[
:5  %tmp = zext i7 %j to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %fc_layer3_weights_V_s = getelementptr [84 x i12]* @fc_layer3_weights_V_10, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="7">
<![CDATA[
:9  %fc_layer3_weights_V_1 = load i12* %fc_layer3_weights_V_s, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="4">
<![CDATA[
:11  %output_V_load = load i16* %output_V_addr, align 2

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %fc_layer3_weights_V_2 = getelementptr [84 x i12]* @fc_layer3_weights_V_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="7">
<![CDATA[
:18  %fc_layer3_weights_V_3 = load i12* %fc_layer3_weights_V_2, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="4">
<![CDATA[
:20  %output_V_load_1 = load i16* %output_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_V_712 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_712"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="16">
<![CDATA[
:6  %OP2_V_cast = sext i16 %tmp_V_712 to i28

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="7">
<![CDATA[
:9  %fc_layer3_weights_V_1 = load i12* %fc_layer3_weights_V_s, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="28" op_0_bw="12">
<![CDATA[
:10  %tmp_2 = sext i12 %fc_layer3_weights_V_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="4">
<![CDATA[
:11  %output_V_load = load i16* %output_V_addr, align 2

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:12  %tmp_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:13  %tmp_313_cast = mul i28 %tmp_2, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="tmp_313_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:14  %p_Val2_5 = add i28 %tmp_3, %tmp_313_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="7">
<![CDATA[
:18  %fc_layer3_weights_V_3 = load i12* %fc_layer3_weights_V_2, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="12">
<![CDATA[
:19  %tmp_6 = sext i12 %fc_layer3_weights_V_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="4">
<![CDATA[
:20  %output_V_load_1 = load i16* %output_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:21  %tmp_30_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_1, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:22  %tmp_313_1_cast = mul i28 %tmp_6, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="tmp_313_1_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:23  %p_Val2_5_1 = add i28 %tmp_30_1, %tmp_313_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_33_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %fc_layer3_weights_V_4 = getelementptr [84 x i12]* @fc_layer3_weights_V_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="7">
<![CDATA[
:27  %fc_layer3_weights_V_5 = load i12* %fc_layer3_weights_V_4, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_5"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="4">
<![CDATA[
:29  %output_V_load_2 = load i16* %output_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %fc_layer3_weights_V_6 = getelementptr [84 x i11]* @fc_layer3_weights_V_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_6"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="7">
<![CDATA[
:36  %fc_layer3_weights_V_7 = load i11* %fc_layer3_weights_V_6, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_7"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="4">
<![CDATA[
:40  %output_V_load_3 = load i16* %output_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="16">
<![CDATA[
:7  %OP2_V_cast_cast = sext i16 %tmp_V_712 to i27

]]></Node>
<StgValue><ssdm name="OP2_V_cast_cast"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="7">
<![CDATA[
:27  %fc_layer3_weights_V_5 = load i12* %fc_layer3_weights_V_4, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_5"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="12">
<![CDATA[
:28  %tmp_7 = sext i12 %fc_layer3_weights_V_5 to i28

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="4">
<![CDATA[
:29  %output_V_load_2 = load i16* %output_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:30  %tmp_30_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_2, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:31  %tmp_313_2_cast = mul i28 %tmp_7, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="tmp_313_2_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:32  %p_Val2_5_2 = add i28 %tmp_30_2, %tmp_313_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_33_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="7">
<![CDATA[
:36  %fc_layer3_weights_V_7 = load i11* %fc_layer3_weights_V_6, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_7"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="11">
<![CDATA[
:37  %OP1_V_3_cast_cast = sext i11 %fc_layer3_weights_V_7 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast_cast"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:38  %p_Val2_4_3 = mul i27 %OP1_V_3_cast_cast, %OP2_V_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="27">
<![CDATA[
:39  %p_Val2_4_3_cast = sext i27 %p_Val2_4_3 to i28

]]></Node>
<StgValue><ssdm name="p_Val2_4_3_cast"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="4">
<![CDATA[
:40  %output_V_load_3 = load i16* %output_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:41  %tmp_30_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_3, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:42  %p_Val2_5_3 = add i28 %tmp_30_3, %p_Val2_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp_33_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %fc_layer3_weights_V_8 = getelementptr [84 x i12]* @fc_layer3_weights_V_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_8"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="7">
<![CDATA[
:46  %fc_layer3_weights_V_9 = load i12* %fc_layer3_weights_V_8, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_9"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="4">
<![CDATA[
:48  %output_V_load_4 = load i16* %output_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %fc_layer3_weights_V_10 = getelementptr [84 x i12]* @fc_layer3_weights_V_5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_10"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="7">
<![CDATA[
:55  %fc_layer3_weights_V_11 = load i12* %fc_layer3_weights_V_10, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_11"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="4">
<![CDATA[
:57  %output_V_load_5 = load i16* %output_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %fc_layer3_weights_V_12 = getelementptr [84 x i12]* @fc_layer3_weights_V_6, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_12"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="7">
<![CDATA[
:64  %fc_layer3_weights_V_13 = load i12* %fc_layer3_weights_V_12, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_13"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %fc_layer3_weights_V_14 = getelementptr [84 x i12]* @fc_layer3_weights_V_7, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_14"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="7">
<![CDATA[
:73  %fc_layer3_weights_V_15 = load i12* %fc_layer3_weights_V_14, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_15"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %fc_layer3_weights_V_16 = getelementptr [84 x i12]* @fc_layer3_weights_V_8, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_16"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="7">
<![CDATA[
:82  %fc_layer3_weights_V_17 = load i12* %fc_layer3_weights_V_16, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_17"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %fc_layer3_weights_V_18 = getelementptr [84 x i11]* @fc_layer3_weights_V_9, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_18"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="7">
<![CDATA[
:91  %fc_layer3_weights_V_19 = load i11* %fc_layer3_weights_V_18, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="7">
<![CDATA[
:46  %fc_layer3_weights_V_9 = load i12* %fc_layer3_weights_V_8, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_9"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="12">
<![CDATA[
:47  %tmp_8 = sext i12 %fc_layer3_weights_V_9 to i28

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="4">
<![CDATA[
:48  %output_V_load_4 = load i16* %output_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:49  %tmp_30_4 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_4, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_4"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:50  %tmp_313_4_cast = mul i28 %tmp_8, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="tmp_313_4_cast"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:51  %p_Val2_5_4 = add i28 %tmp_30_4, %tmp_313_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52  %tmp_33_4 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_4, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="7">
<![CDATA[
:55  %fc_layer3_weights_V_11 = load i12* %fc_layer3_weights_V_10, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_11"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="12">
<![CDATA[
:56  %tmp_9 = sext i12 %fc_layer3_weights_V_11 to i28

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="4">
<![CDATA[
:57  %output_V_load_5 = load i16* %output_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_5"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:58  %tmp_30_5 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_5, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_5"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:59  %tmp_313_5_cast = mul i28 %tmp_9, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="tmp_313_5_cast"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:60  %p_Val2_5_5 = add i28 %tmp_30_5, %tmp_313_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_5"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %tmp_33_5 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_5, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_5"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="7">
<![CDATA[
:64  %fc_layer3_weights_V_13 = load i12* %fc_layer3_weights_V_12, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_13"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="4">
<![CDATA[
:66  %output_V_load_6 = load i16* %output_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_6"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="7">
<![CDATA[
:73  %fc_layer3_weights_V_15 = load i12* %fc_layer3_weights_V_14, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_15"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="4">
<![CDATA[
:75  %output_V_load_7 = load i16* %output_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_7"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="7">
<![CDATA[
:82  %fc_layer3_weights_V_17 = load i12* %fc_layer3_weights_V_16, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_17"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="7">
<![CDATA[
:91  %fc_layer3_weights_V_19 = load i11* %fc_layer3_weights_V_18, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_19"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="28" op_0_bw="12">
<![CDATA[
:65  %tmp_4 = sext i12 %fc_layer3_weights_V_13 to i28

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="4">
<![CDATA[
:66  %output_V_load_6 = load i16* %output_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_6"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:67  %tmp_30_6 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_6, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_6"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:68  %tmp_313_6_cast = mul i28 %tmp_4, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="tmp_313_6_cast"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:69  %p_Val2_5_6 = add i28 %tmp_30_6, %tmp_313_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_6"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:70  %tmp_33_6 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_6, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_6"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="28" op_0_bw="12">
<![CDATA[
:74  %tmp_10 = sext i12 %fc_layer3_weights_V_15 to i28

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="4">
<![CDATA[
:75  %output_V_load_7 = load i16* %output_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_7"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:76  %tmp_30_7 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_7, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_7"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:77  %tmp_313_7_cast = mul i28 %tmp_10, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="tmp_313_7_cast"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:78  %p_Val2_5_7 = add i28 %tmp_30_7, %tmp_313_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_7"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:79  %tmp_33_7 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_7, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_7"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="4">
<![CDATA[
:84  %output_V_load_8 = load i16* %output_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_8"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="4">
<![CDATA[
:95  %output_V_load_9 = load i16* %output_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="127" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:16  store i16 %tmp_5, i16* %output_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:25  store i16 %tmp_33_1, i16* %output_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="28" op_0_bw="12">
<![CDATA[
:83  %tmp_11 = sext i12 %fc_layer3_weights_V_17 to i28

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="4">
<![CDATA[
:84  %output_V_load_8 = load i16* %output_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_8"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:85  %tmp_30_8 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_8, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_8"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:86  %tmp_313_8_cast = mul i28 %tmp_11, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="tmp_313_8_cast"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:87  %p_Val2_5_8 = add i28 %tmp_30_8, %tmp_313_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_8"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88  %tmp_33_8 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_8, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_8"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="27" op_0_bw="11">
<![CDATA[
:92  %OP1_V_9_cast_cast = sext i11 %fc_layer3_weights_V_19 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast_cast"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:93  %p_Val2_4_9 = mul i27 %OP1_V_9_cast_cast, %OP2_V_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_9"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="27">
<![CDATA[
:94  %p_Val2_4_9_cast = sext i27 %p_Val2_4_9 to i28

]]></Node>
<StgValue><ssdm name="p_Val2_4_9_cast"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="4">
<![CDATA[
:95  %output_V_load_9 = load i16* %output_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_9"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:96  %tmp_30_9 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_9, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_9"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:97  %p_Val2_5_9 = add i28 %tmp_30_9, %p_Val2_4_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_9"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:98  %tmp_33_9 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_9, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="142" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:34  store i16 %tmp_33_2, i16* %output_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:44  store i16 %tmp_33_3, i16* %output_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="144" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:53  store i16 %tmp_33_4, i16* %output_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:62  store i16 %tmp_33_5, i16* %output_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:71  store i16 %tmp_33_6, i16* %output_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:80  store i16 %tmp_33_7, i16* %output_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_508 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 10, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:89  store i16 %tmp_33_8, i16* %output_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:99  store i16 %tmp_33_9, i16* %output_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:100  %empty_509 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str51, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:101  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i4 [ %i, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %i1, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_510 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i = add i4 %i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_s = zext i4 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_V_addr_1 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="4">
<![CDATA[
:3  %p_Val2_s = load i16* %output_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str53) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="4">
<![CDATA[
:3  %p_Val2_s = load i16* %output_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="16">
<![CDATA[
:4  %tmp_12 = trunc i16 %p_Val2_s to i15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i = icmp sgt i16 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:6  %tmp_V = select i1 %tmp_i, i15 %tmp_12, i15 0

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="15">
<![CDATA[
:7  %tmp_V_1 = zext i15 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
