============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:18:13 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: MET (3 ps) Setup Check with Pin lp_riscv/i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[28]/CK->D
          Group: reg2reg
     Startpoint: (R) lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[5]/CK
          Clock: (R) CLK
       Endpoint: (F) lp_riscv/i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[28]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    6300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6300            0     
                                              
             Setup:-     112                  
       Uncertainty:-     125                  
     Required Time:=    6063                  
      Launch Clock:-       0                  
         Data Path:-    6060                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                           Flags   Arc   Edge        Cell         Fanout Trans Delay Arrival 
#                                                                                                               (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------
  lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[5]/CK   -       -     R     (arrival)              52     0     0       0 
  lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[5]/Q    -       CK->Q R     DFFRPQ_X2M_A9TL        16   162   347     347 
  lp_riscv/g76990/Y                                              -       CN->Y R     NAND3XXB_X3M_A9TL       2    87   163     510 
  lp_riscv/g76948/Y                                              -       A->Y  F     INV_X2B_A9TL            1    58    62     572 
  lp_riscv/g76897/Y                                              -       B->Y  F     AND2_X8M_A9TL          16    66   130     702 
  lp_riscv/g76405__1666/Y                                        -       BN->Y F     NAND2XB_X2M_A9TL        2    77   145     847 
  lp_riscv/g76329/Y                                              -       A->Y  R     INV_X2M_A9TL            4    57    60     907 
  lp_riscv/g76271__1617/Y                                        -       A->Y  F     NAND2XB_X1M_A9TL        1    40    42     948 
  lp_riscv/g124747/Y                                             -       A->Y  R     INV_X0P5M_A9TH          3   376   243    1192 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_162_45_g1254/Y      -       A->Y  F     INV_X2M_A9TL            2   118   115    1306 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_162_45_g1306/Y      -       A1->Y R     AOI21B_X3M_A9TL         3   124   140    1446 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_162_45_g1089/Y      -       A0->Y F     OAI21_X3M_A9TL          5    78    89    1535 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_162_45_g1053/Y      -       A1->Y R     AOI21_X1M_A9TL          1    98   107    1642 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_162_45_g1034/Y      -       B0->Y F     OAI21_X1P4M_A9TL        1    52    62    1704 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_162_45_g1300/Y      -       B->Y  F     XNOR2_X0P7M_A9TL        3   120   141    1845 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_176_44_g1160/Y      -       A->Y  R     NOR2_X1A_A9TL           4   173   143    1988 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_176_44_g1103/Y      -       B->Y  F     NOR2_X1B_A9TL           2   111   124    2111 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_176_44_g1081/Y      -       A->Y  R     INV_X1M_A9TL            3    90    91    2202 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_176_44_g1060/Y      -       B->Y  F     NOR2_X2A_A9TL           2    53    64    2266 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_176_44_g1018/Y      -       A0->Y R     AOI21_X2M_A9TL          1   104    96    2362 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_176_44_g978/Y       -       A->Y  F     NAND2_X4M_A9TL         14    96    86    2448 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_176_44_g951/Y       -       B1->Y F     AO1B2_X2M_A9TL          1    46   120    2568 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_add_176_44_g1201/Y      -       B->Y  F     XNOR2_X1M_A9TL          1    73   113    2682 
  lp_riscv/g79478/Y                                              -       A0->Y R     AOI21_X2M_A9TL          1    84    90    2771 
  lp_riscv/g79432/Y                                              -       B->Y  F     NAND2_X2A_A9TL         15   167   131    2902 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2301/Y      -       B->Y  R     MXIT2_X0P5M_A9TL        2   206   163    3065 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2421/Y      -       B->Y  R     MXT2_X0P7M_A9TL         2    78   181    3246 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2164/Y      -       A->Y  F     MXIT2_X0P5M_A9TL        2    97    91    3337 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2123/Y      -       B->Y  R     MXIT2_X0P5M_A9TL        2   195   136    3473 
  lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2106/Y      -       B->Y  F     MXIT2_X0P5M_A9TL        1    94   115    3589 
  lp_riscv/g118584/Y                                             -       A0->Y R     AOI21_X1M_A9TL          1   140   124    3713 
  lp_riscv/g117422/Y                                             -       A->Y  F     NAND4XXXB_X3M_A9TL      3   105    89    3802 
  lp_riscv/g116541/Y                                             -       B->Y  R     MXIT2_X2M_A9TL          3   127   105    3906 
  lp_riscv/g116048/Y                                             -       A1->Y F     OAI22_X1M_A9TL          1    83   101    4008 
  lp_riscv/g115805/Y                                             -       B->Y  R     NAND2_X1M_A9TL          1    67    68    4076 
  lp_riscv/g115795/Y                                             -       B0->Y F     OAI31_X1M_A9TL          1    90    80    4155 
  lp_riscv/g115611/Y                                             -       B->Y  R     NAND2_X1M_A9TL          1    60    72    4227 
  lp_riscv/g115435/Y                                             -       C0->Y F     OAI211_X1M_A9TL         1    81    71    4298 
  lp_riscv/g115291/Y                                             -       A->Y  R     MXIT2_X1M_A9TL          1   147   106    4404 
  lp_riscv/g115286/Y                                             -       B->Y  F     MXIT2_X2M_A9TL          1    83    87    4491 
  lp_riscv/g115285/Y                                             -       B->Y  R     NAND3XXB_X3M_A9TL       1   111    93    4584 
  lp_riscv/g115284/Y                                             -       A->Y  F     NOR2XB_X6M_A9TL         9    57    62    4646 
  lp_riscv/drc_bufs123510/Y                                      -       A->Y  R     INV_X1M_A9TL            4   104    85    4731 
  lp_riscv/drc_bufs123508/Y                                      -       A->Y  F     INV_X2M_A9TL           14    86    83    4814 
  lp_riscv/g115256/Y                                             -       B0->Y R     AOI21_X1M_A9TL          1    94    91    4905 
  lp_riscv/g115229/Y                                             -       A->Y  F     MXIT2_X1M_A9TL          1    93    70    4976 
  lp_riscv/g115216/Y                                             -       B->Y  R     NAND2_X1M_A9TL          1    87    78    5054 
  lp_riscv/g124502/Y                                             -       B0->Y F     OAI2XB1_X1P4M_A9TL      1    80    64    5118 
  lp_riscv/g115168/Y                                             -       B->Y  R     NOR2_X1P4A_A9TL         3   106   102    5220 
  lp_riscv/g113498/Y                                             -       A0->Y F     OAI211_X1M_A9TL         1    82    88    5308 
  lp_riscv/g112984/Y                                             -       B->Y  R     NOR2_X1A_A9TL           2   116   106    5415 
  lp_riscv/g112941/Y                                             -       A->Y  F     INV_X1M_A9TL            1    41    47    5462 
  lp_riscv/g112588/Y                                             -       A1->Y R     AOI221_X1M_A9TL         1   147   158    5620 
  lp_riscv/g112449/Y                                             -       C0->Y F     OAI211_X1M_A9TL         2   108   104    5724 
  lp_riscv/g112376/Y                                             -       B->Y  R     NAND2_X1A_A9TL          1    53    66    5789 
  lp_riscv/g112334/Y                                             -       D->Y  F     NAND4_X1A_A9TL          1   112    89    5878 
  lp_riscv/g112294/Y                                             -       DN->Y F     NAND4XXXB_X2M_A9TL      3    93   182    6060 
  lp_riscv/i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[28]/D -       -     F     DFFRPQ_X1M_A9TL         3     -     0    6060 
#----------------------------------------------------------------------------------------------------------------------------------

