C:/Users/bob90/verilog/IC_design_Homework/FINAL/Q1/BOE_tb.sv {1 {vlog -work work -sv C:/Users/bob90/verilog/IC_design_Homework/FINAL/Q1/BOE_tb.sv
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module testfixture

Top level modules:
	testfixture

} {} {}}
