#![allow(clippy::missing_safety_doc)]
                #![allow(clippy::identity_op)]
                #![allow(clippy::unnecessary_cast)]
                #![allow(clippy::erasing_op)]

# [doc = "SBS register block"]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Syscfg { ptr : * mut u8 } unsafe impl Send for Syscfg { } unsafe impl Sync for Syscfg { } impl Syscfg { # [inline (always)]
pub const unsafe fn from_ptr (ptr : * mut ()) -> Self { Self { ptr : ptr as _ , } } # [inline (always)]
pub const fn as_ptr (& self) -> * mut () { self . ptr as _ } # [doc = "SBS temporal isolation control register"]
# [inline (always)]
pub const fn hdplcr (self) -> crate :: common :: Reg < regs :: Hdplcr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x10usize) as _) } } # [doc = "SBS temporal isolation status register"]
# [inline (always)]
pub const fn hdplsr (self) -> crate :: common :: Reg < regs :: Hdplsr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x14usize) as _) } } # [doc = "SBS next HDPL control register"]
# [inline (always)]
pub const fn nexthdplcr (self) -> crate :: common :: Reg < regs :: Nexthdplcr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x18usize) as _) } } # [doc = "SBS debug control register"]
# [inline (always)]
pub const fn dbgcr (self) -> crate :: common :: Reg < regs :: Dbgcr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x20usize) as _) } } # [doc = "SBS debug lock register"]
# [inline (always)]
pub const fn dbglockr (self) -> crate :: common :: Reg < regs :: Dbglockr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x24usize) as _) } } # [doc = "SBS RSS command register"]
# [inline (always)]
pub const fn rsscmdr (self) -> crate :: common :: Reg < regs :: Rsscmdr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x34usize) as _) } } # [doc = "SBS EPOCH selection control register"]
# [inline (always)]
pub const fn epochselcr (self) -> crate :: common :: Reg < regs :: Epochselcr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0xa0usize) as _) } } # [doc = "SBS security mode configuration control register"]
# [inline (always)]
pub const fn seccfgr (self) -> crate :: common :: Reg < regs :: Seccfgr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0xc0usize) as _) } } # [doc = "SBS product mode and configuration register"]
# [inline (always)]
pub const fn pmcr (self) -> crate :: common :: Reg < regs :: Pmcr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x0100usize) as _) } } # [doc = "SBS FPU interrupt mask register"]
# [inline (always)]
pub const fn fpuimr (self) -> crate :: common :: Reg < regs :: Fpuimr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x0104usize) as _) } } # [doc = "SBS memory erase status register"]
# [inline (always)]
pub const fn mesr (self) -> crate :: common :: Reg < regs :: Mesr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x0108usize) as _) } } # [doc = "SBS compensation cell for I/Os control and status register"]
# [inline (always)]
pub const fn cccsr (self) -> crate :: common :: Reg < regs :: Cccsr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x0110usize) as _) } } # [doc = "SBS compensation cell for I/Os value register"]
# [inline (always)]
pub const fn ccvalr (self) -> crate :: common :: Reg < regs :: Ccvalr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x0114usize) as _) } } # [doc = "SBS compensation cell for I/Os software code register"]
# [inline (always)]
pub const fn ccswcr (self) -> crate :: common :: Reg < regs :: Ccswcr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x0118usize) as _) } } # [doc = "SBS Class B register"]
# [inline (always)]
pub const fn cfgr2 (self) -> crate :: common :: Reg < regs :: Cfgr2 , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x0120usize) as _) } } # [doc = "SBS CPU non-secure lock register"]
# [inline (always)]
pub const fn cnslckr (self) -> crate :: common :: Reg < regs :: Cnslckr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x0144usize) as _) } } # [doc = "SBS CPU secure lock register"]
# [inline (always)]
pub const fn cslckr (self) -> crate :: common :: Reg < regs :: Cslckr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x0148usize) as _) } } # [doc = "SBS flift ECC NMI mask register"]
# [inline (always)]
pub const fn eccnmir (self) -> crate :: common :: Reg < regs :: Eccnmir , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x014cusize) as _) } } } pub mod regs { # [doc = "SBS compensation cell for I/Os control and status register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Cccsr (pub u32) ; impl Cccsr { # [doc = "enable compensation cell for VDDIO power rail This bit enables the I/O compensation cell."]
# [inline (always)]
pub const fn en (& self , n : usize) -> bool { assert ! (n < 2usize) ; let offs = 0usize + n * 2usize ; let val = (self . 0 >> offs) & 0x01 ; val != 0 } # [doc = "enable compensation cell for VDDIO power rail This bit enables the I/O compensation cell."]
# [inline (always)]
pub fn set_en (& mut self , n : usize , val : bool) { assert ! (n < 2usize) ; let offs = 0usize + n * 2usize ; self . 0 = (self . 0 & ! (0x01 << offs)) | (((val as u32) & 0x01) << offs) ; } # [doc = "code selection for VDDIO power rail (reset value set to 1) This bit selects the code to be applied for the I/O compensation cell."]
# [inline (always)]
pub const fn cs (& self , n : usize) -> super :: vals :: Cs { assert ! (n < 2usize) ; let offs = 1usize + n * 2usize ; let val = (self . 0 >> offs) & 0x01 ; super :: vals :: Cs :: from_bits (val as u8) } # [doc = "code selection for VDDIO power rail (reset value set to 1) This bit selects the code to be applied for the I/O compensation cell."]
# [inline (always)]
pub fn set_cs (& mut self , n : usize , val : super :: vals :: Cs) { assert ! (n < 2usize) ; let offs = 1usize + n * 2usize ; self . 0 = (self . 0 & ! (0x01 << offs)) | (((val . to_bits () as u32) & 0x01) << offs) ; } # [doc = "VDDIO compensation cell ready flag This bit provides the status of the compensation cell."]
# [inline (always)]
pub const fn rdy (& self , n : usize) -> bool { assert ! (n < 2usize) ; let offs = 8usize + n * 1usize ; let val = (self . 0 >> offs) & 0x01 ; val != 0 } # [doc = "VDDIO compensation cell ready flag This bit provides the status of the compensation cell."]
# [inline (always)]
pub fn set_rdy (& mut self , n : usize , val : bool) { assert ! (n < 2usize) ; let offs = 8usize + n * 1usize ; self . 0 = (self . 0 & ! (0x01 << offs)) | (((val as u32) & 0x01) << offs) ; } } impl Default for Cccsr { # [inline (always)]
fn default () -> Cccsr { Cccsr (0) } } # [doc = "SBS compensation cell for I/Os software code register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Ccswcr (pub u32) ; impl Ccswcr { # [doc = "NMOS compensation code for VDD power rails This bitfield is written by software to define an I/O compensation cell code for NMOS transistors of the VDD power rail. This code is applied to the I/O when CS1 is set in SBS_CCSR."]
# [inline (always)]
pub const fn sw_ansrc1 (& self) -> u8 { let val = (self . 0 >> 0usize) & 0x0f ; val as u8 } # [doc = "NMOS compensation code for VDD power rails This bitfield is written by software to define an I/O compensation cell code for NMOS transistors of the VDD power rail. This code is applied to the I/O when CS1 is set in SBS_CCSR."]
# [inline (always)]
pub fn set_sw_ansrc1 (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x0f << 0usize)) | (((val as u32) & 0x0f) << 0usize) ; } # [doc = "PMOS compensation code for the VDD power rails This bitfield is written by software to define an I/O compensation cell code for PMOS transistors of the VDDIO power rail. This code is applied to the I/O when CS1 is set in SBS_CCSR."]
# [inline (always)]
pub const fn sw_apsrc1 (& self) -> u8 { let val = (self . 0 >> 4usize) & 0x0f ; val as u8 } # [doc = "PMOS compensation code for the VDD power rails This bitfield is written by software to define an I/O compensation cell code for PMOS transistors of the VDDIO power rail. This code is applied to the I/O when CS1 is set in SBS_CCSR."]
# [inline (always)]
pub fn set_sw_apsrc1 (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x0f << 4usize)) | (((val as u32) & 0x0f) << 4usize) ; } # [doc = "NMOS compensation code for VDDIO power rails This bitfield is written by software to define an I/O compensation cell code for NMOS transistors of the VDD power rail. This code is applied to the I/O when CS2 is set in SBS_CCSR."]
# [inline (always)]
pub const fn sw_ansrc2 (& self) -> u8 { let val = (self . 0 >> 8usize) & 0x0f ; val as u8 } # [doc = "NMOS compensation code for VDDIO power rails This bitfield is written by software to define an I/O compensation cell code for NMOS transistors of the VDD power rail. This code is applied to the I/O when CS2 is set in SBS_CCSR."]
# [inline (always)]
pub fn set_sw_ansrc2 (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x0f << 8usize)) | (((val as u32) & 0x0f) << 8usize) ; } # [doc = "PMOS compensation code for the VDDIO power rails This bitfield is written by software to define an I/O compensation cell code for PMOS transistors of the VDDIO power rail. This code is applied to the I/O when CS2 is set in SBS_CCSR."]
# [inline (always)]
pub const fn sw_apsrc2 (& self) -> u8 { let val = (self . 0 >> 12usize) & 0x0f ; val as u8 } # [doc = "PMOS compensation code for the VDDIO power rails This bitfield is written by software to define an I/O compensation cell code for PMOS transistors of the VDDIO power rail. This code is applied to the I/O when CS2 is set in SBS_CCSR."]
# [inline (always)]
pub fn set_sw_apsrc2 (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x0f << 12usize)) | (((val as u32) & 0x0f) << 12usize) ; } } impl Default for Ccswcr { # [inline (always)]
fn default () -> Ccswcr { Ccswcr (0) } } # [doc = "SBS compensation cell for I/Os value register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Ccvalr (pub u32) ; impl Ccvalr { # [doc = "compensation value for the NMOS transistor This value is provided by the cell and must be interpreted by the processor to compensate the slew rate in the functional range."]
# [inline (always)]
pub const fn ansrc1 (& self) -> u8 { let val = (self . 0 >> 0usize) & 0x0f ; val as u8 } # [doc = "compensation value for the NMOS transistor This value is provided by the cell and must be interpreted by the processor to compensate the slew rate in the functional range."]
# [inline (always)]
pub fn set_ansrc1 (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x0f << 0usize)) | (((val as u32) & 0x0f) << 0usize) ; } # [doc = "compensation value for the PMOS transistor This value is provided by the cell and must be interpreted by the processor to compensate the slew rate in the functional range."]
# [inline (always)]
pub const fn apsrc1 (& self) -> u8 { let val = (self . 0 >> 4usize) & 0x0f ; val as u8 } # [doc = "compensation value for the PMOS transistor This value is provided by the cell and must be interpreted by the processor to compensate the slew rate in the functional range."]
# [inline (always)]
pub fn set_apsrc1 (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x0f << 4usize)) | (((val as u32) & 0x0f) << 4usize) ; } # [doc = "Compensation value for the NMOS transistor This value is provided by the cell and must be interpreted by the processor to compensate the slew rate in the functional range."]
# [inline (always)]
pub const fn ansrc2 (& self) -> u8 { let val = (self . 0 >> 8usize) & 0x0f ; val as u8 } # [doc = "Compensation value for the NMOS transistor This value is provided by the cell and must be interpreted by the processor to compensate the slew rate in the functional range."]
# [inline (always)]
pub fn set_ansrc2 (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x0f << 8usize)) | (((val as u32) & 0x0f) << 8usize) ; } # [doc = "compensation value for the PMOS transistor This value is provided by the cell and must be interpreted by the processor to compensate the slew rate in the functional range."]
# [inline (always)]
pub const fn apsrc2 (& self) -> u8 { let val = (self . 0 >> 12usize) & 0x0f ; val as u8 } # [doc = "compensation value for the PMOS transistor This value is provided by the cell and must be interpreted by the processor to compensate the slew rate in the functional range."]
# [inline (always)]
pub fn set_apsrc2 (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x0f << 12usize)) | (((val as u32) & 0x0f) << 12usize) ; } } impl Default for Ccvalr { # [inline (always)]
fn default () -> Ccvalr { Ccvalr (0) } } # [doc = "SBS Class B register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Cfgr2 (pub u32) ; impl Cfgr2 { # [doc = "core lockup lock This bit is set by software and cleared only by a system reset. It can be used to enable and lock the lockup (HardFault) output of Cortex-M33 with TIM1/8/15/16/17 break inputs."]
# [inline (always)]
pub const fn cll (& self) -> bool { let val = (self . 0 >> 0usize) & 0x01 ; val != 0 } # [doc = "core lockup lock This bit is set by software and cleared only by a system reset. It can be used to enable and lock the lockup (HardFault) output of Cortex-M33 with TIM1/8/15/16/17 break inputs."]
# [inline (always)]
pub fn set_cll (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 0usize)) | (((val as u32) & 0x01) << 0usize) ; } # [doc = "SRAM ECC error lock This bit is set by software and cleared only by a system reset. It can be used to enable and lock the SRAM double ECC error signal with break input of TIM1/8/15/16/17."]
# [inline (always)]
pub const fn sel (& self) -> bool { let val = (self . 0 >> 1usize) & 0x01 ; val != 0 } # [doc = "SRAM ECC error lock This bit is set by software and cleared only by a system reset. It can be used to enable and lock the SRAM double ECC error signal with break input of TIM1/8/15/16/17."]
# [inline (always)]
pub fn set_sel (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 1usize)) | (((val as u32) & 0x01) << 1usize) ; } # [doc = "PVD lock This bit is set by software and cleared only by a system reset. It can be used to enable and lock the PVD connection with TIM1/8/15/16/17 break inputs."]
# [inline (always)]
pub const fn pvdl (& self) -> bool { let val = (self . 0 >> 2usize) & 0x01 ; val != 0 } # [doc = "PVD lock This bit is set by software and cleared only by a system reset. It can be used to enable and lock the PVD connection with TIM1/8/15/16/17 break inputs."]
# [inline (always)]
pub fn set_pvdl (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 2usize)) | (((val as u32) & 0x01) << 2usize) ; } # [doc = "ECC lock This bit is set and cleared by software. It can be used to enable and lock the Flash memory double ECC error with break input of TIM1/8/15/6/17."]
# [inline (always)]
pub const fn eccl (& self) -> bool { let val = (self . 0 >> 3usize) & 0x01 ; val != 0 } # [doc = "ECC lock This bit is set and cleared by software. It can be used to enable and lock the Flash memory double ECC error with break input of TIM1/8/15/6/17."]
# [inline (always)]
pub fn set_eccl (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 3usize)) | (((val as u32) & 0x01) << 3usize) ; } } impl Default for Cfgr2 { # [inline (always)]
fn default () -> Cfgr2 { Cfgr2 (0) } } # [doc = "SBS CPU non-secure lock register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Cnslckr (pub u32) ; impl Cnslckr { # [doc = "VTOR_NS register lock This bit is set by software and cleared only by a system reset."]
# [inline (always)]
pub const fn locknsvtor (& self) -> bool { let val = (self . 0 >> 0usize) & 0x01 ; val != 0 } # [doc = "VTOR_NS register lock This bit is set by software and cleared only by a system reset."]
# [inline (always)]
pub fn set_locknsvtor (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 0usize)) | (((val as u32) & 0x01) << 0usize) ; } # [doc = "non-secure MPU register lock This bit is set by software and cleared only by a system reset. When set, this bit disables write access to non-secure MPU_CTRL_NS, MPU_RNR_NS and MPU_RBAR_NS registers."]
# [inline (always)]
pub const fn locknsmpu (& self) -> bool { let val = (self . 0 >> 1usize) & 0x01 ; val != 0 } # [doc = "non-secure MPU register lock This bit is set by software and cleared only by a system reset. When set, this bit disables write access to non-secure MPU_CTRL_NS, MPU_RNR_NS and MPU_RBAR_NS registers."]
# [inline (always)]
pub fn set_locknsmpu (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 1usize)) | (((val as u32) & 0x01) << 1usize) ; } } impl Default for Cnslckr { # [inline (always)]
fn default () -> Cnslckr { Cnslckr (0) } } # [doc = "SBS CPU secure lock register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Cslckr (pub u32) ; impl Cslckr { # [doc = "VTOR_S and AIRCR register lock This bit is set by software and cleared only by a system reset. When set, this bit disables write access to VTOR_S register, PRIS and BFHFNMINS bits in the AIRCR register."]
# [inline (always)]
pub const fn locksvtaircr (& self) -> bool { let val = (self . 0 >> 0usize) & 0x01 ; val != 0 } # [doc = "VTOR_S and AIRCR register lock This bit is set by software and cleared only by a system reset. When set, this bit disables write access to VTOR_S register, PRIS and BFHFNMINS bits in the AIRCR register."]
# [inline (always)]
pub fn set_locksvtaircr (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 0usize)) | (((val as u32) & 0x01) << 0usize) ; } # [doc = "secure MPU registers lock This bit is set by software and cleared only by a system reset. When set, this bit disables write access to secure MPU_CTRL, MPU_RNR and MPU_RBAR registers."]
# [inline (always)]
pub const fn locksmpu (& self) -> bool { let val = (self . 0 >> 1usize) & 0x01 ; val != 0 } # [doc = "secure MPU registers lock This bit is set by software and cleared only by a system reset. When set, this bit disables write access to secure MPU_CTRL, MPU_RNR and MPU_RBAR registers."]
# [inline (always)]
pub fn set_locksmpu (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 1usize)) | (((val as u32) & 0x01) << 1usize) ; } # [doc = "SAU registers lock This bit is set by software and cleared only by a system reset. When set, this bit disables write access to SAU_CTRL, SAU_RNR, SAU_RBAR and SAU_RLAR registers."]
# [inline (always)]
pub const fn locksau (& self) -> bool { let val = (self . 0 >> 2usize) & 0x01 ; val != 0 } # [doc = "SAU registers lock This bit is set by software and cleared only by a system reset. When set, this bit disables write access to SAU_CTRL, SAU_RNR, SAU_RBAR and SAU_RLAR registers."]
# [inline (always)]
pub fn set_locksau (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 2usize)) | (((val as u32) & 0x01) << 2usize) ; } } impl Default for Cslckr { # [inline (always)]
fn default () -> Cslckr { Cslckr (0) } } # [doc = "SBS debug control register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Dbgcr (pub u32) ; impl Dbgcr { # [doc = "access port unlock Write 0xB4 to this bitfield to open the device access port."]
# [inline (always)]
pub const fn ap_unlock (& self) -> u8 { let val = (self . 0 >> 0usize) & 0xff ; val as u8 } # [doc = "access port unlock Write 0xB4 to this bitfield to open the device access port."]
# [inline (always)]
pub fn set_ap_unlock (& mut self , val : u8) { self . 0 = (self . 0 & ! (0xff << 0usize)) | (((val as u32) & 0xff) << 0usize) ; } # [doc = "debug unlock when DBG_AUTH_HDPL is reached Write 0xB4 to this bitfield to open the debug when HDPL in SBS_HDPLSR equals to DBG_AUTH_HDPL in this register."]
# [inline (always)]
pub const fn dbg_unlock (& self) -> u8 { let val = (self . 0 >> 8usize) & 0xff ; val as u8 } # [doc = "debug unlock when DBG_AUTH_HDPL is reached Write 0xB4 to this bitfield to open the debug when HDPL in SBS_HDPLSR equals to DBG_AUTH_HDPL in this register."]
# [inline (always)]
pub fn set_dbg_unlock (& mut self , val : u8) { self . 0 = (self . 0 & ! (0xff << 8usize)) | (((val as u32) & 0xff) << 8usize) ; } # [doc = "authenticated debug temporal isolation level Writing to this bitfield defines at which HDPL the authenticated debug opens. Note: Writing any other values is ignored. Reading any other value means the debug never opens."]
# [inline (always)]
pub const fn dbg_auth_hdpl (& self) -> super :: vals :: DbgAuthHdpl { let val = (self . 0 >> 16usize) & 0xff ; super :: vals :: DbgAuthHdpl :: from_bits (val as u8) } # [doc = "authenticated debug temporal isolation level Writing to this bitfield defines at which HDPL the authenticated debug opens. Note: Writing any other values is ignored. Reading any other value means the debug never opens."]
# [inline (always)]
pub fn set_dbg_auth_hdpl (& mut self , val : super :: vals :: DbgAuthHdpl) { self . 0 = (self . 0 & ! (0xff << 16usize)) | (((val . to_bits () as u32) & 0xff) << 16usize) ; } # [doc = "control debug opening secure/non-secure Write 0xB4 to this bitfield to open debug for secure and non-secure. Writing any other values only open non-secure."]
# [inline (always)]
pub const fn dbg_auth_sec (& self) -> u8 { let val = (self . 0 >> 24usize) & 0xff ; val as u8 } # [doc = "control debug opening secure/non-secure Write 0xB4 to this bitfield to open debug for secure and non-secure. Writing any other values only open non-secure."]
# [inline (always)]
pub fn set_dbg_auth_sec (& mut self , val : u8) { self . 0 = (self . 0 & ! (0xff << 24usize)) | (((val as u32) & 0xff) << 24usize) ; } } impl Default for Dbgcr { # [inline (always)]
fn default () -> Dbgcr { Dbgcr (0) } } # [doc = "SBS debug lock register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Dbglockr (pub u32) ; impl Dbglockr { # [doc = "debug configuration lock Reading this bitfield returns 0x6A if the bitfield value is different from 0xB4. 0xC3 is the recommended value to lock the debug configuration using this bitfield. Other: Writes to SBS_DBGCR ignored"]
# [inline (always)]
pub const fn dbgcfg_lock (& self) -> super :: vals :: DbgcfgLock { let val = (self . 0 >> 0usize) & 0xff ; super :: vals :: DbgcfgLock :: from_bits (val as u8) } # [doc = "debug configuration lock Reading this bitfield returns 0x6A if the bitfield value is different from 0xB4. 0xC3 is the recommended value to lock the debug configuration using this bitfield. Other: Writes to SBS_DBGCR ignored"]
# [inline (always)]
pub fn set_dbgcfg_lock (& mut self , val : super :: vals :: DbgcfgLock) { self . 0 = (self . 0 & ! (0xff << 0usize)) | (((val . to_bits () as u32) & 0xff) << 0usize) ; } } impl Default for Dbglockr { # [inline (always)]
fn default () -> Dbglockr { Dbglockr (0) } } # [doc = "SBS flift ECC NMI mask register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Eccnmir (pub u32) ; impl Eccnmir { # [doc = "NMI behavior setup when a double ECC error occurs on flitf data part"]
# [inline (always)]
pub const fn eccnmi_mask_en (& self) -> bool { let val = (self . 0 >> 0usize) & 0x01 ; val != 0 } # [doc = "NMI behavior setup when a double ECC error occurs on flitf data part"]
# [inline (always)]
pub fn set_eccnmi_mask_en (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 0usize)) | (((val as u32) & 0x01) << 0usize) ; } } impl Default for Eccnmir { # [inline (always)]
fn default () -> Eccnmir { Eccnmir (0) } } # [doc = "SBS EPOCH selection control register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Epochselcr (pub u32) ; impl Epochselcr { # [doc = "select EPOCH value to be sent to the SAES 1x: EPOCH forced to zero (value used to retrieve PUF reference value at boot time)"]
# [inline (always)]
pub const fn epoch_sel (& self) -> super :: vals :: EpochSel { let val = (self . 0 >> 0usize) & 0x03 ; super :: vals :: EpochSel :: from_bits (val as u8) } # [doc = "select EPOCH value to be sent to the SAES 1x: EPOCH forced to zero (value used to retrieve PUF reference value at boot time)"]
# [inline (always)]
pub fn set_epoch_sel (& mut self , val : super :: vals :: EpochSel) { self . 0 = (self . 0 & ! (0x03 << 0usize)) | (((val . to_bits () as u32) & 0x03) << 0usize) ; } } impl Default for Epochselcr { # [inline (always)]
fn default () -> Epochselcr { Epochselcr (0) } } # [doc = "SBS FPU interrupt mask register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Fpuimr (pub u32) ; impl Fpuimr { # [doc = "FPU interrupt enable Set and cleared by software to enable the Cortex-M33 FPU interrupts FPU_IE\\[5\\]: inexact interrupt enable (interrupt disabled at reset) FPU_IE\\[4\\]: input abnormal interrupt enable FPU_IE\\[3\\]: overflow interrupt enable FPU_IE\\[2\\]: underflow interrupt enable FPU_IE\\[1\\]: divide-by-zero interrupt enable FPU_IE\\[0\\]: invalid operation interrupt enable"]
# [inline (always)]
pub const fn fpu_ie (& self) -> u8 { let val = (self . 0 >> 0usize) & 0x3f ; val as u8 } # [doc = "FPU interrupt enable Set and cleared by software to enable the Cortex-M33 FPU interrupts FPU_IE\\[5\\]: inexact interrupt enable (interrupt disabled at reset) FPU_IE\\[4\\]: input abnormal interrupt enable FPU_IE\\[3\\]: overflow interrupt enable FPU_IE\\[2\\]: underflow interrupt enable FPU_IE\\[1\\]: divide-by-zero interrupt enable FPU_IE\\[0\\]: invalid operation interrupt enable"]
# [inline (always)]
pub fn set_fpu_ie (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x3f << 0usize)) | (((val as u32) & 0x3f) << 0usize) ; } } impl Default for Fpuimr { # [inline (always)]
fn default () -> Fpuimr { Fpuimr (0) } } # [doc = "SBS temporal isolation control register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Hdplcr (pub u32) ; impl Hdplcr { # [doc = "increment HDPL value Other: all other values allow a HDPL level increment."]
# [inline (always)]
pub const fn incr_hdpl (& self) -> super :: vals :: IncrHdpl { let val = (self . 0 >> 0usize) & 0xff ; super :: vals :: IncrHdpl :: from_bits (val as u8) } # [doc = "increment HDPL value Other: all other values allow a HDPL level increment."]
# [inline (always)]
pub fn set_incr_hdpl (& mut self , val : super :: vals :: IncrHdpl) { self . 0 = (self . 0 & ! (0xff << 0usize)) | (((val . to_bits () as u32) & 0xff) << 0usize) ; } } impl Default for Hdplcr { # [inline (always)]
fn default () -> Hdplcr { Hdplcr (0) } } # [doc = "SBS temporal isolation status register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Hdplsr (pub u32) ; impl Hdplsr { # [doc = "temporal isolation level This bitfield returns the current temporal isolation level."]
# [inline (always)]
pub const fn hdpl (& self) -> super :: vals :: Hdpl { let val = (self . 0 >> 0usize) & 0xff ; super :: vals :: Hdpl :: from_bits (val as u8) } # [doc = "temporal isolation level This bitfield returns the current temporal isolation level."]
# [inline (always)]
pub fn set_hdpl (& mut self , val : super :: vals :: Hdpl) { self . 0 = (self . 0 & ! (0xff << 0usize)) | (((val . to_bits () as u32) & 0xff) << 0usize) ; } } impl Default for Hdplsr { # [inline (always)]
fn default () -> Hdplsr { Hdplsr (0) } } # [doc = "SBS memory erase status register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Mesr (pub u32) ; impl Mesr { # [doc = "erase after reset status This bit shows the status of the protection for SRAM2, BKPRAM, ICACHE, DCACHE, ICACHE and PKA. It is set by hardware and reset by software"]
# [inline (always)]
pub const fn mclr (& self) -> bool { let val = (self . 0 >> 0usize) & 0x01 ; val != 0 } # [doc = "erase after reset status This bit shows the status of the protection for SRAM2, BKPRAM, ICACHE, DCACHE, ICACHE and PKA. It is set by hardware and reset by software"]
# [inline (always)]
pub fn set_mclr (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 0usize)) | (((val as u32) & 0x01) << 0usize) ; } # [doc = "end-of-erase status for ICACHE and PKA RAM This bit shows the status of the protection for ICACHE and PKA. It is set by hardware and reset by software."]
# [inline (always)]
pub const fn ipmee (& self) -> bool { let val = (self . 0 >> 16usize) & 0x01 ; val != 0 } # [doc = "end-of-erase status for ICACHE and PKA RAM This bit shows the status of the protection for ICACHE and PKA. It is set by hardware and reset by software."]
# [inline (always)]
pub fn set_ipmee (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 16usize)) | (((val as u32) & 0x01) << 16usize) ; } } impl Default for Mesr { # [inline (always)]
fn default () -> Mesr { Mesr (0) } } # [doc = "SBS next HDPL control register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Nexthdplcr (pub u32) ; impl Nexthdplcr { # [doc = "index to point to a higher HDPL than the current one Index to add to the current HDPL to point (through OBK-HDPL) to the next secure storage areas (OBK-HDPL = HDPL + NEXTHDPL). See for more details."]
# [inline (always)]
pub const fn nexthdpl (& self) -> u8 { let val = (self . 0 >> 0usize) & 0x03 ; val as u8 } # [doc = "index to point to a higher HDPL than the current one Index to add to the current HDPL to point (through OBK-HDPL) to the next secure storage areas (OBK-HDPL = HDPL + NEXTHDPL). See for more details."]
# [inline (always)]
pub fn set_nexthdpl (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x03 << 0usize)) | (((val as u32) & 0x03) << 0usize) ; } } impl Default for Nexthdplcr { # [inline (always)]
fn default () -> Nexthdplcr { Nexthdplcr (0) } } # [doc = "SBS product mode and configuration register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Pmcr (pub u32) ; impl Pmcr { # [doc = "booster enable Set this bit to reduce the total harmonic distortion of the analog switch when the processor supply is below 2.7 V. The booster can be activated to guaranty AC performance on analog switch when the supply is below 2.7 V. When the booster is activated, the analog switch performances are the same as with the full voltage range."]
# [inline (always)]
pub const fn boosten (& self) -> bool { let val = (self . 0 >> 8usize) & 0x01 ; val != 0 } # [doc = "booster enable Set this bit to reduce the total harmonic distortion of the analog switch when the processor supply is below 2.7 V. The booster can be activated to guaranty AC performance on analog switch when the supply is below 2.7 V. When the booster is activated, the analog switch performances are the same as with the full voltage range."]
# [inline (always)]
pub fn set_boosten (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 8usize)) | (((val as u32) & 0x01) << 8usize) ; } # [doc = "booster VDD selection Note: Booster must not be used when VDDA < 2.7 V, but VDD > 2.7 V (add current consumption). When both VDD < 2.7 V and VDDA < 2.7 V, booster is needed to get full AC performances from I/O analog switches."]
# [inline (always)]
pub const fn boostvddsel (& self) -> bool { let val = (self . 0 >> 9usize) & 0x01 ; val != 0 } # [doc = "booster VDD selection Note: Booster must not be used when VDDA < 2.7 V, but VDD > 2.7 V (add current consumption). When both VDD < 2.7 V and VDDA < 2.7 V, booster is needed to get full AC performances from I/O analog switches."]
# [inline (always)]
pub fn set_boostvddsel (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 9usize)) | (((val as u32) & 0x01) << 9usize) ; } # [doc = "Fast-mode Plus command on PB(6)"]
# [inline (always)]
pub const fn pb6_fmplus (& self) -> bool { let val = (self . 0 >> 16usize) & 0x01 ; val != 0 } # [doc = "Fast-mode Plus command on PB(6)"]
# [inline (always)]
pub fn set_pb6_fmplus (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 16usize)) | (((val as u32) & 0x01) << 16usize) ; } # [doc = "Fast-mode Plus command on PB(7)"]
# [inline (always)]
pub const fn pb7_fmplus (& self) -> bool { let val = (self . 0 >> 17usize) & 0x01 ; val != 0 } # [doc = "Fast-mode Plus command on PB(7)"]
# [inline (always)]
pub fn set_pb7_fmplus (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 17usize)) | (((val as u32) & 0x01) << 17usize) ; } # [doc = "Fast-mode Plus command on PB(8)"]
# [inline (always)]
pub const fn pb8_fmplus (& self) -> bool { let val = (self . 0 >> 18usize) & 0x01 ; val != 0 } # [doc = "Fast-mode Plus command on PB(8)"]
# [inline (always)]
pub fn set_pb8_fmplus (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 18usize)) | (((val as u32) & 0x01) << 18usize) ; } # [doc = "Fast-mode Plus command on PB(9)"]
# [inline (always)]
pub const fn pb9_fmplus (& self) -> bool { let val = (self . 0 >> 19usize) & 0x01 ; val != 0 } # [doc = "Fast-mode Plus command on PB(9)"]
# [inline (always)]
pub fn set_pb9_fmplus (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 19usize)) | (((val as u32) & 0x01) << 19usize) ; } # [doc = "Ethernet PHY interface selection Other: reserved"]
# [inline (always)]
pub const fn eth_sel_phy (& self) -> super :: vals :: EthSelPhy { let val = (self . 0 >> 21usize) & 0x07 ; super :: vals :: EthSelPhy :: from_bits (val as u8) } # [doc = "Ethernet PHY interface selection Other: reserved"]
# [inline (always)]
pub fn set_eth_sel_phy (& mut self , val : super :: vals :: EthSelPhy) { self . 0 = (self . 0 & ! (0x07 << 21usize)) | (((val . to_bits () as u32) & 0x07) << 21usize) ; } } impl Default for Pmcr { # [inline (always)]
fn default () -> Pmcr { Pmcr (0) } } # [doc = "SBS RSS command register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Rsscmdr (pub u32) ; impl Rsscmdr { # [doc = "RSS command The application can use this bitfield to pass on a command to the RSS, executed at the next reset. When RSSCMD ≠ 0 and PRODUCT_STATE is in Open, then the system always boots on RSS whatever is the boot pin value."]
# [inline (always)]
pub const fn rsscmd (& self) -> u16 { let val = (self . 0 >> 0usize) & 0xffff ; val as u16 } # [doc = "RSS command The application can use this bitfield to pass on a command to the RSS, executed at the next reset. When RSSCMD ≠ 0 and PRODUCT_STATE is in Open, then the system always boots on RSS whatever is the boot pin value."]
# [inline (always)]
pub fn set_rsscmd (& mut self , val : u16) { self . 0 = (self . 0 & ! (0xffff << 0usize)) | (((val as u32) & 0xffff) << 0usize) ; } } impl Default for Rsscmdr { # [inline (always)]
fn default () -> Rsscmdr { Rsscmdr (0) } } # [doc = "SBS security mode configuration control register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Seccfgr (pub u32) ; impl Seccfgr { # [doc = "SBS clock control, memory-erase status register and compensation cell register security enable"]
# [inline (always)]
pub const fn sbssec (& self) -> super :: vals :: Sec { let val = (self . 0 >> 0usize) & 0x01 ; super :: vals :: Sec :: from_bits (val as u8) } # [doc = "SBS clock control, memory-erase status register and compensation cell register security enable"]
# [inline (always)]
pub fn set_sbssec (& mut self , val : super :: vals :: Sec) { self . 0 = (self . 0 & ! (0x01 << 0usize)) | (((val . to_bits () as u32) & 0x01) << 0usize) ; } # [doc = "ClassB security enable"]
# [inline (always)]
pub const fn classbsec (& self) -> super :: vals :: Sec { let val = (self . 0 >> 1usize) & 0x01 ; super :: vals :: Sec :: from_bits (val as u8) } # [doc = "ClassB security enable"]
# [inline (always)]
pub fn set_classbsec (& mut self , val : super :: vals :: Sec) { self . 0 = (self . 0 & ! (0x01 << 1usize)) | (((val . to_bits () as u32) & 0x01) << 1usize) ; } # [doc = "FPU security enable Note: This bit can only be written through privilege transaction."]
# [inline (always)]
pub const fn fpusec (& self) -> super :: vals :: Sec { let val = (self . 0 >> 3usize) & 0x01 ; super :: vals :: Sec :: from_bits (val as u8) } # [doc = "FPU security enable Note: This bit can only be written through privilege transaction."]
# [inline (always)]
pub fn set_fpusec (& mut self , val : super :: vals :: Sec) { self . 0 = (self . 0 & ! (0x01 << 3usize)) | (((val . to_bits () as u32) & 0x01) << 3usize) ; } # [doc = "control accessibility of SMPS_DIV_CLOCK _EN in SBS_PMCR"]
# [inline (always)]
pub const fn sdce_sec_en (& self) -> bool { let val = (self . 0 >> 31usize) & 0x01 ; val != 0 } # [doc = "control accessibility of SMPS_DIV_CLOCK _EN in SBS_PMCR"]
# [inline (always)]
pub fn set_sdce_sec_en (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 31usize)) | (((val as u32) & 0x01) << 31usize) ; } } impl Default for Seccfgr { # [inline (always)]
fn default () -> Seccfgr { Seccfgr (0) } } } pub mod vals { # [repr (u8)]
# [derive (Copy , Clone , Eq , PartialEq , Ord , PartialOrd)]
pub enum Cs { # [doc = "Code from the cell (available in the SBS_CCVR)"]
CELL = 0x0 , # [doc = "Code from SBS_CCCR"]
SOFTWARE = 0x01 , } impl Cs { # [inline (always)]
pub const fn from_bits (val : u8) -> Cs { unsafe { core :: mem :: transmute (val & 0x01) } } # [inline (always)]
pub const fn to_bits (self) -> u8 { unsafe { core :: mem :: transmute (self) } } } impl From < u8 > for Cs { # [inline (always)]
fn from (val : u8) -> Cs { Cs :: from_bits (val) } } impl From < Cs > for u8 { # [inline (always)]
fn from (val : Cs) -> u8 { Cs :: to_bits (val) } } # [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq , Ord , PartialOrd)]
pub struct DbgAuthHdpl (pub u8) ; impl DbgAuthHdpl { # [doc = "HDPL1"]
pub const B_0X51 : Self = Self (0x51) ; # [doc = "HDPL3"]
pub const B_0X6F : Self = Self (0x6f) ; # [doc = "HDPL2"]
pub const B_0X8A : Self = Self (0x8a) ; } impl DbgAuthHdpl { pub const fn from_bits (val : u8) -> DbgAuthHdpl { Self (val & 0xff) } pub const fn to_bits (self) -> u8 { self . 0 } } impl From < u8 > for DbgAuthHdpl { # [inline (always)]
fn from (val : u8) -> DbgAuthHdpl { DbgAuthHdpl :: from_bits (val) } } impl From < DbgAuthHdpl > for u8 { # [inline (always)]
fn from (val : DbgAuthHdpl) -> u8 { DbgAuthHdpl :: to_bits (val) } } # [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq , Ord , PartialOrd)]
pub struct DbgcfgLock (pub u8) ; impl DbgcfgLock { # [doc = "Writes to SBS_DBGCR allowed (default)"]
pub const B_0XB4 : Self = Self (0xb4) ; } impl DbgcfgLock { pub const fn from_bits (val : u8) -> DbgcfgLock { Self (val & 0xff) } pub const fn to_bits (self) -> u8 { self . 0 } } impl From < u8 > for DbgcfgLock { # [inline (always)]
fn from (val : u8) -> DbgcfgLock { DbgcfgLock :: from_bits (val) } } impl From < DbgcfgLock > for u8 { # [inline (always)]
fn from (val : DbgcfgLock) -> u8 { DbgcfgLock :: to_bits (val) } } # [repr (u8)]
# [derive (Copy , Clone , Eq , PartialEq , Ord , PartialOrd)]
pub enum EpochSel { # [doc = "SEC_EPOCH counter input selected"]
B_0X0 = 0x0 , # [doc = "NS_EPOCH (non-secure) input selected"]
B_0X1 = 0x01 , _RESERVED_2 = 0x02 , _RESERVED_3 = 0x03 , } impl EpochSel { # [inline (always)]
pub const fn from_bits (val : u8) -> EpochSel { unsafe { core :: mem :: transmute (val & 0x03) } } # [inline (always)]
pub const fn to_bits (self) -> u8 { unsafe { core :: mem :: transmute (self) } } } impl From < u8 > for EpochSel { # [inline (always)]
fn from (val : u8) -> EpochSel { EpochSel :: from_bits (val) } } impl From < EpochSel > for u8 { # [inline (always)]
fn from (val : EpochSel) -> u8 { EpochSel :: to_bits (val) } } # [repr (u8)]
# [derive (Copy , Clone , Eq , PartialEq , Ord , PartialOrd)]
pub enum EthSelPhy { # [doc = "GMII or MII"]
MII_GMII = 0x0 , # [doc = "reserved (RGMII)"]
RESERVEDRGMII = 0x01 , _RESERVED_2 = 0x02 , _RESERVED_3 = 0x03 , # [doc = "RMII"]
RMII = 0x04 , _RESERVED_5 = 0x05 , _RESERVED_6 = 0x06 , _RESERVED_7 = 0x07 , } impl EthSelPhy { # [inline (always)]
pub const fn from_bits (val : u8) -> EthSelPhy { unsafe { core :: mem :: transmute (val & 0x07) } } # [inline (always)]
pub const fn to_bits (self) -> u8 { unsafe { core :: mem :: transmute (self) } } } impl From < u8 > for EthSelPhy { # [inline (always)]
fn from (val : u8) -> EthSelPhy { EthSelPhy :: from_bits (val) } } impl From < EthSelPhy > for u8 { # [inline (always)]
fn from (val : EthSelPhy) -> u8 { EthSelPhy :: to_bits (val) } } # [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq , Ord , PartialOrd)]
pub struct Hdpl (pub u8) ; impl Hdpl { # [doc = "HDPL1, iRoT"]
pub const B_0X51 : Self = Self (0x51) ; # [doc = "HDPL3, application (secure/non-secure)"]
pub const B_0X6F : Self = Self (0x6f) ; # [doc = "HDPL2, uRoT"]
pub const B_0X8A : Self = Self (0x8a) ; # [doc = "HDPL0, RSS"]
pub const B_0XB4 : Self = Self (0xb4) ; } impl Hdpl { pub const fn from_bits (val : u8) -> Hdpl { Self (val & 0xff) } pub const fn to_bits (self) -> u8 { self . 0 } } impl From < u8 > for Hdpl { # [inline (always)]
fn from (val : u8) -> Hdpl { Hdpl :: from_bits (val) } } impl From < Hdpl > for u8 { # [inline (always)]
fn from (val : Hdpl) -> u8 { Hdpl :: to_bits (val) } } # [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq , Ord , PartialOrd)]
pub struct IncrHdpl (pub u8) ; impl IncrHdpl { # [doc = "recommended value to increment HDPL level by one"]
pub const B_0X6A : Self = Self (0x6a) ; # [doc = "no increment"]
pub const B_0XB4 : Self = Self (0xb4) ; } impl IncrHdpl { pub const fn from_bits (val : u8) -> IncrHdpl { Self (val & 0xff) } pub const fn to_bits (self) -> u8 { self . 0 } } impl From < u8 > for IncrHdpl { # [inline (always)]
fn from (val : u8) -> IncrHdpl { IncrHdpl :: from_bits (val) } } impl From < IncrHdpl > for u8 { # [inline (always)]
fn from (val : IncrHdpl) -> u8 { IncrHdpl :: to_bits (val) } } # [repr (u8)]
# [derive (Copy , Clone , Eq , PartialEq , Ord , PartialOrd)]
pub enum Sec { # [doc = "SBS_CFGR2 register accessible through secure or non-secure transaction"]
B_0X0 = 0x0 , # [doc = "SBS_CFGR2 register only accessible through secure transaction"]
B_0X1 = 0x01 , } impl Sec { # [inline (always)]
pub const fn from_bits (val : u8) -> Sec { unsafe { core :: mem :: transmute (val & 0x01) } } # [inline (always)]
pub const fn to_bits (self) -> u8 { unsafe { core :: mem :: transmute (self) } } } impl From < u8 > for Sec { # [inline (always)]
fn from (val : u8) -> Sec { Sec :: from_bits (val) } } impl From < Sec > for u8 { # [inline (always)]
fn from (val : Sec) -> u8 { Sec :: to_bits (val) } } }