Classic Timing Analyzer report for CPU
Thu Mar 25 10:16:36 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.286 ns                         ; reset                                  ; Controle:Controle|MemADD[1]                   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.147 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; AluResult[29]                                 ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.618 ns                        ; reset                                  ; Controle:Controle|RegDest[2]                  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 66.36 MHz ( period = 15.070 ns ) ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][29] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MDR|Saida[20]              ; loadsize:loadsize|saida[20]                   ; clock      ; clock    ; 713          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                               ;            ;          ; 713          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 66.36 MHz ( period = 15.070 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][28] ; clock      ; clock    ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 66.36 MHz ( period = 15.070 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][29] ; clock      ; clock    ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 66.37 MHz ( period = 15.068 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][26] ; clock      ; clock    ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 66.37 MHz ( period = 15.068 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][27] ; clock      ; clock    ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 66.37 MHz ( period = 15.068 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][24] ; clock      ; clock    ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 66.37 MHz ( period = 15.068 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 66.68 MHz ( period = 14.996 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][22]  ; clock      ; clock    ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 66.68 MHz ( period = 14.996 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][21]  ; clock      ; clock    ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][22]  ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][21]  ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 67.11 MHz ( period = 14.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][28]  ; clock      ; clock    ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 67.11 MHz ( period = 14.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][26]  ; clock      ; clock    ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 67.11 MHz ( period = 14.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][27]  ; clock      ; clock    ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 67.11 MHz ( period = 14.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][24]  ; clock      ; clock    ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 67.11 MHz ( period = 14.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][25]  ; clock      ; clock    ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.880 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][28]  ; clock      ; clock    ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.880 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][26]  ; clock      ; clock    ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.880 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][27]  ; clock      ; clock    ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.880 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][24]  ; clock      ; clock    ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.880 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][25]  ; clock      ; clock    ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 67.93 MHz ( period = 14.722 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][22]  ; clock      ; clock    ; None                        ; None                      ; 3.628 ns                ;
; N/A                                     ; 67.93 MHz ( period = 14.722 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][21]  ; clock      ; clock    ; None                        ; None                      ; 3.628 ns                ;
; N/A                                     ; 68.29 MHz ( period = 14.644 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][28] ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 68.29 MHz ( period = 14.644 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][29] ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][26] ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][4]  ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][5]  ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][6]  ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][27] ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][24] ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][6]   ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][7]   ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][17]  ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][10]  ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][8]   ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][9]   ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 68.35 MHz ( period = 14.630 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][25] ; clock      ; clock    ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 68.35 MHz ( period = 14.630 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][22] ; clock      ; clock    ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 68.36 MHz ( period = 14.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][28]  ; clock      ; clock    ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 68.36 MHz ( period = 14.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][26]  ; clock      ; clock    ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 68.36 MHz ( period = 14.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][27]  ; clock      ; clock    ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 68.36 MHz ( period = 14.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][24]  ; clock      ; clock    ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 68.36 MHz ( period = 14.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][25]  ; clock      ; clock    ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][20]  ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][19]  ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][14]  ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][15]  ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 68.45 MHz ( period = 14.610 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][6]   ; clock      ; clock    ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 68.45 MHz ( period = 14.610 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][7]   ; clock      ; clock    ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 68.45 MHz ( period = 14.610 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][17]  ; clock      ; clock    ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 68.45 MHz ( period = 14.610 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][10]  ; clock      ; clock    ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 68.45 MHz ( period = 14.610 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][8]   ; clock      ; clock    ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 68.45 MHz ( period = 14.610 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][9]   ; clock      ; clock    ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 68.47 MHz ( period = 14.604 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][30] ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 68.47 MHz ( period = 14.604 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][28] ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 68.47 MHz ( period = 14.604 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][29] ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 68.47 MHz ( period = 14.604 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][26] ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 68.47 MHz ( period = 14.604 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][27] ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 68.47 MHz ( period = 14.604 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][22]  ; clock      ; clock    ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 68.47 MHz ( period = 14.604 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][21]  ; clock      ; clock    ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 68.48 MHz ( period = 14.602 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][20]  ; clock      ; clock    ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 68.48 MHz ( period = 14.602 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][19]  ; clock      ; clock    ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 68.48 MHz ( period = 14.602 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][14]  ; clock      ; clock    ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 68.48 MHz ( period = 14.602 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][15]  ; clock      ; clock    ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 68.55 MHz ( period = 14.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 68.57 MHz ( period = 14.584 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][20] ; clock      ; clock    ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 68.57 MHz ( period = 14.584 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][21] ; clock      ; clock    ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 68.57 MHz ( period = 14.584 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][19] ; clock      ; clock    ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 68.57 MHz ( period = 14.584 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][14] ; clock      ; clock    ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 68.57 MHz ( period = 14.584 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][13] ; clock      ; clock    ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][0]   ; clock      ; clock    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][18]  ; clock      ; clock    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][30] ; clock      ; clock    ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][28] ; clock      ; clock    ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][29] ; clock      ; clock    ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][26] ; clock      ; clock    ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][27] ; clock      ; clock    ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 68.92 MHz ( period = 14.510 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][28]  ; clock      ; clock    ; None                        ; None                      ; 3.518 ns                ;
; N/A                                     ; 68.92 MHz ( period = 14.510 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][26]  ; clock      ; clock    ; None                        ; None                      ; 3.518 ns                ;
; N/A                                     ; 68.92 MHz ( period = 14.510 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][27]  ; clock      ; clock    ; None                        ; None                      ; 3.518 ns                ;
; N/A                                     ; 68.92 MHz ( period = 14.510 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][24]  ; clock      ; clock    ; None                        ; None                      ; 3.518 ns                ;
; N/A                                     ; 68.92 MHz ( period = 14.510 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][25]  ; clock      ; clock    ; None                        ; None                      ; 3.518 ns                ;
; N/A                                     ; 68.98 MHz ( period = 14.498 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][31] ; clock      ; clock    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; 69.06 MHz ( period = 14.480 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[29][16] ; clock      ; clock    ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][28] ; clock      ; clock    ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][29] ; clock      ; clock    ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][24] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][25] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][26] ; clock      ; clock    ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][27] ; clock      ; clock    ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][24] ; clock      ; clock    ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][24] ; clock      ; clock    ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][25] ; clock      ; clock    ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][22] ; clock      ; clock    ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][23] ; clock      ; clock    ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][20] ; clock      ; clock    ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][21] ; clock      ; clock    ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][19] ; clock      ; clock    ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][15] ; clock      ; clock    ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 69.29 MHz ( period = 14.432 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][31] ; clock      ; clock    ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 69.29 MHz ( period = 14.432 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[29][0]  ; clock      ; clock    ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 69.29 MHz ( period = 14.432 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[29][1]  ; clock      ; clock    ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 69.29 MHz ( period = 14.432 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[29][2]  ; clock      ; clock    ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 69.31 MHz ( period = 14.428 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 69.32 MHz ( period = 14.426 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[27][30] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 69.32 MHz ( period = 14.426 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[27][28] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 69.32 MHz ( period = 14.426 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[27][29] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 69.32 MHz ( period = 14.426 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[27][26] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 69.32 MHz ( period = 14.426 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[27][27] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][30] ; clock      ; clock    ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][28] ; clock      ; clock    ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][29] ; clock      ; clock    ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][26] ; clock      ; clock    ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][27] ; clock      ; clock    ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][24] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][25] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][22] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][23] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][20] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][21] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][19] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[27][15] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 69.42 MHz ( period = 14.406 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[17][20] ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 69.42 MHz ( period = 14.406 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[17][19] ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 69.48 MHz ( period = 14.392 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][28] ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 69.48 MHz ( period = 14.392 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][29] ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 69.49 MHz ( period = 14.390 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][26] ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 69.49 MHz ( period = 14.390 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][27] ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 69.49 MHz ( period = 14.390 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][24] ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 69.49 MHz ( period = 14.390 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 69.58 MHz ( period = 14.372 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 69.58 MHz ( period = 14.372 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 69.58 MHz ( period = 14.372 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 69.58 MHz ( period = 14.372 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 69.58 MHz ( period = 14.372 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 69.58 MHz ( period = 14.372 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 69.58 MHz ( period = 14.372 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][24] ; clock      ; clock    ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 69.58 MHz ( period = 14.372 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][25] ; clock      ; clock    ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[31][24] ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[31][25] ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][6]   ; clock      ; clock    ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][7]   ; clock      ; clock    ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][17]  ; clock      ; clock    ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][10]  ; clock      ; clock    ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[20][11] ; clock      ; clock    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][8]   ; clock      ; clock    ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][9]   ; clock      ; clock    ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 69.67 MHz ( period = 14.354 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][0]  ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 69.67 MHz ( period = 14.354 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][18] ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 69.69 MHz ( period = 14.350 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][20]  ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.69 MHz ( period = 14.350 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][19]  ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.69 MHz ( period = 14.350 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][14]  ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.69 MHz ( period = 14.350 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][15]  ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.342 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.342 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.342 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.342 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.342 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.342 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.342 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][24] ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.342 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][25] ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 69.74 MHz ( period = 14.338 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[29][31] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 69.74 MHz ( period = 14.338 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 69.75 MHz ( period = 14.336 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[17][20] ; clock      ; clock    ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[17][19] ; clock      ; clock    ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[20][17] ; clock      ; clock    ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[20][10] ; clock      ; clock    ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[20][9]  ; clock      ; clock    ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 69.77 MHz ( period = 14.332 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][0]  ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A                                     ; 69.77 MHz ( period = 14.332 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][18] ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A                                     ; 69.83 MHz ( period = 14.320 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[27][31] ; clock      ; clock    ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][31] ; clock      ; clock    ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][24] ; clock      ; clock    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][25] ; clock      ; clock    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][18] ; clock      ; clock    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][12] ; clock      ; clock    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 69.94 MHz ( period = 14.298 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[27][20] ; clock      ; clock    ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 69.94 MHz ( period = 14.298 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[27][21] ; clock      ; clock    ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 69.94 MHz ( period = 14.298 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[27][19] ; clock      ; clock    ; None                        ; None                      ; 3.416 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; loadsize:loadsize|saida[20]                ; clock      ; clock    ; None                       ; None                       ; 0.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; loadsize:loadsize|saida[17]                ; clock      ; clock    ; None                       ; None                       ; 0.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; loadsize:loadsize|saida[30]                ; clock      ; clock    ; None                       ; None                       ; 0.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; loadsize:loadsize|saida[29]                ; clock      ; clock    ; None                       ; None                       ; 0.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; loadsize:loadsize|saida[31]                ; clock      ; clock    ; None                       ; None                       ; 0.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 0.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 0.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 0.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 0.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 0.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 0.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; loadsize:loadsize|saida[19]                ; clock      ; clock    ; None                       ; None                       ; 0.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; loadsize:loadsize|saida[22]                ; clock      ; clock    ; None                       ; None                       ; 0.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 0.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 0.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 0.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; loadsize:loadsize|saida[21]                ; clock      ; clock    ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; loadsize:loadsize|saida[0]                 ; clock      ; clock    ; None                       ; None                       ; 0.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; loadsize:loadsize|saida[18]                ; clock      ; clock    ; None                       ; None                       ; 0.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 0.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 0.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[2]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 0.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; loadsize:loadsize|saida[13]                ; clock      ; clock    ; None                       ; None                       ; 0.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; loadsize:loadsize|saida[23]                ; clock      ; clock    ; None                       ; None                       ; 0.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; loadsize:loadsize|saida[3]                 ; clock      ; clock    ; None                       ; None                       ; 0.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; loadsize:loadsize|saida[16]                ; clock      ; clock    ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 0.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; loadsize:loadsize|saida[24]                ; clock      ; clock    ; None                       ; None                       ; 1.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 0.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 0.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; loadsize:loadsize|saida[11]                ; clock      ; clock    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[29]         ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[27]         ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; loadsize:loadsize|saida[5]                 ; clock      ; clock    ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; loadsize:loadsize|saida[25]                ; clock      ; clock    ; None                       ; None                       ; 1.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; loadsize:loadsize|saida[9]                 ; clock      ; clock    ; None                       ; None                       ; 0.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; loadsize:loadsize|saida[26]                ; clock      ; clock    ; None                       ; None                       ; 1.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; loadsize:loadsize|saida[10]                ; clock      ; clock    ; None                       ; None                       ; 0.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]                              ; MuxRegData:MuxRegData|MuxRegDataOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; loadsize:loadsize|saida[27]                ; clock      ; clock    ; None                       ; None                       ; 1.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[25]         ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxRegData:MuxRegData|MuxRegDataOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; loadsize:loadsize|saida[8]                 ; clock      ; clock    ; None                       ; None                       ; 1.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; loadsize:loadsize|saida[1]                 ; clock      ; clock    ; None                       ; None                       ; 1.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; loadsize:loadsize|saida[2]                 ; clock      ; clock    ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; loadsize:loadsize|saida[14]                ; clock      ; clock    ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[24]         ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[2]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; loadsize:loadsize|saida[28]                ; clock      ; clock    ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; loadsize:loadsize|saida[12]                ; clock      ; clock    ; None                       ; None                       ; 1.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; loadsize:loadsize|saida[7]                 ; clock      ; clock    ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[21]         ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[4]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; loadsize:loadsize|saida[4]                 ; clock      ; clock    ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxRegData:MuxRegData|MuxRegDataOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[3]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; loadsize:loadsize|saida[6]                 ; clock      ; clock    ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxRegData:MuxRegData|MuxRegDataOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[28]         ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.910 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                            ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; N/A   ; None         ; 5.286 ns   ; reset ; Controle:Controle|MemADD[1]                   ; clock    ;
; N/A   ; None         ; 5.248 ns   ; reset ; Controle:Controle|IRWrite                     ; clock    ;
; N/A   ; None         ; 5.248 ns   ; reset ; Controle:Controle|RegBWrite                   ; clock    ;
; N/A   ; None         ; 5.215 ns   ; reset ; Controle:Controle|RegShftCtrl[2]              ; clock    ;
; N/A   ; None         ; 5.215 ns   ; reset ; Controle:Controle|RegShftCtrl[1]              ; clock    ;
; N/A   ; None         ; 5.110 ns   ; reset ; Controle:Controle|RegData[0]                  ; clock    ;
; N/A   ; None         ; 5.055 ns   ; reset ; Controle:Controle|RegData[3]                  ; clock    ;
; N/A   ; None         ; 4.988 ns   ; reset ; Controle:Controle|LSControl[0]                ; clock    ;
; N/A   ; None         ; 4.988 ns   ; reset ; Controle:Controle|LSControl[1]                ; clock    ;
; N/A   ; None         ; 4.986 ns   ; reset ; Controle:Controle|ALUSrcB[2]                  ; clock    ;
; N/A   ; None         ; 4.950 ns   ; reset ; Controle:Controle|PCSource[2]                 ; clock    ;
; N/A   ; None         ; 4.950 ns   ; reset ; Controle:Controle|PCSource[1]                 ; clock    ;
; N/A   ; None         ; 4.950 ns   ; reset ; Controle:Controle|PCSource[0]                 ; clock    ;
; N/A   ; None         ; 4.860 ns   ; reset ; Controle:Controle|ALUControl[1]               ; clock    ;
; N/A   ; None         ; 4.852 ns   ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A   ; None         ; 4.852 ns   ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A   ; None         ; 4.850 ns   ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A   ; None         ; 4.850 ns   ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A   ; None         ; 4.761 ns   ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A   ; None         ; 4.644 ns   ; reset ; Controle:Controle|ALUSrcA                     ; clock    ;
; N/A   ; None         ; 4.543 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A   ; None         ; 4.526 ns   ; reset ; Controle:Controle|RegALUOutWrite              ; clock    ;
; N/A   ; None         ; 4.526 ns   ; reset ; Controle:Controle|ALUControl[0]               ; clock    ;
; N/A   ; None         ; 4.526 ns   ; reset ; Controle:Controle|ALUControl[2]               ; clock    ;
; N/A   ; None         ; 4.509 ns   ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A   ; None         ; 4.509 ns   ; reset ; Controle:Controle|RegMDRWrite                 ; clock    ;
; N/A   ; None         ; 4.503 ns   ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A   ; None         ; 4.390 ns   ; reset ; Controle:Controle|ShftSrc                     ; clock    ;
; N/A   ; None         ; 4.303 ns   ; reset ; Controle:Controle|RegShftCtrl[0]              ; clock    ;
; N/A   ; None         ; 4.292 ns   ; reset ; Controle:Controle|ALUSrcB[0]                  ; clock    ;
; N/A   ; None         ; 4.292 ns   ; reset ; Controle:Controle|ALUSrcB[1]                  ; clock    ;
; N/A   ; None         ; 4.266 ns   ; reset ; Controle:Controle|AmtSrc                      ; clock    ;
; N/A   ; None         ; 3.926 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A   ; None         ; 3.926 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A   ; None         ; 3.926 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A   ; None         ; 3.926 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A   ; None         ; 3.892 ns   ; reset ; Controle:Controle|RegWrite                    ; clock    ;
; N/A   ; None         ; 3.800 ns   ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A   ; None         ; 3.777 ns   ; reset ; Controle:Controle|RegDest[0]                  ; clock    ;
; N/A   ; None         ; 3.770 ns   ; reset ; Controle:Controle|RegData[2]                  ; clock    ;
; N/A   ; None         ; 3.770 ns   ; reset ; Controle:Controle|RegData[1]                  ; clock    ;
; N/A   ; None         ; 3.770 ns   ; reset ; Controle:Controle|RegDest[1]                  ; clock    ;
; N/A   ; None         ; 3.428 ns   ; reset ; Controle:Controle|estado[1]                   ; clock    ;
; N/A   ; None         ; 3.428 ns   ; reset ; Controle:Controle|estado[3]                   ; clock    ;
; N/A   ; None         ; 3.428 ns   ; reset ; Controle:Controle|MULT_OP                     ; clock    ;
; N/A   ; None         ; 3.260 ns   ; reset ; Controle:Controle|estado[0]                   ; clock    ;
; N/A   ; None         ; 3.155 ns   ; reset ; Controle:Controle|estado[2]                   ; clock    ;
; N/A   ; None         ; 3.155 ns   ; reset ; Controle:Controle|estado[5]                   ; clock    ;
; N/A   ; None         ; 3.155 ns   ; reset ; Controle:Controle|estado[4]                   ; clock    ;
; N/A   ; None         ; 3.149 ns   ; reset ; Controle:Controle|DIV_OP                      ; clock    ;
; N/A   ; None         ; 3.149 ns   ; reset ; Controle:Controle|PCWrite                     ; clock    ;
; N/A   ; None         ; 2.857 ns   ; reset ; Controle:Controle|RegDest[2]                  ; clock    ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.147 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.114 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.106 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.813 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.804 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.780 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.772 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.693 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.660 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.652 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.616 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.611 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.517 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.470 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.469 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.436 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.428 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.404 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.371 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.363 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.350 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.349 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.344 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.342 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.311 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.309 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.303 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.301 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.282 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.277 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.258 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.225 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.217 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.197 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.183 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.162 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.157 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.126 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.061 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.060 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.015 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.001 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.999 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.980 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.938 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.933 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.915 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.895 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.882 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.873 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.868 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.863 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.849 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.841 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.839 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.813 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.811 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.808 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.806 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.802 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.774 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.761 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.743 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.728 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.727 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.726 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.722 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.720 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.714 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.712 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.699 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.671 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.646 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.628 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.606 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.606 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.601 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.596 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.546 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.544 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.539 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.526 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.519 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.468 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.460 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.454 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.437 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.433 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.431 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.418 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.404 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.400 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.398 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.396 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.394 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.392 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.392 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.390 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.382 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.372 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.365 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.351 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.348 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.346 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.346 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.317 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.308 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.302 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.290 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.282 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.267 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.262 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.257 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.255 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.252 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.245 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.245 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.237 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.230 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.225 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.212 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.204 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.177 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.175 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.171 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.170 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.161 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.156 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.142 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.131 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.124 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.103 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.094 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.091 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.090 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.088 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.084 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.063 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.059 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.038 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.037 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.021 ns  ; Controle:Controle|ALUSrcA               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.018 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.012 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.999 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.997 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.985 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.977 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.963 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.956 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.956 ns  ; Controle:Controle|ALUSrcA               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.950 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.948 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.932 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.923 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.913 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.907 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.906 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.902 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.902 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.901 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.900 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.897 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.896 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.895 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.894 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.894 ns  ; Controle:Controle|ALUSrcA               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.892 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.858 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.853 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.844 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.837 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.836 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.836 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.828 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.827 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.811 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.811 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.810 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.807 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.804 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.803 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.803 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.801 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.799 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.798 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.796 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.796 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.795 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.793 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.791 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.790 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.769 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.748 ns  ; Registrador:PC|Saida[1]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.729 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                            ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; N/A           ; None        ; -2.618 ns ; reset ; Controle:Controle|RegDest[2]                  ; clock    ;
; N/A           ; None        ; -2.672 ns ; reset ; Controle:Controle|RegData[2]                  ; clock    ;
; N/A           ; None        ; -2.672 ns ; reset ; Controle:Controle|RegData[1]                  ; clock    ;
; N/A           ; None        ; -2.672 ns ; reset ; Controle:Controle|RegDest[1]                  ; clock    ;
; N/A           ; None        ; -2.672 ns ; reset ; Controle:Controle|RegDest[0]                  ; clock    ;
; N/A           ; None        ; -2.787 ns ; reset ; Controle:Controle|RegWrite                    ; clock    ;
; N/A           ; None        ; -2.900 ns ; reset ; Controle:Controle|ALUSrcA                     ; clock    ;
; N/A           ; None        ; -2.910 ns ; reset ; Controle:Controle|DIV_OP                      ; clock    ;
; N/A           ; None        ; -2.910 ns ; reset ; Controle:Controle|PCWrite                     ; clock    ;
; N/A           ; None        ; -2.916 ns ; reset ; Controle:Controle|estado[2]                   ; clock    ;
; N/A           ; None        ; -2.916 ns ; reset ; Controle:Controle|estado[5]                   ; clock    ;
; N/A           ; None        ; -2.916 ns ; reset ; Controle:Controle|estado[4]                   ; clock    ;
; N/A           ; None        ; -2.939 ns ; reset ; Controle:Controle|IRWrite                     ; clock    ;
; N/A           ; None        ; -2.939 ns ; reset ; Controle:Controle|RegBWrite                   ; clock    ;
; N/A           ; None        ; -3.021 ns ; reset ; Controle:Controle|estado[0]                   ; clock    ;
; N/A           ; None        ; -3.111 ns ; reset ; Controle:Controle|RegData[3]                  ; clock    ;
; N/A           ; None        ; -3.149 ns ; reset ; Controle:Controle|ALUSrcB[2]                  ; clock    ;
; N/A           ; None        ; -3.149 ns ; reset ; Controle:Controle|ALUSrcB[0]                  ; clock    ;
; N/A           ; None        ; -3.149 ns ; reset ; Controle:Controle|ALUSrcB[1]                  ; clock    ;
; N/A           ; None        ; -3.166 ns ; reset ; Controle:Controle|RegData[0]                  ; clock    ;
; N/A           ; None        ; -3.189 ns ; reset ; Controle:Controle|estado[1]                   ; clock    ;
; N/A           ; None        ; -3.189 ns ; reset ; Controle:Controle|estado[3]                   ; clock    ;
; N/A           ; None        ; -3.189 ns ; reset ; Controle:Controle|MULT_OP                     ; clock    ;
; N/A           ; None        ; -3.189 ns ; reset ; Controle:Controle|MemADD[1]                   ; clock    ;
; N/A           ; None        ; -3.194 ns ; reset ; Controle:Controle|ALUControl[1]               ; clock    ;
; N/A           ; None        ; -3.335 ns ; reset ; Controle:Controle|RegMDRWrite                 ; clock    ;
; N/A           ; None        ; -3.383 ns ; reset ; Controle:Controle|RegALUOutWrite              ; clock    ;
; N/A           ; None        ; -3.383 ns ; reset ; Controle:Controle|ALUControl[0]               ; clock    ;
; N/A           ; None        ; -3.383 ns ; reset ; Controle:Controle|ALUControl[2]               ; clock    ;
; N/A           ; None        ; -3.463 ns ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A           ; None        ; -3.542 ns ; reset ; Controle:Controle|AmtSrc                      ; clock    ;
; N/A           ; None        ; -3.561 ns ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A           ; None        ; -3.572 ns ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A           ; None        ; -3.681 ns ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A           ; None        ; -3.681 ns ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A           ; None        ; -3.687 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A           ; None        ; -3.687 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A           ; None        ; -3.687 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A           ; None        ; -3.687 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A           ; None        ; -3.688 ns ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A           ; None        ; -3.699 ns ; reset ; Controle:Controle|PCSource[2]                 ; clock    ;
; N/A           ; None        ; -3.699 ns ; reset ; Controle:Controle|PCSource[1]                 ; clock    ;
; N/A           ; None        ; -3.699 ns ; reset ; Controle:Controle|PCSource[0]                 ; clock    ;
; N/A           ; None        ; -3.796 ns ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A           ; None        ; -3.958 ns ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A           ; None        ; -4.064 ns ; reset ; Controle:Controle|RegShftCtrl[0]              ; clock    ;
; N/A           ; None        ; -4.151 ns ; reset ; Controle:Controle|ShftSrc                     ; clock    ;
; N/A           ; None        ; -4.304 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A           ; None        ; -4.749 ns ; reset ; Controle:Controle|LSControl[0]                ; clock    ;
; N/A           ; None        ; -4.749 ns ; reset ; Controle:Controle|LSControl[1]                ; clock    ;
; N/A           ; None        ; -4.976 ns ; reset ; Controle:Controle|RegShftCtrl[2]              ; clock    ;
; N/A           ; None        ; -4.976 ns ; reset ; Controle:Controle|RegShftCtrl[1]              ; clock    ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 25 10:16:36 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "loadsize:loadsize|saida[31]" is a latch
    Warning: Node "loadsize:loadsize|saida[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "loadsize:loadsize|saida[28]" is a latch
    Warning: Node "loadsize:loadsize|saida[29]" is a latch
    Warning: Node "loadsize:loadsize|saida[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "loadsize:loadsize|saida[1]" is a latch
    Warning: Node "loadsize:loadsize|saida[2]" is a latch
    Warning: Node "loadsize:loadsize|saida[3]" is a latch
    Warning: Node "loadsize:loadsize|saida[4]" is a latch
    Warning: Node "loadsize:loadsize|saida[5]" is a latch
    Warning: Node "loadsize:loadsize|saida[6]" is a latch
    Warning: Node "loadsize:loadsize|saida[27]" is a latch
    Warning: Node "loadsize:loadsize|saida[24]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "loadsize:loadsize|saida[0]" is a latch
    Warning: Node "loadsize:loadsize|saida[7]" is a latch
    Warning: Node "loadsize:loadsize|saida[25]" is a latch
    Warning: Node "loadsize:loadsize|saida[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "loadsize:loadsize|saida[23]" is a latch
    Warning: Node "loadsize:loadsize|saida[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "loadsize:loadsize|saida[21]" is a latch
    Warning: Node "loadsize:loadsize|saida[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "loadsize:loadsize|saida[19]" is a latch
    Warning: Node "loadsize:loadsize|saida[16]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "loadsize:loadsize|saida[17]" is a latch
    Warning: Node "loadsize:loadsize|saida[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "loadsize:loadsize|saida[15]" is a latch
    Warning: Node "loadsize:loadsize|saida[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
    Warning: Node "loadsize:loadsize|saida[13]" is a latch
    Warning: Node "loadsize:loadsize|saida[10]" is a latch
    Warning: Node "loadsize:loadsize|saida[11]" is a latch
    Warning: Node "loadsize:loadsize|saida[8]" is a latch
    Warning: Node "loadsize:loadsize|saida[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "loadsize:loadsize|saida[7]~0" as buffer
    Info: Detected gated clock "loadsize:loadsize|Equal0~0" as buffer
    Info: Detected ripple clock "Controle:Controle|LSControl[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|LSControl[0]" as buffer
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[2]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
Info: Clock "clock" has Internal fmax of 66.36 MHz between source register "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" and destination register "Banco_reg:banco_registradores|Cluster[25][28]" (period= 15.07 ns)
    Info: + Longest register to register delay is 3.704 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y14_N16; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[3]'
        Info: 2: + IC(1.299 ns) + CELL(0.272 ns) = 1.571 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 32; COMB Node = 'Banco_reg:banco_registradores|Decoder0~12'
        Info: 3: + IC(1.387 ns) + CELL(0.746 ns) = 3.704 ns; Loc. = LCFF_X25_Y21_N13; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[25][28]'
        Info: Total cell delay = 1.018 ns ( 27.48 % )
        Info: Total interconnect delay = 2.686 ns ( 72.52 % )
    Info: - Smallest clock skew is -3.741 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.483 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1420; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X25_Y21_N13; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[25][28]'
            Info: Total cell delay = 1.472 ns ( 59.28 % )
            Info: Total interconnect delay = 1.011 ns ( 40.72 % )
        Info: - Longest clock path from clock "clock" to source register is 6.224 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.284 ns) + CELL(0.712 ns) = 2.850 ns; Loc. = LCFF_X9_Y14_N21; Fanout = 7; REG Node = 'Controle:Controle|RegDest[2]'
            Info: 3: + IC(0.351 ns) + CELL(0.228 ns) = 3.429 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0'
            Info: 4: + IC(1.748 ns) + CELL(0.000 ns) = 5.177 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0clkctrl'
            Info: 5: + IC(0.893 ns) + CELL(0.154 ns) = 6.224 ns; Loc. = LCCOMB_X29_Y14_N16; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[3]'
            Info: Total cell delay = 1.948 ns ( 31.30 % )
            Info: Total interconnect delay = 4.276 ns ( 68.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MDR|Saida[20]" and destination pin or register "loadsize:loadsize|saida[20]" for clock "clock" (Hold time is 2.778 ns)
    Info: + Largest clock skew is 3.311 ns
        Info: + Longest clock path from clock "clock" to destination register is 5.781 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.155 ns) + CELL(0.712 ns) = 2.721 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 4; REG Node = 'Controle:Controle|LSControl[0]'
            Info: 3: + IC(0.240 ns) + CELL(0.225 ns) = 3.186 ns; Loc. = LCCOMB_X14_Y8_N20; Fanout = 1; COMB Node = 'loadsize:loadsize|Equal0~0'
            Info: 4: + IC(1.659 ns) + CELL(0.000 ns) = 4.845 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'loadsize:loadsize|Equal0~0clkctrl'
            Info: 5: + IC(0.883 ns) + CELL(0.053 ns) = 5.781 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 1; REG Node = 'loadsize:loadsize|saida[20]'
            Info: Total cell delay = 1.844 ns ( 31.90 % )
            Info: Total interconnect delay = 3.937 ns ( 68.10 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.470 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1420; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 4; REG Node = 'Registrador:MDR|Saida[20]'
            Info: Total cell delay = 1.472 ns ( 59.60 % )
            Info: Total interconnect delay = 0.998 ns ( 40.40 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.439 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 4; REG Node = 'Registrador:MDR|Saida[20]'
        Info: 2: + IC(0.214 ns) + CELL(0.225 ns) = 0.439 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 1; REG Node = 'loadsize:loadsize|saida[20]'
        Info: Total cell delay = 0.225 ns ( 51.25 % )
        Info: Total interconnect delay = 0.214 ns ( 48.75 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Controle:Controle|MemADD[1]" (data pin = "reset", clock pin = "clock") is 5.286 ns
    Info: + Longest pin to register delay is 7.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 55; PIN Node = 'reset'
        Info: 2: + IC(4.329 ns) + CELL(0.366 ns) = 5.569 ns; Loc. = LCCOMB_X9_Y14_N16; Fanout = 1; COMB Node = 'Controle:Controle|RegBWrite~4'
        Info: 3: + IC(0.255 ns) + CELL(0.272 ns) = 6.096 ns; Loc. = LCCOMB_X9_Y14_N28; Fanout = 4; COMB Node = 'Controle:Controle|RegBWrite~2'
        Info: 4: + IC(0.838 ns) + CELL(0.746 ns) = 7.680 ns; Loc. = LCFF_X6_Y11_N9; Fanout = 51; REG Node = 'Controle:Controle|MemADD[1]'
        Info: Total cell delay = 2.258 ns ( 29.40 % )
        Info: Total interconnect delay = 5.422 ns ( 70.60 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1420; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X6_Y11_N9; Fanout = 51; REG Node = 'Controle:Controle|MemADD[1]'
        Info: Total cell delay = 1.472 ns ( 59.26 % )
        Info: Total interconnect delay = 1.012 ns ( 40.74 % )
Info: tco from clock "clock" to destination pin "AluResult[29]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is 16.147 ns
    Info: + Longest clock path from clock "clock" to source register is 5.755 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(1.249 ns) + CELL(0.712 ns) = 2.815 ns; Loc. = LCFF_X6_Y13_N1; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[2]'
        Info: 3: + IC(0.364 ns) + CELL(0.346 ns) = 3.525 ns; Loc. = LCCOMB_X7_Y13_N16; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.275 ns) + CELL(0.000 ns) = 4.800 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.902 ns) + CELL(0.053 ns) = 5.755 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 7; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: Total cell delay = 1.965 ns ( 34.14 % )
        Info: Total interconnect delay = 3.790 ns ( 65.86 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.392 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 7; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.367 ns) + CELL(0.228 ns) = 0.595 ns; Loc. = LCCOMB_X18_Y12_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[1]~9'
        Info: 3: + IC(0.210 ns) + CELL(0.053 ns) = 0.858 ns; Loc. = LCCOMB_X18_Y12_N30; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~1'
        Info: 4: + IC(0.232 ns) + CELL(0.053 ns) = 1.143 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~58'
        Info: 5: + IC(0.488 ns) + CELL(0.053 ns) = 1.684 ns; Loc. = LCCOMB_X15_Y12_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~54'
        Info: 6: + IC(0.211 ns) + CELL(0.053 ns) = 1.948 ns; Loc. = LCCOMB_X15_Y12_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[7]~50'
        Info: 7: + IC(0.215 ns) + CELL(0.053 ns) = 2.216 ns; Loc. = LCCOMB_X15_Y12_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~46'
        Info: 8: + IC(0.373 ns) + CELL(0.053 ns) = 2.642 ns; Loc. = LCCOMB_X15_Y12_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~42'
        Info: 9: + IC(0.311 ns) + CELL(0.053 ns) = 3.006 ns; Loc. = LCCOMB_X15_Y12_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[13]~38'
        Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 3.269 ns; Loc. = LCCOMB_X15_Y12_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[15]~34'
        Info: 11: + IC(0.309 ns) + CELL(0.053 ns) = 3.631 ns; Loc. = LCCOMB_X14_Y12_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[17]~30'
        Info: 12: + IC(0.205 ns) + CELL(0.053 ns) = 3.889 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[19]~26'
        Info: 13: + IC(0.235 ns) + CELL(0.053 ns) = 4.177 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~22'
        Info: 14: + IC(0.381 ns) + CELL(0.053 ns) = 4.611 ns; Loc. = LCCOMB_X14_Y12_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~18'
        Info: 15: + IC(0.305 ns) + CELL(0.053 ns) = 4.969 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~14'
        Info: 16: + IC(0.205 ns) + CELL(0.053 ns) = 5.227 ns; Loc. = LCCOMB_X14_Y12_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~10'
        Info: 17: + IC(0.768 ns) + CELL(0.053 ns) = 6.048 ns; Loc. = LCCOMB_X17_Y13_N22; Fanout = 3; COMB Node = 'Ula32:Alu|Mux2~1'
        Info: 18: + IC(2.200 ns) + CELL(2.144 ns) = 10.392 ns; Loc. = PIN_H23; Fanout = 0; PIN Node = 'AluResult[29]'
        Info: Total cell delay = 3.167 ns ( 30.48 % )
        Info: Total interconnect delay = 7.225 ns ( 69.52 % )
Info: th for register "Controle:Controle|RegDest[2]" (data pin = "reset", clock pin = "clock") is -2.618 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.756 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(1.284 ns) + CELL(0.618 ns) = 2.756 ns; Loc. = LCFF_X9_Y14_N21; Fanout = 7; REG Node = 'Controle:Controle|RegDest[2]'
        Info: Total cell delay = 1.472 ns ( 53.41 % )
        Info: Total interconnect delay = 1.284 ns ( 46.59 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.523 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 55; PIN Node = 'reset'
        Info: 2: + IC(4.252 ns) + CELL(0.397 ns) = 5.523 ns; Loc. = LCFF_X9_Y14_N21; Fanout = 7; REG Node = 'Controle:Controle|RegDest[2]'
        Info: Total cell delay = 1.271 ns ( 23.01 % )
        Info: Total interconnect delay = 4.252 ns ( 76.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Thu Mar 25 10:16:36 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


