Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ALU.v" in library work
Module <ALU> compiled
No errors in compilation
Analysis of file <"ALU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ALU_delay = "00000000000000000000000000000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALU>.
	ALU_delay = 32'sb00000000000000000000000000000110
WARNING:Xst:1464 - "ALU.v" line 67: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
WARNING:Xst:864 - "ALU.v" line 67: Comparisons to 'X' or 'Z' are treated as always false.
WARNING:Xst:1464 - "ALU.v" line 67: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
WARNING:Xst:864 - "ALU.v" line 67: Comparisons to 'X' or 'Z' are treated as always false.
WARNING:Xst:916 - "ALU.v" line 71: Delay is ignored for synthesis.
WARNING:Xst:916 - "ALU.v" line 72: Delay is ignored for synthesis.
WARNING:Xst:905 - "ALU.v" line 34: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <tmpC>, <_C>, <_V>
Module <ALU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:646 - Signal <tmpC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <_Z> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <_C>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <_V>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit comparator less for signal <old__C_6$cmp_lt0000> created at line 48.
    Found 1-bit xor2 for signal <old__V_7$xor0000> created at line 42.
    Found 1-bit xor2 for signal <old__V_7$xor0001> created at line 42.
    Found 1-bit xor2 for signal <old__V_7$xor0002> created at line 49.
    Found 32-bit adder carry out for signal <old_tmp_1$addsub0000>.
    Found 32-bit adder for signal <old_tmpC_3$addsub0000> created at line 63.
    Found 32-bit xor2 for signal <old_tmpC_3$xor0000> created at line 55.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit adder carry out                                : 1
 32-bit subtractor                                     : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 32-bit 16-to-1 multiplexer                            : 1
# Xors                                                 : 4
 1-bit xor2                                            : 3
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit adder carry out                                : 1
 32-bit subtractor                                     : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 32-bit 16-to-1 multiplexer                            : 1
# Xors                                                 : 4
 1-bit xor2                                            : 3
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 104

Cell Usage :
# BELS                             : 637
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 101
#      LUT3                        : 9
#      LUT4                        : 227
#      MUXCY                       : 132
#      MUXF5                       : 38
#      MUXF6                       : 3
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 94
# FlipFlops/Latches                : 2
#      LD                          : 2
# IO Buffers                       : 104
#      IBUF                        : 68
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                      195  out of   2448     7%  
 Number of Slice Flip Flops:              2  out of   4896     0%  
 Number of 4 input LUTs:                367  out of   4896     7%  
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of     92   113% (*) 

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_C_not0001(_C_not00011:O)          | NONE(*)(_V)            | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 7.806ns
   Maximum output required time after clock: 5.113ns
   Maximum combinational path delay: 13.569ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_C_not0001'
  Total number of paths / destination ports: 395 / 2
-------------------------------------------------------------------------
Offset:              7.806ns (Levels of Logic = 36)
  Source:            A<1> (PAD)
  Destination:       _V (LATCH)
  Destination Clock: _C_not0001 falling

  Data Path: A<1> to _V
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.106   0.902  A_1_IBUF (A_1_IBUF)
     LUT2:I0->O            1   0.612   0.000  Madd_old_tmp_1_addsub0000_lut<1> (Madd_old_tmp_1_addsub0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Madd_old_tmp_1_addsub0000_cy<1> (Madd_old_tmp_1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<2> (Madd_old_tmp_1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<3> (Madd_old_tmp_1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<4> (Madd_old_tmp_1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<5> (Madd_old_tmp_1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<6> (Madd_old_tmp_1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<7> (Madd_old_tmp_1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<8> (Madd_old_tmp_1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<9> (Madd_old_tmp_1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<10> (Madd_old_tmp_1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<11> (Madd_old_tmp_1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<12> (Madd_old_tmp_1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<13> (Madd_old_tmp_1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<14> (Madd_old_tmp_1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<15> (Madd_old_tmp_1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_tmp_1_addsub0000_cy<16> (Madd_old_tmp_1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<17> (Madd_old_tmp_1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<18> (Madd_old_tmp_1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<19> (Madd_old_tmp_1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<20> (Madd_old_tmp_1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<21> (Madd_old_tmp_1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<22> (Madd_old_tmp_1_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<23> (Madd_old_tmp_1_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<24> (Madd_old_tmp_1_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<25> (Madd_old_tmp_1_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<26> (Madd_old_tmp_1_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<27> (Madd_old_tmp_1_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<28> (Madd_old_tmp_1_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<29> (Madd_old_tmp_1_addsub0000_cy<29>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_tmp_1_addsub0000_cy<30> (Madd_old_tmp_1_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.410  Madd_old_tmp_1_addsub0000_xor<31> (old_tmp_1_addsub0000<31>)
     LUT4:I2->O            1   0.612   0.000  _old__V_71_f5_G (N250)
     MUXF5:I1->O           2   0.278   0.410  _old__V_71_f5 (N01)
     LUT3:I2->O            1   0.612   0.000  _V_mux00001 (_V_mux0000)
     LD:D                      0.268          _V
    ----------------------------------------
    Total                      7.806ns (6.084ns logic, 1.722ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_C_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.113ns (Levels of Logic = 2)
  Source:            _C (LATCH)
  Destination:       Cond<1> (PAD)
  Source Clock:      _C_not0001 falling

  Data Path: _C to Cond<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.387  _C (_C)
     LUT4:I2->O            1   0.612   0.357  _old__C_62 (Cond_1_OBUF)
     OBUF:I->O                 3.169          Cond_1_OBUF (Cond<1>)
    ----------------------------------------
    Total                      5.113ns (4.369ns logic, 0.744ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9186 / 36
-------------------------------------------------------------------------
Delay:               13.569ns (Levels of Logic = 38)
  Source:            A<1> (PAD)
  Destination:       Cond<3> (PAD)

  Data Path: A<1> to Cond<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.106   0.902  A_1_IBUF (A_1_IBUF)
     LUT2:I0->O            1   0.612   0.000  Msub__old_tmpC_2_lut<1> (Msub__old_tmpC_2_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Msub__old_tmpC_2_cy<1> (Msub__old_tmpC_2_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<2> (Msub__old_tmpC_2_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<3> (Msub__old_tmpC_2_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<4> (Msub__old_tmpC_2_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<5> (Msub__old_tmpC_2_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<6> (Msub__old_tmpC_2_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<7> (Msub__old_tmpC_2_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<8> (Msub__old_tmpC_2_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<9> (Msub__old_tmpC_2_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<10> (Msub__old_tmpC_2_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<11> (Msub__old_tmpC_2_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<12> (Msub__old_tmpC_2_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<13> (Msub__old_tmpC_2_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<14> (Msub__old_tmpC_2_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<15> (Msub__old_tmpC_2_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<16> (Msub__old_tmpC_2_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<17> (Msub__old_tmpC_2_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<18> (Msub__old_tmpC_2_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<19> (Msub__old_tmpC_2_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<20> (Msub__old_tmpC_2_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<21> (Msub__old_tmpC_2_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Msub__old_tmpC_2_cy<22> (Msub__old_tmpC_2_cy<22>)
     XORCY:CI->O           1   0.699   0.426  Msub__old_tmpC_2_xor<23> (_old_tmpC_2<23>)
     LUT4:I1->O            1   0.612   0.360  ALUop<3>150217_SW0 (N127)
     LUT4:I3->O            1   0.612   0.360  ALUop<3>150217 (ALUop<3>150217)
     LUT4:I3->O            2   0.612   0.532  ALUop<3>150228 (C_23_OBUF)
     LUT4:I0->O            1   0.612   0.000  old__Z_4_cmp_eq0000_wg_lut<0> (old__Z_4_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  old__Z_4_cmp_eq0000_wg_cy<0> (old__Z_4_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  old__Z_4_cmp_eq0000_wg_cy<1> (old__Z_4_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  old__Z_4_cmp_eq0000_wg_cy<2> (old__Z_4_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  old__Z_4_cmp_eq0000_wg_cy<3> (old__Z_4_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  old__Z_4_cmp_eq0000_wg_cy<4> (old__Z_4_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  old__Z_4_cmp_eq0000_wg_cy<5> (old__Z_4_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  old__Z_4_cmp_eq0000_wg_cy<6> (old__Z_4_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.399   0.357  old__Z_4_cmp_eq0000_wg_cy<7> (Cond_3_OBUF)
     OBUF:I->O                 3.169          Cond_3_OBUF (Cond<3>)
    ----------------------------------------
    Total                     13.569ns (10.632ns logic, 2.937ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.56 secs
 
--> 

Total memory usage is 253640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    3 (   0 filtered)

