\hypertarget{classMemObject}{
\section{クラス MemObject}
\label{classMemObject}\index{MemObject@{MemObject}}
}


{\ttfamily \#include $<$mem\_\-object.hh$>$}MemObjectに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=12cm]{classMemObject}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classMemObject_1_1MemObject}{MemObject}
\end{DoxyCompactItemize}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
typedef MemObjectParams \hyperlink{classMemObject_a905bbc621eeec0ed08859e21c8c95412}{Params}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
const \hyperlink{classMemObject_a905bbc621eeec0ed08859e21c8c95412}{Params} $\ast$ \hyperlink{classMemObject_acd3c3feb78ae7a8f88fe0f110a718dff}{params} () const 
\item 
\hyperlink{classMemObject_a0390aa3eb5acd29074fac67b8d6472bd}{MemObject} (const \hyperlink{classMemObject_a905bbc621eeec0ed08859e21c8c95412}{Params} $\ast$params)
\item 
virtual \hyperlink{classBaseMasterPort}{BaseMasterPort} \& \hyperlink{classMemObject_adc4e675e51defbdd1e354dac729d0703}{getMasterPort} (const std::string \&if\_\-name, \hyperlink{base_2types_8hh_acef4d7d41cb21fdc252e20c04cd7bb8e}{PortID} idx=\hyperlink{base_2types_8hh_a65bf40f138cf863f0c5e2d8ca1144126}{InvalidPortID})
\item 
virtual \hyperlink{classBaseSlavePort}{BaseSlavePort} \& \hyperlink{classMemObject_ac918a145092d7514ebc6dbd952dceafb}{getSlavePort} (const std::string \&if\_\-name, \hyperlink{base_2types_8hh_acef4d7d41cb21fdc252e20c04cd7bb8e}{PortID} idx=\hyperlink{base_2types_8hh_a65bf40f138cf863f0c5e2d8ca1144126}{InvalidPortID})
\end{DoxyCompactItemize}


\subsection{説明}
The \hyperlink{classMemObject}{MemObject} class extends the \hyperlink{classClockedObject}{ClockedObject} with accessor functions to get its master and slave ports. 

\subsection{型定義}
\hypertarget{classMemObject_a905bbc621eeec0ed08859e21c8c95412}{
\index{MemObject@{MemObject}!Params@{Params}}
\index{Params@{Params}!MemObject@{MemObject}}
\subsubsection[{Params}]{\setlength{\rightskip}{0pt plus 5cm}typedef MemObjectParams {\bf Params}}}
\label{classMemObject_a905bbc621eeec0ed08859e21c8c95412}


\hyperlink{classSimObject_a0f0761d2db586a23bb2a2880b8f387bb}{SimObject}を再定義しています。

\hyperlink{classFreebsdAlphaSystem_a0cee38b7e957f9f434ee078d80b94d1b}{FreebsdAlphaSystem}, \hyperlink{classLinuxAlphaSystem_a0d8e2379ed014b6039c45eb98c24fed4}{LinuxAlphaSystem}, \hyperlink{classAlphaSystem_a2af24d7a564ee2ca81332fb46406cbe5}{AlphaSystem}, \hyperlink{classTru64AlphaSystem_a653e3d38e55079cc093cc4945c1ac3d1}{Tru64AlphaSystem}, \hyperlink{classLinuxArmSystem_ae0ebf28024a7bb607cc65e59c8faa9d5}{LinuxArmSystem}, \hyperlink{classArmSystem_a8ae84e66b34bac08937a6bad4412ba5d}{ArmSystem}, \hyperlink{classArmISA_1_1TableWalker_a422d0236f689cd69d42b3163a521ea15}{TableWalker}, \hyperlink{classLinuxMipsSystem_a3d1083cbefc15728ca643470f9efbf13}{LinuxMipsSystem}, \hyperlink{classMipsSystem_acf01be080284e8262bc1ff41fbd1710c}{MipsSystem}, \hyperlink{classMipsSystem_acf01be080284e8262bc1ff41fbd1710c}{MipsSystem}, \hyperlink{classSparcSystem_ad1d7d4179ae16224e8ae3360e3e676b8}{SparcSystem}, \hyperlink{classX86ISA_1_1Interrupts_a3c48a671abef695247afdd48259ac20a}{Interrupts}, \hyperlink{classLinuxX86System_a9a9d4fd080ddd5d649f7db5e47cfae8b}{LinuxX86System}, \hyperlink{classX86ISA_1_1Walker_a55ceaa41cdace6176b677cc22eb01bf6}{Walker}, \hyperlink{classX86System_a4f3142e3ba81ac1e14e960636ad3202b}{X86System}, \hyperlink{classRubyDirectedTester_af24daccceb54fc519ecd978200efef2d}{RubyDirectedTester}, \hyperlink{classMemTest_a9c0e666eb773a0cfe77b832270b05c24}{MemTest}, \hyperlink{classNetworkTest_aa26fd7704e843bb985048632459a664e}{NetworkTest}, \hyperlink{classRubyTester_a6785f65e1745860fc5b53cbf4aefc2f7}{RubyTester}, \hyperlink{classAlphaBackdoor_a3311d1ef17b579d409e4cf342f9c696f}{AlphaBackdoor}, \hyperlink{classTsunamiCChip_ae88d115af4688355c68945ae8486b7ec}{TsunamiCChip}, \hyperlink{classTsunamiIO_a46efefdf21511fe3655f4589444a8479}{TsunamiIO}, \hyperlink{classTsunamiPChip_ad83d95a5c11dc8215f058bbac3c02dd6}{TsunamiPChip}, \hyperlink{classA9SCU_a6264a26c977c4e8d51cb6b3d6cd3a842}{A9SCU}, \hyperlink{classAmbaPioDevice_ab091a3a8ffa1f3152ec35e30d1b384d5}{AmbaPioDevice}, \hyperlink{classAmbaIntDevice_aa70660260d212b343768d91a298c80de}{AmbaIntDevice}, \hyperlink{classAmbaDmaDevice_ab612ceb7381438552927b7ed0aed5099}{AmbaDmaDevice}, \hyperlink{classAmbaFake_af81895617462b041d86cd650bb1e27d3}{AmbaFake}, \hyperlink{classBaseGic_aacf2140b95fc8c326a11f01521f5018d}{BaseGic}, \hyperlink{classPl390_a1ac197c7f5e1a7b8d7178444a1474e45}{Pl390}, \hyperlink{classHDLcd_a31ccb03af3b5962a67bed42eca6ce2f0}{HDLcd}, \hyperlink{classPl050_a12cd0d18c639c998ce04efabfca4d619}{Pl050}, \hyperlink{classPl011_a7c50120eadc91b7f8522e0e4f1398769}{Pl011}, \hyperlink{classPl111_a98df8e62be26dfc2009a7e53d5d0841d}{Pl111}, \hyperlink{classPL031_acd44fa02a8cc03d321b406d70faea0d8}{PL031}, \hyperlink{classRealViewCtrl_a7bb0551c15e75a5df04d65454bcb45dc}{RealViewCtrl}, \hyperlink{classCpuLocalTimer_a2abacbbb646e91ed1ef591d6ce81f4e3}{CpuLocalTimer}, \hyperlink{classSp804_af822827c8c9baefc6aafbdc713bc2b8d}{Sp804}, \hyperlink{classVGic_aba305d5be632386ad18939cafec46fee}{VGic}, \hyperlink{classBadDevice_af753d1777865d13ff644f3ce8b944d6b}{BadDevice}, \hyperlink{classCopyEngine_a0b0580d58d6a0384646682653aefb97a}{CopyEngine}, \hyperlink{classDmaDevice_aea7daf6105ab956443385f5f5a9b88c5}{DmaDevice}, \hyperlink{classEtherDevice_afcf43c7944288000e850f783bdd66b9d}{EtherDevice}, \hyperlink{classIGbE_ad27b5cfed87f35a483863a73336d8258}{IGbE}, \hyperlink{classIdeController_ac3896424d9bf2d8a838f1e2c38870d02}{IdeController}, \hyperlink{classPioDevice_a9cdbda5b5cc24147ce82b7d07bf03cd1}{PioDevice}, \hyperlink{classBasicPioDevice_a2845515ac6467f10540747053c8a0449}{BasicPioDevice}, \hyperlink{classIsaFake_a9d89a786405f83fe384e7aadc17d5ce2}{IsaFake}, \hyperlink{classMaltaCChip_a7a47c530613bf1fa98cc01dad4ffc4e3}{MaltaCChip}, \hyperlink{classMaltaIO_a67250d5117f4f6705cea74a7a228ccf0}{MaltaIO}, \hyperlink{classMaltaPChip_adcfa4143cf090788abe164c8f54c1a54}{MaltaPChip}, \hyperlink{classNSGigE_a3d96e676dc626c146631b6fa53a9d823}{NSGigE}, \hyperlink{classPciConfigAll_a0488eba2a71c6661fef314d8ded28416}{PciConfigAll}, \hyperlink{classPciDevice_aefbfd3f2d9daf3173b779eeff32e8112}{PciDevice}, \hyperlink{classSinic_1_1Base_ae32fbee6dea75ffbb01b7d869c7bedad}{Base}, \hyperlink{classDumbTOD_ac75d9dee405db8ba88e1f9823b893008}{DumbTOD}, \hyperlink{classIob_a177ee3cfebf080ab43aa1b8310f520b1}{Iob}, \hyperlink{classMmDisk_a9e8be66baf207ea5dcd34d3f71d3734b}{MmDisk}, \hyperlink{classUart_a20a580db9778bd0604704c3c6baabfa6}{Uart}, \hyperlink{classUart8250_aa413e69885bd7a520ee8b988aa3e1c8b}{Uart8250}, \hyperlink{classX86ISA_1_1Cmos_a22dfc4a3fb18df74d309b9996cd9943c}{Cmos}, \hyperlink{classX86ISA_1_1I8042_ae70fe038127f3e2a71a81dde45f38dc5}{I8042}, \hyperlink{classX86ISA_1_1I82094AA_ab98883343dbcbe45660e9b16b61507ad}{I82094AA}, \hyperlink{classX86ISA_1_1I8237_a0e2ad01c52d44a915b5dd253a99ad175}{I8237}, \hyperlink{classX86ISA_1_1I8254_aed9bbf7fa13cb3e5f1c7805d04bffb78}{I8254}, \hyperlink{classX86ISA_1_1I8259_a370f3ee3a425cd3262c46d09b80327fe}{I8259}, \hyperlink{classX86ISA_1_1Speaker_ae21f9523ca3e32b9fd40e1e647ebd365}{Speaker}, \hyperlink{classAbstractMemory_ab4fcbcbcfef78d6bc871995f8eca40eb}{AbstractMemory}, \hyperlink{classBridge_aff1c1420f91a1e81dfd9dc93d1fd470f}{Bridge}, \hyperlink{classBaseCache_a23c1728f4d2cabb1996560194937d427}{BaseCache}, \hyperlink{classCommMonitor_a945848d2cb95179e45fffc6a7f41da84}{CommMonitor}, \hyperlink{classDRAMSim2_ae66665a06c9d64a6ba0e56d589b74d6c}{DRAMSim2}, \hyperlink{classDMASequencer_a9827bc75ea7fc70f8a78d2545226f251}{DMASequencer}, \hyperlink{classRubyPort_a73ffda3b6b10849321fd359baf61eb3c}{RubyPort}, \hyperlink{classSequencer_a55b8bba242820df379c5d9139a854e5b}{Sequencer}, と \hyperlink{classSystem_a5f461be6222ce76bffcb70f27d820c56}{System}で再定義されています。

\subsection{コンストラクタとデストラクタ}
\hypertarget{classMemObject_a0390aa3eb5acd29074fac67b8d6472bd}{
\index{MemObject@{MemObject}!MemObject@{MemObject}}
\index{MemObject@{MemObject}!MemObject@{MemObject}}
\subsubsection[{MemObject}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MemObject} (const {\bf Params} $\ast$ {\em params})}}
\label{classMemObject_a0390aa3eb5acd29074fac67b8d6472bd}



\begin{DoxyCode}
47     : ClockedObject(params)
48 {
49 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classMemObject_adc4e675e51defbdd1e354dac729d0703}{
\index{MemObject@{MemObject}!getMasterPort@{getMasterPort}}
\index{getMasterPort@{getMasterPort}!MemObject@{MemObject}}
\subsubsection[{getMasterPort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseMasterPort} \& getMasterPort (const std::string \& {\em if\_\-name}, \/  {\bf PortID} {\em idx} = {\ttfamily {\bf InvalidPortID}})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMemObject_adc4e675e51defbdd1e354dac729d0703}
Get a master port with a given name and index. This is used at binding time and returns a reference to a protocol-\/agnostic base master port.


\begin{DoxyParams}{引数}
\item[{\em if\_\-name}]\hyperlink{classPort}{Port} name \item[{\em idx}]Index in the case of a VectorPort\end{DoxyParams}
\begin{DoxyReturn}{戻り値}
A reference to the given port 
\end{DoxyReturn}


\hyperlink{classArmISA_1_1TableWalker_adc4e675e51defbdd1e354dac729d0703}{TableWalker}, \hyperlink{classX86ISA_1_1Interrupts_ac66222ec5b6b7beb5d1189c07778bc8a}{Interrupts}, \hyperlink{classX86ISA_1_1Walker_adc4e675e51defbdd1e354dac729d0703}{Walker}, \hyperlink{classRubyDirectedTester_adc4e675e51defbdd1e354dac729d0703}{RubyDirectedTester}, \hyperlink{classMemTest_adc4e675e51defbdd1e354dac729d0703}{MemTest}, \hyperlink{classNetworkTest_adc4e675e51defbdd1e354dac729d0703}{NetworkTest}, \hyperlink{classRubyTester_adc4e675e51defbdd1e354dac729d0703}{RubyTester}, \hyperlink{classTrafficGen_a54ebb5edc195c159b56a39e6f15b9932}{TrafficGen}, \hyperlink{classCopyEngine_adc4e675e51defbdd1e354dac729d0703}{CopyEngine}, \hyperlink{classDmaDevice_adc4e675e51defbdd1e354dac729d0703}{DmaDevice}, \hyperlink{classX86ISA_1_1I82094AA_adc4e675e51defbdd1e354dac729d0703}{I82094AA}, \hyperlink{classAddrMapper_adc4e675e51defbdd1e354dac729d0703}{AddrMapper}, \hyperlink{classBridge_adc4e675e51defbdd1e354dac729d0703}{Bridge}, \hyperlink{classBaseBus_adc4e675e51defbdd1e354dac729d0703}{BaseBus}, \hyperlink{classBaseCache_adc4e675e51defbdd1e354dac729d0703}{BaseCache}, \hyperlink{classCommMonitor_adc4e675e51defbdd1e354dac729d0703}{CommMonitor}, \hyperlink{classRubyPort_adc4e675e51defbdd1e354dac729d0703}{RubyPort}, と \hyperlink{classSystem_adc4e675e51defbdd1e354dac729d0703}{System}で再定義されています。


\begin{DoxyCode}
53 {
54     fatal("%s does not have any master port named %s\n", name(), if_name);
55 }
\end{DoxyCode}
\hypertarget{classMemObject_ac918a145092d7514ebc6dbd952dceafb}{
\index{MemObject@{MemObject}!getSlavePort@{getSlavePort}}
\index{getSlavePort@{getSlavePort}!MemObject@{MemObject}}
\subsubsection[{getSlavePort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseSlavePort} \& getSlavePort (const std::string \& {\em if\_\-name}, \/  {\bf PortID} {\em idx} = {\ttfamily {\bf InvalidPortID}})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMemObject_ac918a145092d7514ebc6dbd952dceafb}
Get a slave port with a given name and index. This is used at binding time and returns a reference to a protocol-\/agnostic base master port.


\begin{DoxyParams}{引数}
\item[{\em if\_\-name}]\hyperlink{classPort}{Port} name \item[{\em idx}]Index in the case of a VectorPort\end{DoxyParams}
\begin{DoxyReturn}{戻り値}
A reference to the given port 
\end{DoxyReturn}


\hyperlink{classX86ISA_1_1Interrupts_a5b5b45105eb4b64567ecea56e5bc30f2}{Interrupts}, \hyperlink{classPioDevice_ac918a145092d7514ebc6dbd952dceafb}{PioDevice}, \hyperlink{classPciDevice_a4edba7d5e567b66fcd93297802a97077}{PciDevice}, \hyperlink{classAddrMapper_ac918a145092d7514ebc6dbd952dceafb}{AddrMapper}, \hyperlink{classBridge_ac918a145092d7514ebc6dbd952dceafb}{Bridge}, \hyperlink{classBaseBus_ac918a145092d7514ebc6dbd952dceafb}{BaseBus}, \hyperlink{classBaseCache_ac918a145092d7514ebc6dbd952dceafb}{BaseCache}, \hyperlink{classCommMonitor_ac918a145092d7514ebc6dbd952dceafb}{CommMonitor}, \hyperlink{classDRAMCtrl_a4edba7d5e567b66fcd93297802a97077}{DRAMCtrl}, \hyperlink{classDRAMSim2_ac918a145092d7514ebc6dbd952dceafb}{DRAMSim2}, \hyperlink{classRubyPort_ac918a145092d7514ebc6dbd952dceafb}{RubyPort}, と \hyperlink{classSimpleMemory_ac918a145092d7514ebc6dbd952dceafb}{SimpleMemory}で再定義されています。


\begin{DoxyCode}
59 {
60     fatal("%s does not have any slave port named %s\n", name(), if_name);
61 }
\end{DoxyCode}
\hypertarget{classMemObject_acd3c3feb78ae7a8f88fe0f110a718dff}{
\index{MemObject@{MemObject}!params@{params}}
\index{params@{params}!MemObject@{MemObject}}
\subsubsection[{params}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Params}$\ast$ params () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMemObject_acd3c3feb78ae7a8f88fe0f110a718dff}


\hyperlink{classSimObject_acd3c3feb78ae7a8f88fe0f110a718dff}{SimObject}を再定義しています。

\hyperlink{classLinuxAlphaSystem_acd3c3feb78ae7a8f88fe0f110a718dff}{LinuxAlphaSystem}, \hyperlink{classAlphaSystem_acd3c3feb78ae7a8f88fe0f110a718dff}{AlphaSystem}, \hyperlink{classLinuxArmSystem_acd3c3feb78ae7a8f88fe0f110a718dff}{LinuxArmSystem}, \hyperlink{classArmSystem_acd3c3feb78ae7a8f88fe0f110a718dff}{ArmSystem}, \hyperlink{classArmISA_1_1TableWalker_acd3c3feb78ae7a8f88fe0f110a718dff}{TableWalker}, \hyperlink{classMipsSystem_acd3c3feb78ae7a8f88fe0f110a718dff}{MipsSystem}, \hyperlink{classMipsSystem_acd3c3feb78ae7a8f88fe0f110a718dff}{MipsSystem}, \hyperlink{classSparcSystem_acd3c3feb78ae7a8f88fe0f110a718dff}{SparcSystem}, \hyperlink{classX86ISA_1_1Interrupts_acd3c3feb78ae7a8f88fe0f110a718dff}{Interrupts}, \hyperlink{classX86ISA_1_1Walker_acd3c3feb78ae7a8f88fe0f110a718dff}{Walker}, \hyperlink{classX86System_acd3c3feb78ae7a8f88fe0f110a718dff}{X86System}, \hyperlink{classAlphaBackdoor_acd3c3feb78ae7a8f88fe0f110a718dff}{AlphaBackdoor}, \hyperlink{classTsunamiCChip_acd3c3feb78ae7a8f88fe0f110a718dff}{TsunamiCChip}, \hyperlink{classTsunamiIO_acd3c3feb78ae7a8f88fe0f110a718dff}{TsunamiIO}, \hyperlink{classTsunamiPChip_acd3c3feb78ae7a8f88fe0f110a718dff}{TsunamiPChip}, \hyperlink{classAmbaFake_acd3c3feb78ae7a8f88fe0f110a718dff}{AmbaFake}, \hyperlink{classBaseGic_ad80365b3b51c15f44416b1b835b23570}{BaseGic}, \hyperlink{classPl390_acd3c3feb78ae7a8f88fe0f110a718dff}{Pl390}, \hyperlink{classHDLcd_acd3c3feb78ae7a8f88fe0f110a718dff}{HDLcd}, \hyperlink{classPl050_acd3c3feb78ae7a8f88fe0f110a718dff}{Pl050}, \hyperlink{classPl011_acd3c3feb78ae7a8f88fe0f110a718dff}{Pl011}, \hyperlink{classPl111_acd3c3feb78ae7a8f88fe0f110a718dff}{Pl111}, \hyperlink{classPL031_acd3c3feb78ae7a8f88fe0f110a718dff}{PL031}, \hyperlink{classRealViewCtrl_acd3c3feb78ae7a8f88fe0f110a718dff}{RealViewCtrl}, \hyperlink{classCpuLocalTimer_acd3c3feb78ae7a8f88fe0f110a718dff}{CpuLocalTimer}, \hyperlink{classSp804_acd3c3feb78ae7a8f88fe0f110a718dff}{Sp804}, \hyperlink{classVGic_acd3c3feb78ae7a8f88fe0f110a718dff}{VGic}, \hyperlink{classBadDevice_acd3c3feb78ae7a8f88fe0f110a718dff}{BadDevice}, \hyperlink{classCopyEngine_acd3c3feb78ae7a8f88fe0f110a718dff}{CopyEngine}, \hyperlink{classEtherDevice_acd3c3feb78ae7a8f88fe0f110a718dff}{EtherDevice}, \hyperlink{classEtherDevBase_a24c177ef5d1124c3ff3e68a7e53532cf}{EtherDevBase}, \hyperlink{classIGbE_acd3c3feb78ae7a8f88fe0f110a718dff}{IGbE}, \hyperlink{classIdeController_acd3c3feb78ae7a8f88fe0f110a718dff}{IdeController}, \hyperlink{classPioDevice_acd3c3feb78ae7a8f88fe0f110a718dff}{PioDevice}, \hyperlink{classBasicPioDevice_acd3c3feb78ae7a8f88fe0f110a718dff}{BasicPioDevice}, \hyperlink{classIsaFake_acd3c3feb78ae7a8f88fe0f110a718dff}{IsaFake}, \hyperlink{classMaltaCChip_acd3c3feb78ae7a8f88fe0f110a718dff}{MaltaCChip}, \hyperlink{classMaltaIO_acd3c3feb78ae7a8f88fe0f110a718dff}{MaltaIO}, \hyperlink{classMaltaPChip_acd3c3feb78ae7a8f88fe0f110a718dff}{MaltaPChip}, \hyperlink{classNSGigE_acd3c3feb78ae7a8f88fe0f110a718dff}{NSGigE}, \hyperlink{classPciConfigAll_acd3c3feb78ae7a8f88fe0f110a718dff}{PciConfigAll}, \hyperlink{classPciDevice_acd3c3feb78ae7a8f88fe0f110a718dff}{PciDevice}, \hyperlink{classSinic_1_1Base_acd3c3feb78ae7a8f88fe0f110a718dff}{Base}, \hyperlink{classDumbTOD_acd3c3feb78ae7a8f88fe0f110a718dff}{DumbTOD}, \hyperlink{classIob_acd3c3feb78ae7a8f88fe0f110a718dff}{Iob}, \hyperlink{classMmDisk_acd3c3feb78ae7a8f88fe0f110a718dff}{MmDisk}, \hyperlink{classUart_acd3c3feb78ae7a8f88fe0f110a718dff}{Uart}, \hyperlink{classUart8250_acd3c3feb78ae7a8f88fe0f110a718dff}{Uart8250}, \hyperlink{classX86ISA_1_1I8042_acd3c3feb78ae7a8f88fe0f110a718dff}{I8042}, \hyperlink{classX86ISA_1_1I82094AA_acd3c3feb78ae7a8f88fe0f110a718dff}{I82094AA}, \hyperlink{classX86ISA_1_1I8237_acd3c3feb78ae7a8f88fe0f110a718dff}{I8237}, \hyperlink{classX86ISA_1_1I8254_acd3c3feb78ae7a8f88fe0f110a718dff}{I8254}, \hyperlink{classX86ISA_1_1I8259_acd3c3feb78ae7a8f88fe0f110a718dff}{I8259}, \hyperlink{classX86ISA_1_1Speaker_acd3c3feb78ae7a8f88fe0f110a718dff}{Speaker}, \hyperlink{classAbstractMemory_acd3c3feb78ae7a8f88fe0f110a718dff}{AbstractMemory}, \hyperlink{classCommMonitor_acd3c3feb78ae7a8f88fe0f110a718dff}{CommMonitor}, と \hyperlink{classSystem_acd3c3feb78ae7a8f88fe0f110a718dff}{System}で再定義されています。


\begin{DoxyCode}
65     { return dynamic_cast<const Params *>(_params); }
\end{DoxyCode}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
mem/\hyperlink{mem__object_8hh}{mem\_\-object.hh}\item 
mem/\hyperlink{mem__object_8cc}{mem\_\-object.cc}\end{DoxyCompactItemize}
