{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701727600125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701727600137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 19:06:39 2023 " "Processing started: Mon Dec 04 19:06:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701727600137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727600137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAEx3-rev1 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAEx3-rev1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727600137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701727600831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701727600831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-un_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-un_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_controle-a_un_controle " "Found design unit 1: un_controle-a_un_controle" {  } { { "Eq06-un_controle.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-un_controle.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613621 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_controle " "Found entity 1: un_controle" {  } { { "Eq06-un_controle.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-un_controle.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-ularegs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-ularegs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULARegs-a_ULARegs " "Found design unit 1: ULARegs-a_ULARegs" {  } { { "Eq06-ULARegs.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULARegs.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613625 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULARegs " "Found entity 1: ULARegs" {  } { { "Eq06-ULARegs.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULARegs.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-a_ULA " "Found design unit 1: ULA-a_ULA" {  } { { "Eq06-ULA.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613625 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Eq06-ULA.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULA.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-rom_pc_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-rom_pc_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_PC_UC-a_ROM_PC_UC " "Found design unit 1: ROM_PC_UC-a_ROM_PC_UC" {  } { { "Eq06-ROM_PC_UC.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ROM_PC_UC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613629 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_PC_UC " "Found entity 1: ROM_PC_UC" {  } { { "Eq06-ROM_PC_UC.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ROM_PC_UC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "Eq06-rom.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-rom.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613629 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Eq06-rom.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-rom.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistersBank-a_RegistersBank " "Found design unit 1: RegistersBank-a_RegistersBank" {  } { { "Eq06-RegFile.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-RegFile.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613633 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "Eq06-RegFile.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-RegFile.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-reg16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-reg16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_comp-a_register_comp " "Found design unit 1: register_comp-a_register_comp" {  } { { "Eq06-reg16bits.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-reg16bits.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613637 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_comp " "Found entity 1: register_comp" {  } { { "Eq06-reg16bits.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-reg16bits.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-a_program_counter " "Found design unit 1: program_counter-a_program_counter" {  } { { "Eq06-program_counter.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-program_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613637 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Eq06-program_counter.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-program_counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-maq_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-maq_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maq_estados-a_maq_estados " "Found design unit 1: maq_estados-a_maq_estados" {  } { { "Eq06-maq_estados.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-maq_estados.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613641 ""} { "Info" "ISGN_ENTITY_NAME" "1 maq_estados " "Found entity 1: maq_estados" {  } { { "Eq06-maq_estados.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-maq_estados.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mikrop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mikrop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MikroP-LogicFunction " "Found design unit 1: MikroP-LogicFunction" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613641 ""} { "Info" "ISGN_ENTITY_NAME" "1 MikroP " "Found entity 1: MikroP" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_7seg-Behavior " "Found design unit 1: hex_7seg-Behavior" {  } { { "Hex.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Hex.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613645 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Found entity 1: hex_7seg" {  } { { "Hex.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Hex.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdisp16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramdisp16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramDisp-a_ram " "Found design unit 1: ramDisp-a_ram" {  } { { "RAMDisp16bits.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/RAMDisp16bits.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613649 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramDisp " "Found entity 1: ramDisp" {  } { { "RAMDisp16bits.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/RAMDisp16bits.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bits2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 16bits2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-fum " "Found design unit 1: bin2bcd-fum" {  } { { "16bits2bcd.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/16bits2bcd.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613649 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "16bits2bcd.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/16bits2bcd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727613649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727613649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MikroP " "Elaborating entity \"MikroP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701727613717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_out MikroP.vhd(76) " "Verilog HDL or VHDL warning at MikroP.vhd(76): object \"ram_out\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701727613717 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "most_disp_lsb MikroP.vhd(78) " "Verilog HDL or VHDL warning at MikroP.vhd(78): object \"most_disp_lsb\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701727613717 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "most_disp_msb MikroP.vhd(79) " "Verilog HDL or VHDL warning at MikroP.vhd(79): object \"most_disp_msb\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701727613717 "|MikroP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramDisp ramDisp:RAMeDISP " "Elaborating entity \"ramDisp\" for hierarchy \"ramDisp:RAMeDISP\"" {  } { { "MikroP.vhd" "RAMeDISP" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd ramDisp:RAMeDISP\|bin2bcd:conv " "Elaborating entity \"bin2bcd\" for hierarchy \"ramDisp:RAMeDISP\|bin2bcd:conv\"" {  } { { "RAMDisp16bits.vhd" "conv" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/RAMDisp16bits.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg ramDisp:RAMeDISP\|hex_7seg:H0 " "Elaborating entity \"hex_7seg\" for hierarchy \"ramDisp:RAMeDISP\|hex_7seg:H0\"" {  } { { "RAMDisp16bits.vhd" "H0" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/RAMDisp16bits.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PC_UC ROM_PC_UC:ROM_PC_UC0 " "Elaborating entity \"ROM_PC_UC\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\"" {  } { { "MikroP.vhd" "ROM_PC_UC0" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter ROM_PC_UC:ROM_PC_UC0\|program_counter:pc_instance " "Elaborating entity \"program_counter\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|program_counter:pc_instance\"" {  } { { "Eq06-ROM_PC_UC.vhd" "pc_instance" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ROM_PC_UC.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom ROM_PC_UC:ROM_PC_UC0\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|rom:rom_instance\"" {  } { { "Eq06-ROM_PC_UC.vhd" "rom_instance" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ROM_PC_UC.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un_controle ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance " "Elaborating entity \"un_controle\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\"" {  } { { "Eq06-ROM_PC_UC.vhd" "un_control_instance" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ROM_PC_UC.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_estados ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|maq_estados:maq_instance " "Elaborating entity \"maq_estados\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|maq_estados:maq_instance\"" {  } { { "Eq06-un_controle.vhd" "maq_instance" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-un_controle.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULARegs ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance " "Elaborating entity \"ULARegs\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\"" {  } { { "Eq06-un_controle.vhd" "ULARegs_instance" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-un_controle.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0 " "Elaborating entity \"ULA\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\"" {  } { { "Eq06-ULARegs.vhd" "ula0" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULARegs.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBank ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|RegistersBank:rb " "Elaborating entity \"RegistersBank\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|RegistersBank:rb\"" {  } { { "Eq06-ULARegs.vhd" "rb" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULARegs.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613761 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_0 Eq06-RegFile.vhd(51) " "Verilog HDL or VHDL warning at Eq06-RegFile.vhd(51): object \"out_0\" assigned a value but never read" {  } { { "Eq06-RegFile.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-RegFile.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701727613761 "|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_WE3_0 Eq06-RegFile.vhd(53) " "VHDL Signal Declaration warning at Eq06-RegFile.vhd(53): used explicit default value for signal \"s_WE3_0\" because signal was never assigned a value" {  } { { "Eq06-RegFile.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-RegFile.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701727613765 "|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_comp ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|RegistersBank:rb\|register_comp:rg0 " "Elaborating entity \"register_comp\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|RegistersBank:rb\|register_comp:rg0\"" {  } { { "Eq06-RegFile.vhd" "rg0" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-RegFile.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727613765 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|Mod0\"" {  } { { "Eq06-ULA.vhd" "Mod0" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULA.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727614976 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701727614976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|lpm_divide:Mod0\"" {  } { { "Eq06-ULA.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULA.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727615036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|lpm_divide:Mod0 " "Instantiated megafunction \"ROM_PC_UC:ROM_PC_UC0\|un_controle:un_control_instance\|ULARegs:ULARegs_instance\|ULA:ula0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701727615036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701727615036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701727615036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701727615036 ""}  } { { "Eq06-ULA.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/Eq06-ULA.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701727615036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_enl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_enl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_enl " "Found entity 1: lpm_divide_enl" {  } { { "db/lpm_divide_enl.tdf" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/db/lpm_divide_enl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727615100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727615100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727615124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727615124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4le " "Found entity 1: alt_u_div_4le" {  } { { "db/alt_u_div_4le.tdf" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/db/alt_u_div_4le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727615164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727615164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727615240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727615240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701727615312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727615312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[8\] GND " "Pin \"LED_HW\[8\]\" is stuck at GND" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727618024 "|MikroP|LED_HW[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[0\] VCC " "Pin \"HEX5_HW\[0\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727618024 "|MikroP|HEX5_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[1\] VCC " "Pin \"HEX5_HW\[1\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727618024 "|MikroP|HEX5_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[2\] VCC " "Pin \"HEX5_HW\[2\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727618024 "|MikroP|HEX5_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[3\] VCC " "Pin \"HEX5_HW\[3\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727618024 "|MikroP|HEX5_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[4\] VCC " "Pin \"HEX5_HW\[4\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727618024 "|MikroP|HEX5_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[5\] VCC " "Pin \"HEX5_HW\[5\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727618024 "|MikroP|HEX5_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[6\] VCC " "Pin \"HEX5_HW\[6\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701727618024 "|MikroP|HEX5_HW[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701727618024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701727618136 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701727621740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701727621948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701727621948 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1_HW " "No output dependent on input pin \"KEY1_HW\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727622048 "|MikroP|KEY1_HW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[3\] " "No output dependent on input pin \"SWITCH_HW\[3\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727622048 "|MikroP|SWITCH_HW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[4\] " "No output dependent on input pin \"SWITCH_HW\[4\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727622048 "|MikroP|SWITCH_HW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[5\] " "No output dependent on input pin \"SWITCH_HW\[5\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727622048 "|MikroP|SWITCH_HW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[6\] " "No output dependent on input pin \"SWITCH_HW\[6\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727622048 "|MikroP|SWITCH_HW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[7\] " "No output dependent on input pin \"SWITCH_HW\[7\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/FPGAEx3-rev1(16bits) Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701727622048 "|MikroP|SWITCH_HW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701727622048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1104 " "Implemented 1104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701727622048 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701727622048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1039 " "Implemented 1039 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701727622048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701727622048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701727622068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 19:07:02 2023 " "Processing ended: Mon Dec 04 19:07:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701727622068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701727622068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701727622068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701727622068 ""}
