$date
	Sun Oct 23 00:38:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#776733
b1 !
1"
#776734
b1 &
b1 %
1$
#776735
0"
#776738
1#
#776742
b0 &
0#
b0 %
0$
#1798332
b10010 !
1"
#1798334
b10010 &
b10010 %
1$
#1798335
0"
#1798338
b1001 &
b1001 %
#1798342
b11100 &
b11100 %
#1798346
b1110 &
b1110 %
#1798350
b111 &
b111 %
#1798354
b10110 &
b10110 %
#1798358
b1011 &
b1011 %
#1798362
b100010 &
b100010 %
#1798366
b10001 &
b10001 %
#1798370
b110100 &
b110100 %
#1798374
b11010 &
b11010 %
#1798378
b1101 &
b1101 %
#1798382
b101000 &
b101000 %
#1798386
b10100 &
b10100 %
#1798390
b1010 &
b1010 %
#1798394
b101 &
b101 %
#1798398
b10000 &
b10000 %
#1798402
b1000 &
b1000 %
#1798406
b100 &
b100 %
#1798410
b10 &
b10 %
#1798414
b1 &
1#
b1 %
#1798418
b0 &
b0 %
0#
0$
#2820013
b1100 !
1"
#2820014
b1100 &
b1100 %
1$
#2820015
0"
#2820018
b110 &
b110 %
#2820022
b11 &
b11 %
#2820026
b1010 &
b1010 %
#2820030
b101 &
b101 %
#2820034
b10000 &
b10000 %
#2820038
b1000 &
b1000 %
#2820042
b100 &
b100 %
#2820046
b10 &
b10 %
#2820050
b1 &
b1 %
1#
#2820054
b0 &
0#
b0 %
0$
#4500012
