<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_cast" family="Cyclone" style="COMPLEX"
    fixed-name="false" temporary="false">
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GN5TYUPWUA">
        <generic name="WIDTH_INL" value="10"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="8"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="false"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GN5TYUPWUA.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNSB3OXIQS">
        <generic name="WIDTH_INL" value="1"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="1"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="false"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="output" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNSB3OXIQS.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNBZR5PMEK">
        <generic name="WIDTH_INL" value="8"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="8"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNBZR5PMEK.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GN46N4UJ5S">
        <generic name="WIDTH_INL" value="1"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="1"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="false"/>
        <generic name="INTYPE" value="STD_LOGIC"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GN46N4UJ5S.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GN6DDKTPIR">
        <generic name="WIDTH_INL" value="8"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="10"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GN6DDKTPIR.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNUW2C7J4Q">
        <generic name="WIDTH_INL" value="8"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="9"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(9-1 downto 0)" width="9" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNUW2C7J4Q.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNNDZ2WJEB">
        <generic name="WIDTH_INL" value="8"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="10"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="false"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNNDZ2WJEB.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNUJN4ENCM">
        <generic name="WIDTH_INL" value="8"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="12"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="false"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(12-1 downto 0)" width="12" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNUJN4ENCM.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GN4Q52ZVBU">
        <generic name="WIDTH_INL" value="21"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="16"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="false"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(21-1 downto 0)" width="21" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GN4Q52ZVBU.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNT75CKW5G">
        <generic name="WIDTH_INL" value="8"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="16"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNT75CKW5G.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNSGOYMYTM">
        <generic name="WIDTH_INL" value="10"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="16"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNSGOYMYTM.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNYETX3347">
        <generic name="WIDTH_INL" value="13"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="16"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(13-1 downto 0)" width="13" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNYETX3347.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNPGJSMS3Z">
        <generic name="WIDTH_INL" value="12"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="16"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(12-1 downto 0)" width="12" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNPGJSMS3Z.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNZCDPTGZG">
        <generic name="WIDTH_INL" value="15"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="16"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(15-1 downto 0)" width="15" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNZCDPTGZG.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNCXFD7TYZ">
        <generic name="WIDTH_INL" value="8"/>
        <generic name="WIDTH_INR" value="16"/>
        <generic name="WIDTH_OUTL" value="8"/>
        <generic name="WIDTH_OUTR" value="18"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="false"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(26-1 downto 0)" width="26" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNCXFD7TYZ.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GN5D52DF5S">
        <generic name="WIDTH_INL" value="10"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="11"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GN5D52DF5S.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_cast_GNNBSPPAI5">
        <generic name="WIDTH_INL" value="5"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="6"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(5-1 downto 0)" width="5" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(6-1 downto 0)" width="6" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNNBSPPAI5.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <parameter-static name="WIDTH_INL" default="8" type="NATURAL"/>
    <parameter-static name="WIDTH_INR" default="0" type="NATURAL"/>
    <parameter-static name="WIDTH_OUTL" default="8" type="NATURAL"/>
    <parameter-static name="WIDTH_OUTR" default="0" type="NATURAL"/>
    <parameter-static name="SATURATE" default="0" type="NATURAL"/>
    <parameter-static name="ROUND" default="0" type="NATURAL"/>
    <parameter-static name="INSIGNED" default="true" type="STRING"/>
    <parameter-static name="OUTSIGNED" default="true" type="STRING"/>
    <parameter-static name="INTYPE" default="STD_LOGIC_VECTOR" type="STRING"/>
    <parameter-static name="OUTTYPE" default="STD_LOGIC_VECTOR" type="STRING"/>
</jvgen>
