
*** Running vivado
    with args -log design_1_TLAST_GEN_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_TLAST_GEN_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Nov 27 10:21:17 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_TLAST_GEN_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/skravitz/ip_repo/TLAST_GEN_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_TLAST_GEN_0_0
Command: synth_design -top design_1_TLAST_GEN_0_0 -part xczu48dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17231
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.910 ; gain = 353.832 ; free physical = 297 ; free virtual = 11835
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_TLAST_GEN_0_0' [/home/skravitz/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_TLAST_GEN_0_0/synth/design_1_TLAST_GEN_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'TLAST_GEN' [/home/skravitz/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a336/hdl/TLAST_GEN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TLAST_GEN' (0#1) [/home/skravitz/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a336/hdl/TLAST_GEN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TLAST_GEN_0_0' (0#1) [/home/skravitz/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_TLAST_GEN_0_0/synth/design_1_TLAST_GEN_0_0.v:53]
WARNING: [Synth 8-7129] Port s01_axis_aclk in module TLAST_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module TLAST_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module TLAST_GEN is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2842.879 ; gain = 414.801 ; free physical = 278 ; free virtual = 10391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2860.691 ; gain = 432.613 ; free physical = 250 ; free virtual = 10366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2860.691 ; gain = 432.613 ; free physical = 253 ; free virtual = 10369
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.691 ; gain = 0.000 ; free physical = 259 ; free virtual = 10375
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2997.566 ; gain = 0.000 ; free physical = 267 ; free virtual = 9793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.379 ; gain = 19.812 ; free physical = 250 ; free virtual = 9779
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3017.379 ; gain = 589.301 ; free physical = 306 ; free virtual = 7976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3025.383 ; gain = 597.305 ; free physical = 306 ; free virtual = 7976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3025.383 ; gain = 597.305 ; free physical = 306 ; free virtual = 7977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3025.383 ; gain = 597.305 ; free physical = 339 ; free virtual = 7795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_TLAST_GEN_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_TLAST_GEN_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_TLAST_GEN_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_TLAST_GEN_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port s01_axis_aclk in module design_1_TLAST_GEN_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module design_1_TLAST_GEN_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module design_1_TLAST_GEN_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3025.383 ; gain = 597.305 ; free physical = 355 ; free virtual = 7411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3322.742 ; gain = 894.664 ; free physical = 297 ; free virtual = 6562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3322.742 ; gain = 894.664 ; free physical = 297 ; free virtual = 6562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3332.766 ; gain = 904.688 ; free physical = 289 ; free virtual = 6555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3348.609 ; gain = 920.531 ; free physical = 355 ; free virtual = 6372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3348.609 ; gain = 920.531 ; free physical = 355 ; free virtual = 6372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3348.609 ; gain = 920.531 ; free physical = 347 ; free virtual = 6364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3348.609 ; gain = 920.531 ; free physical = 347 ; free virtual = 6364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3348.609 ; gain = 920.531 ; free physical = 347 ; free virtual = 6364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3348.609 ; gain = 920.531 ; free physical = 347 ; free virtual = 6364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     6|
|2     |LUT1   |     2|
|3     |LUT2   |     3|
|4     |LUT3   |     4|
|5     |LUT4   |    30|
|6     |LUT5   |     6|
|7     |LUT6   |    10|
|8     |FDRE   |    68|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3348.609 ; gain = 920.531 ; free physical = 347 ; free virtual = 6365
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3348.609 ; gain = 763.844 ; free physical = 318 ; free virtual = 6340
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3348.609 ; gain = 920.531 ; free physical = 318 ; free virtual = 6340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.609 ; gain = 0.000 ; free physical = 553 ; free virtual = 6579
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.340 ; gain = 0.000 ; free physical = 421 ; free virtual = 6439
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4626d8ad
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 3358.340 ; gain = 1916.438 ; free physical = 413 ; free virtual = 6431
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2255.297; main = 2232.122; forked = 305.895
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4105.156; main = 3358.344; forked = 1033.473
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3382.352 ; gain = 0.000 ; free physical = 402 ; free virtual = 6420
INFO: [Common 17-1381] The checkpoint '/home/skravitz/project_1/project_1.runs/design_1_TLAST_GEN_0_0_synth_1/design_1_TLAST_GEN_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_TLAST_GEN_0_0, cache-ID = c60a9a5907a93dbd
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3382.352 ; gain = 0.000 ; free physical = 294 ; free virtual = 6324
INFO: [Common 17-1381] The checkpoint '/home/skravitz/project_1/project_1.runs/design_1_TLAST_GEN_0_0_synth_1/design_1_TLAST_GEN_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_TLAST_GEN_0_0_utilization_synth.rpt -pb design_1_TLAST_GEN_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 10:21:44 2024...
