Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/51-openroad-fillinsertion/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_tt_025C_5v00' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/53-openroad-rcx/nom/tt_um_felixfeierabend.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000764    0.557580 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011929    0.173798    0.737916    1.295497 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.173798    0.000078    1.295575 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006990    0.291955    0.229082    1.524657 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.291955    0.000156    1.524812 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003732    0.157161    0.142196    1.667009 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.157161    0.000038    1.667047 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.667047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000764    0.557580 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657580   clock uncertainty
                                  0.000000    0.657580   clock reconvergence pessimism
                                  0.124923    0.782504   library hold time
                                              0.782504   data required time
---------------------------------------------------------------------------------------------
                                              0.782504   data required time
                                             -1.667047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884543   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000752    0.555149 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016408    0.210894    0.767430    1.322579 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.210895    0.000298    1.322877 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005445    0.279860    0.212887    1.535764 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.279860    0.000106    1.535870 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004190    0.185005    0.187530    1.723400 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.185005    0.000080    1.723481 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.723481   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000752    0.555149 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655149   clock uncertainty
                                  0.000000    0.655149   clock reconvergence pessimism
                                  0.118694    0.773843   library hold time
                                              0.773843   data required time
---------------------------------------------------------------------------------------------
                                              0.773843   data required time
                                             -1.723481   data arrival time
---------------------------------------------------------------------------------------------
                                              0.949638   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000772    0.555170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017561    0.220593    0.775069    1.330239 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.220595    0.000497    1.330736 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005681    0.270190    0.221696    1.552432 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.270190    0.000117    1.552549 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003470    0.175588    0.177394    1.729943 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.175588    0.000034    1.729977 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.729977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000772    0.555170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655170   clock uncertainty
                                  0.000000    0.655170   clock reconvergence pessimism
                                  0.120630    0.775800   library hold time
                                              0.775800   data required time
---------------------------------------------------------------------------------------------
                                              0.775800   data required time
                                             -1.729977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.954177   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102156    0.000340    0.557156 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024999    0.285578    0.822272    1.379428 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.285578    0.000277    1.379704 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004601    0.271544    0.271606    1.651311 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.271544    0.000044    1.651354 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003905    0.159299    0.141105    1.792460 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.159299    0.000073    1.792533 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.792533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102156    0.000340    0.557156 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657156   clock uncertainty
                                  0.000000    0.657156   clock reconvergence pessimism
                                  0.124485    0.781641   library hold time
                                              0.781641   data required time
---------------------------------------------------------------------------------------------
                                              0.781641   data required time
                                             -1.792533   data arrival time
---------------------------------------------------------------------------------------------
                                              1.010892   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000743    0.557559 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.023354    0.271072    0.812156    1.369715 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.271073    0.000419    1.370133 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005158    0.281715    0.277389    1.647523 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.281715    0.000101    1.647624 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005983    0.183970    0.163523    1.811147 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.183970    0.000083    1.811231 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.811231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000743    0.557559 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657559   clock uncertainty
                                  0.000000    0.657559   clock reconvergence pessimism
                                  0.119429    0.776988   library hold time
                                              0.776988   data required time
---------------------------------------------------------------------------------------------
                                              0.776988   data required time
                                             -1.811231   data arrival time
---------------------------------------------------------------------------------------------
                                              1.034243   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000756    0.557572 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027145    0.504292    1.097039    1.654611 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.504292    0.000490    1.655101 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006920    0.223202    0.164791    1.819893 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.223202    0.000162    1.820054 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.820054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000756    0.557572 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657572   clock uncertainty
                                  0.000000    0.657572   clock reconvergence pessimism
                                  0.111388    0.768960   library hold time
                                              0.768960   data required time
---------------------------------------------------------------------------------------------
                                              0.768960   data required time
                                             -1.820054   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051094   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000555    0.554953 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005186    0.177388    0.880537    1.435490 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.177388    0.000052    1.435542 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012620    0.217713    0.182862    1.618404 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.217714    0.000312    1.618715 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.017868    0.364151    0.284714    1.903429 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.364151    0.000218    1.903648 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003699    0.154504    0.114096    2.017743 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.154504    0.000036    2.017780 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.017780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000726    0.555124 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655124   clock uncertainty
                                  0.000000    0.655124   clock reconvergence pessimism
                                  0.124964    0.780089   library hold time
                                              0.780089   data required time
---------------------------------------------------------------------------------------------
                                              0.780089   data required time
                                             -2.017780   data arrival time
---------------------------------------------------------------------------------------------
                                              1.237691   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481644    0.001271    4.666175 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053956    0.468517    0.443190    5.109365 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.468517    0.000459    5.109824 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.109824   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000772    0.555170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655170   clock uncertainty
                                  0.000000    0.655170   clock reconvergence pessimism
                                  0.373560    1.028730   library removal time
                                              1.028730   data required time
---------------------------------------------------------------------------------------------
                                              1.028730   data required time
                                             -5.109824   data arrival time
---------------------------------------------------------------------------------------------
                                              4.081094   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481644    0.001271    4.666175 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053956    0.468517    0.443190    5.109365 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.468527    0.001247    5.110612 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.110612   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000555    0.554953 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.654953   clock uncertainty
                                  0.000000    0.654953   clock reconvergence pessimism
                                  0.373561    1.028514   library removal time
                                              1.028514   data required time
---------------------------------------------------------------------------------------------
                                              1.028514   data required time
                                             -5.110612   data arrival time
---------------------------------------------------------------------------------------------
                                              4.082098   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481644    0.001271    4.666175 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053956    0.468517    0.443190    5.109365 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.468528    0.001274    5.110639 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.110639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000575    0.554972 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.654972   clock uncertainty
                                  0.000000    0.654972   clock reconvergence pessimism
                                  0.373561    1.028533   library removal time
                                              1.028533   data required time
---------------------------------------------------------------------------------------------
                                              1.028533   data required time
                                             -5.110639   data arrival time
---------------------------------------------------------------------------------------------
                                              4.082106   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405054    0.003106    5.184195 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102158    0.000947    0.557764 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657764   clock uncertainty
                                  0.000000    0.657764   clock reconvergence pessimism
                                  0.368800    1.026564   library removal time
                                              1.026564   data required time
---------------------------------------------------------------------------------------------
                                              1.026564   data required time
                                             -5.184195   data arrival time
---------------------------------------------------------------------------------------------
                                              4.157630   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405047    0.002927    5.184016 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184016   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000764    0.557580 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657580   clock uncertainty
                                  0.000000    0.657580   clock reconvergence pessimism
                                  0.368800    1.026380   library removal time
                                              1.026380   data required time
---------------------------------------------------------------------------------------------
                                              1.026380   data required time
                                             -5.184016   data arrival time
---------------------------------------------------------------------------------------------
                                              4.157635   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405055    0.003134    5.184223 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102158    0.000962    0.557778 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657778   clock uncertainty
                                  0.000000    0.657778   clock reconvergence pessimism
                                  0.368800    1.026579   library removal time
                                              1.026579   data required time
---------------------------------------------------------------------------------------------
                                              1.026579   data required time
                                             -5.184223   data arrival time
---------------------------------------------------------------------------------------------
                                              4.157644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405052    0.003044    5.184133 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000839    0.557655 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657655   clock uncertainty
                                  0.000000    0.657655   clock reconvergence pessimism
                                  0.368800    1.026455   library removal time
                                              1.026455   data required time
---------------------------------------------------------------------------------------------
                                              1.026455   data required time
                                             -5.184133   data arrival time
---------------------------------------------------------------------------------------------
                                              4.157678   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405033    0.002556    5.183644 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.183644   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102156    0.000340    0.557156 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657156   clock uncertainty
                                  0.000000    0.657156   clock reconvergence pessimism
                                  0.368798    1.025954   library removal time
                                              1.025954   data required time
---------------------------------------------------------------------------------------------
                                              1.025954   data required time
                                             -5.183644   data arrival time
---------------------------------------------------------------------------------------------
                                              4.157690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405051    0.003013    5.184101 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000743    0.557559 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657559   clock uncertainty
                                  0.000000    0.657559   clock reconvergence pessimism
                                  0.368800    1.026359   library removal time
                                              1.026359   data required time
---------------------------------------------------------------------------------------------
                                              1.026359   data required time
                                             -5.184101   data arrival time
---------------------------------------------------------------------------------------------
                                              4.157743   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405052    0.003037    5.184125 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184125   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647    0.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236789    0.556816 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000756    0.557572 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657572   clock uncertainty
                                  0.000000    0.657572   clock reconvergence pessimism
                                  0.368800    1.026372   library removal time
                                              1.026372   data required time
---------------------------------------------------------------------------------------------
                                              1.026372   data required time
                                             -5.184125   data arrival time
---------------------------------------------------------------------------------------------
                                              4.157753   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.404995    0.001305    5.182394 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.182394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000726    0.555124 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655124   clock uncertainty
                                  0.000000    0.655124   clock reconvergence pessimism
                                  0.368365    1.023489   library removal time
                                              1.023489   data required time
---------------------------------------------------------------------------------------------
                                              1.023489   data required time
                                             -5.182394   data arrival time
---------------------------------------------------------------------------------------------
                                              4.158904   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405007    0.001757    5.182846 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.182846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000752    0.555149 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655149   clock uncertainty
                                  0.000000    0.655149   clock reconvergence pessimism
                                  0.368366    1.023516   library removal time
                                              1.023516   data required time
---------------------------------------------------------------------------------------------
                                              1.023516   data required time
                                             -5.182846   data arrival time
---------------------------------------------------------------------------------------------
                                              4.159330   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405032    0.002532    5.183620 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.183620   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027353    0.144996    0.068369    0.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000    0.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251012    0.319381 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362    0.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234654    0.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000568    0.554965 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.654965   clock uncertainty
                                  0.000000    0.654965   clock reconvergence pessimism
                                  0.368368    1.023334   library removal time
                                              1.023334   data required time
---------------------------------------------------------------------------------------------
                                              1.023334   data required time
                                             -5.183620   data arrival time
---------------------------------------------------------------------------------------------
                                              4.160286   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000536    4.625180 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004190    0.400828    0.285932    4.911112 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.400828    0.000080    4.911192 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.911192   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000751   20.555149 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455149   clock uncertainty
                                  0.000000   20.455149   clock reconvergence pessimism
                                 -0.353236   20.101913   library setup time
                                             20.101913   data required time
---------------------------------------------------------------------------------------------
                                             20.101913   data required time
                                             -4.911192   data arrival time
---------------------------------------------------------------------------------------------
                                             15.190722   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000592    4.625237 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003470    0.373796    0.269444    4.894681 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.373796    0.000034    4.894714 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.894714   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000773   20.555170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455170   clock uncertainty
                                  0.000000   20.455170   clock reconvergence pessimism
                                 -0.349068   20.106102   library setup time
                                             20.106102   data required time
---------------------------------------------------------------------------------------------
                                             20.106102   data required time
                                             -4.894714   data arrival time
---------------------------------------------------------------------------------------------
                                             15.211389   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000667    4.625310 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006920    0.331938    0.266225    4.891536 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.331938    0.000162    4.891697 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.891697   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000755   20.557571 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457573   clock uncertainty
                                  0.000000   20.457573   clock reconvergence pessimism
                                 -0.342232   20.115341   library setup time
                                             20.115341   data required time
---------------------------------------------------------------------------------------------
                                             20.115341   data required time
                                             -4.891697   data arrival time
---------------------------------------------------------------------------------------------
                                             15.223643   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000727    4.625371 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005983    0.304601    0.255815    4.881186 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.304601    0.000083    4.881270 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.881270   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000743   20.557560 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457560   clock uncertainty
                                  0.000000   20.457560   clock reconvergence pessimism
                                 -0.337149   20.120411   library setup time
                                             20.120411   data required time
---------------------------------------------------------------------------------------------
                                             20.120411   data required time
                                             -4.881270   data arrival time
---------------------------------------------------------------------------------------------
                                             15.239141   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000601    4.625245 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003905    0.250716    0.221023    4.846268 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.250716    0.000073    4.846341 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.846341   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102156    0.000339   20.557156 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457157   clock uncertainty
                                  0.000000   20.457157   clock reconvergence pessimism
                                 -0.326835   20.130322   library setup time
                                             20.130322   data required time
---------------------------------------------------------------------------------------------
                                             20.130322   data required time
                                             -4.846341   data arrival time
---------------------------------------------------------------------------------------------
                                             15.283980   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000675    4.625319 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003732    0.249064    0.218015    4.843335 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.249064    0.000038    4.843372 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.843372   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000764   20.557581 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457581   clock uncertainty
                                  0.000000   20.457581   clock reconvergence pessimism
                                 -0.326518   20.131062   library setup time
                                             20.131062   data required time
---------------------------------------------------------------------------------------------
                                             20.131062   data required time
                                             -4.843372   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287690   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000324    4.366323 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004740    0.245869    0.181164    4.547486 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.245869    0.000049    4.547536 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003699    0.319884    0.264441    4.811977 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.319884    0.000036    4.812014 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.812014   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000727   20.555124 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455124   clock uncertainty
                                  0.000000   20.455124   clock reconvergence pessimism
                                 -0.340468   20.114656   library setup time
                                             20.114656   data required time
---------------------------------------------------------------------------------------------
                                             20.114656   data required time
                                             -4.812014   data arrival time
---------------------------------------------------------------------------------------------
                                             15.302643   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405032    0.002532    5.183620 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.183620   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000568   20.554966 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454966   clock uncertainty
                                  0.000000   20.454966   clock reconvergence pessimism
                                  0.198552   20.653519   library recovery time
                                             20.653519   data required time
---------------------------------------------------------------------------------------------
                                             20.653519   data required time
                                             -5.183620   data arrival time
---------------------------------------------------------------------------------------------
                                             15.469898   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405007    0.001757    5.182846 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.182846   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000751   20.555149 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455149   clock uncertainty
                                  0.000000   20.455149   clock reconvergence pessimism
                                  0.198556   20.653706   library recovery time
                                             20.653706   data required time
---------------------------------------------------------------------------------------------
                                             20.653706   data required time
                                             -5.182846   data arrival time
---------------------------------------------------------------------------------------------
                                             15.470860   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.404995    0.001305    5.182394 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.182394   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000727   20.555124 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455124   clock uncertainty
                                  0.000000   20.455124   clock reconvergence pessimism
                                  0.198558   20.653683   library recovery time
                                             20.653683   data required time
---------------------------------------------------------------------------------------------
                                             20.653683   data required time
                                             -5.182394   data arrival time
---------------------------------------------------------------------------------------------
                                             15.471289   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405052    0.003037    5.184125 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184125   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000755   20.557571 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457573   clock uncertainty
                                  0.000000   20.457573   clock reconvergence pessimism
                                  0.198934   20.656506   library recovery time
                                             20.656506   data required time
---------------------------------------------------------------------------------------------
                                             20.656506   data required time
                                             -5.184125   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472382   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405051    0.003013    5.184101 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184101   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000743   20.557560 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457560   clock uncertainty
                                  0.000000   20.457560   clock reconvergence pessimism
                                  0.198934   20.656494   library recovery time
                                             20.656494   data required time
---------------------------------------------------------------------------------------------
                                             20.656494   data required time
                                             -5.184101   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472392   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405033    0.002556    5.183644 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.183644   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102156    0.000339   20.557156 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457157   clock uncertainty
                                  0.000000   20.457157   clock reconvergence pessimism
                                  0.198937   20.656094   library recovery time
                                             20.656094   data required time
---------------------------------------------------------------------------------------------
                                             20.656094   data required time
                                             -5.183644   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472450   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405052    0.003044    5.184133 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184133   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000838   20.557655 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457655   clock uncertainty
                                  0.000000   20.457655   clock reconvergence pessimism
                                  0.198934   20.656590   library recovery time
                                             20.656590   data required time
---------------------------------------------------------------------------------------------
                                             20.656590   data required time
                                             -5.184133   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472458   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405047    0.002927    5.184016 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184016   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000764   20.557581 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457581   clock uncertainty
                                  0.000000   20.457581   clock reconvergence pessimism
                                  0.198935   20.656515   library recovery time
                                             20.656515   data required time
---------------------------------------------------------------------------------------------
                                             20.656515   data required time
                                             -5.184016   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405054    0.003106    5.184195 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184195   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102158    0.000947   20.557764 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457764   clock uncertainty
                                  0.000000   20.457764   clock reconvergence pessimism
                                  0.198934   20.656698   library recovery time
                                             20.656698   data required time
---------------------------------------------------------------------------------------------
                                             20.656698   data required time
                                             -5.184195   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472504   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405055    0.003134    5.184223 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184223   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102158    0.000961   20.557777 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457779   clock uncertainty
                                  0.000000   20.457779   clock reconvergence pessimism
                                  0.198934   20.656712   library recovery time
                                             20.656712   data required time
---------------------------------------------------------------------------------------------
                                             20.656712   data required time
                                             -5.184223   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472489   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481644    0.001271    4.666175 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053956    0.468517    0.443190    5.109365 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.468528    0.001274    5.110639 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.110639   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000576   20.554974 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454973   clock uncertainty
                                  0.000000   20.454973   clock reconvergence pessimism
                                  0.188678   20.643650   library recovery time
                                             20.643650   data required time
---------------------------------------------------------------------------------------------
                                             20.643650   data required time
                                             -5.110639   data arrival time
---------------------------------------------------------------------------------------------
                                             15.533011   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481644    0.001271    4.666175 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053956    0.468517    0.443190    5.109365 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.468527    0.001247    5.110612 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.110612   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000556   20.554955 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454954   clock uncertainty
                                  0.000000   20.454954   clock reconvergence pessimism
                                  0.188678   20.643631   library recovery time
                                             20.643631   data required time
---------------------------------------------------------------------------------------------
                                             20.643631   data required time
                                             -5.110612   data arrival time
---------------------------------------------------------------------------------------------
                                             15.533019   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481644    0.001271    4.666175 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053956    0.468517    0.443190    5.109365 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.468517    0.000459    5.109824 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.109824   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000773   20.555170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455170   clock uncertainty
                                  0.000000   20.455170   clock reconvergence pessimism
                                  0.188680   20.643850   library recovery time
                                             20.643850   data required time
---------------------------------------------------------------------------------------------
                                             20.643850   data required time
                                             -5.109824   data arrival time
---------------------------------------------------------------------------------------------
                                             15.534026   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405032    0.002532    5.183620 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.183620   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000568   20.554966 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454966   clock uncertainty
                                  0.000000   20.454966   clock reconvergence pessimism
                                  0.198552   20.653519   library recovery time
                                             20.653519   data required time
---------------------------------------------------------------------------------------------
                                             20.653519   data required time
                                             -5.183620   data arrival time
---------------------------------------------------------------------------------------------
                                             15.469898   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000536    4.625180 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004190    0.400828    0.285932    4.911112 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.400828    0.000080    4.911192 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.911192   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000751   20.555149 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455149   clock uncertainty
                                  0.000000   20.455149   clock reconvergence pessimism
                                 -0.353236   20.101913   library setup time
                                             20.101913   data required time
---------------------------------------------------------------------------------------------
                                             20.101913   data required time
                                             -4.911192   data arrival time
---------------------------------------------------------------------------------------------
                                             15.190722   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 unclocked register/latch pins.
  _168_/CLK
  _181_/CLK
  _182_/CLK
  _183_/CLK
  _184_/CLK
  _185_/CLK
  _186_/CLK
  _187_/CLK
  _188_/CLK
  _189_/CLK
  _190_/CLK
  _191_/CLK
  _192_/CLK
  _193_/CLK
  _194_/CLK
  _195_/CLK
  _196_/CLK
  _197_/CLK
Warning: There are 48 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _168_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.338868e-04 3.234468e-05 1.358747e-08 4.662451e-04  37.5%
Combinational        6.891051e-05 4.623941e-05 1.400926e-08 1.151639e-04   9.3%
Clock                5.196412e-04 1.413391e-04 2.768325e-08 6.610081e-04  53.2%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.022438e-03 2.199232e-04 5.527997e-08 1.242417e-03 100.0%
                            82.3%        17.7%         0.0%
%OL_METRIC_F power__internal__total 0.001022438402287662
%OL_METRIC_F power__switching__total 0.00021992321126163006
%OL_METRIC_F power__leakage__total 5.527996549403724e-8
%OL_METRIC_F power__total 0.0012424169108271599

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 -0.10262728457537132
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.554953 source latency _176_/CLK ^
-0.557580 target latency _174_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.102627 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 0.10265398543986871
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.557778 source latency _179_/CLK ^
-0.555124 target latency _198_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.102654 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.8845429084002696
nom_tt_025C_5v00: 0.8845429084002696
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 15.19072199914757
nom_tt_025C_5v00: 15.19072199914757
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.884543
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.554953         network latency _176_/CLK
        2.517751 network latency _168_/CLK
---------------
0.554953 2.517751 latency
        1.962797 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.374612         network latency _187_/CLK
        2.211791 network latency _168_/CLK
---------------
1.374612 2.211791 latency
        0.837179 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.510891         network latency _176_/CLK
        0.513909 network latency _179_/CLK
---------------
0.510891 0.513909 latency
        0.003018 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.93 fmax = 340.86
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_tt_025C_5v00 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/54-openroad-stapostpnr/nom_tt_025C_5v00/tt_um_felixfeierabend__nom_tt_025C_5v00.lib…
