

================================================================
== Vitis HLS Report for 'master'
================================================================
* Date:           Tue May 31 15:50:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   142339|   442811|  1.423 ms|  4.428 ms|  142340|  442812|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |grp_convolution1_1_fu_326                    |convolution1_1                    |    60441|   223257|   0.604 ms|   2.233 ms|  60441|  223257|       no|
        |grp_maxPool_1_fu_338                         |maxPool_1                         |      249|    29713|   2.490 us|   0.297 ms|    249|   29713|       no|
        |grp_convolution2_fu_344                      |convolution2                      |    46417|   154609|   0.464 ms|   1.546 ms|  46417|  154609|       no|
        |grp_maxPool_fu_354                           |maxPool                           |     5409|     5409|  54.090 us|  54.090 us|   5409|    5409|       no|
        |grp_master_Pipeline_VITIS_LOOP_143_2_fu_360  |master_Pipeline_VITIS_LOOP_143_2  |       36|       36|   0.360 us|   0.360 us|     36|      36|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_103_1     |    29184|    29184|      1824|          -|          -|    16|        no|
        | + VITIS_LOOP_106_2    |     1820|     1820|       130|          -|          -|    14|        no|
        |  ++ VITIS_LOOP_110_4  |      128|      128|         8|          -|          -|    16|        no|
        |- VITIS_LOOP_124_1     |      520|      520|       130|          -|          -|     4|        no|
        | + VITIS_LOOP_127_2    |      128|      128|         8|          -|          -|    16|        no|
        |- VITIS_LOOP_138_1     |       72|       72|        18|          -|          -|     4|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     254|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       23|    37|    4700|    8168|    -|
|Memory           |       21|     -|      96|      16|    0|
|Multiplexer      |        -|     -|       -|     841|    -|
|Register         |        -|     -|     767|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       44|    37|    5563|    9279|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        7|     2|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_convolution1_1_fu_326                    |convolution1_1                    |       22|   0|  1197|  1826|    0|
    |grp_convolution2_fu_344                      |convolution2                      |        1|   0|   502|   845|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U53           |dadd_64ns_64ns_64_5_full_dsp_1    |        0|   3|   445|   767|    0|
    |dexp_64ns_64ns_64_11_full_dsp_1_U54          |dexp_64ns_64ns_64_11_full_dsp_1   |        0|  26|  1022|  2463|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U49           |fadd_32ns_32ns_32_4_full_dsp_1    |        0|   2|   227|   218|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U52              |fcmp_32ns_32ns_1_2_no_dsp_1       |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U50            |fmul_32ns_32ns_32_3_max_dsp_1     |        0|   3|   128|   137|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U57            |fmul_32ns_32ns_32_3_max_dsp_1     |        0|   3|   128|   137|    0|
    |fpext_32ns_64_2_no_dsp_1_U51                 |fpext_32ns_64_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U59                 |fpext_32ns_64_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U58               |fptrunc_64ns_32_2_no_dsp_1        |        0|   0|     0|     0|    0|
    |grp_master_Pipeline_VITIS_LOOP_143_2_fu_360  |master_Pipeline_VITIS_LOOP_143_2  |        0|   0|   325|   109|    0|
    |grp_maxPool_fu_354                           |maxPool                           |        0|   0|   372|   746|    0|
    |grp_maxPool_1_fu_338                         |maxPool_1                         |        0|   0|   354|   880|    0|
    |mux_42_32_1_1_U55                            |mux_42_32_1_1                     |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U56                            |mux_42_32_1_1                     |        0|   0|     0|    20|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |       23|  37|  4700|  8168|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_U        |conv1        |        7|   0|   0|    0|  3072|   32|     1|        98304|
    |conv2_0_U      |conv2_0      |        2|   0|   0|    0|   672|   32|     1|        21504|
    |den1_0_U       |den1_0       |        0|  64|   8|    0|    16|   32|     1|          512|
    |firstDense_U   |firstDense   |        8|   0|   0|    0|  3584|   32|     1|       114688|
    |max1_0_U       |max1_0       |        2|   0|   0|    0|   336|   32|     1|        10752|
    |max2_0_U       |max2_0       |        1|   0|   0|    0|   224|   32|     1|         7168|
    |secondDense_U  |secondDense  |        1|   0|   0|    0|    64|   32|     1|         2048|
    |thirdBias_U    |thirdBias    |        0|  32|   8|    0|    16|   32|     1|          512|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |             |       21|  96|  16|    0|  7984|  256|     8|       255488|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_461_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln106_fu_506_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln110_fu_538_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln112_1_fu_571_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln112_fu_544_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln124_fu_641_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln127_fu_698_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln128_fu_704_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln138_fu_747_p2     |         +|   0|  0|  10|           3|           1|
    |empty_41_fu_494_p2      |         -|   0|  0|  19|          12|          12|
    |and_ln116_fu_617_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln103_fu_455_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln106_fu_500_p2    |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln110_fu_532_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln116_1_fu_605_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln116_fu_599_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln124_fu_635_p2    |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln127_fu_692_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln138_fu_741_p2    |      icmp|   0|  0|   9|           3|           4|
    |or_ln116_fu_611_p2      |        or|   0|  0|   2|           1|           1|
    |den1_0_d0               |    select|   0|  0|  32|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 254|         122|          79|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |add11_i_reg_293              |    9|          2|   32|         64|
    |add_lcssa_lcssa14_i_reg_272  |    9|          2|   32|         64|
    |ap_NS_fsm                    |  213|         49|    1|         49|
    |conv1_address0               |   14|          3|   12|         36|
    |conv1_ce0                    |   14|          3|    1|          3|
    |conv1_we0                    |    9|          2|    1|          2|
    |conv2_0_address0             |   14|          3|   10|         30|
    |conv2_0_ce0                  |   14|          3|    1|          3|
    |conv2_0_we0                  |    9|          2|    1|          2|
    |d_1_fu_164                   |    9|          2|    3|          6|
    |d_fu_140                     |    9|          2|    5|         10|
    |den1_0_address0              |   14|          3|    4|         12|
    |den2_0_0_reg_316             |    9|          2|   32|         64|
    |grp_fu_1002_ce               |   14|          3|    1|          3|
    |grp_fu_1002_p0               |   14|          3|   32|         96|
    |grp_fu_1002_p1               |   14|          3|   32|         96|
    |grp_fu_1006_ce               |   20|          4|    1|          4|
    |grp_fu_1006_p0               |   20|          4|   64|        256|
    |grp_fu_1009_ce               |   14|          3|    1|          3|
    |grp_fu_1009_p0               |   14|          3|   32|         96|
    |grp_fu_371_ce                |   14|          3|    1|          3|
    |grp_fu_371_p0                |   26|          5|   32|        160|
    |grp_fu_371_p1                |   20|          4|   32|        128|
    |grp_fu_377_ce                |   14|          3|    1|          3|
    |grp_fu_377_p0                |   26|          5|   32|        160|
    |grp_fu_377_p1                |   26|          5|   32|        160|
    |grp_fu_385_ce                |   14|          3|    1|          3|
    |grp_fu_385_p0                |   20|          4|   32|        128|
    |grp_fu_388_ce                |   14|          3|    1|          3|
    |grp_fu_388_opcode            |   20|          4|    5|         20|
    |grp_fu_388_p0                |   20|          4|   32|        128|
    |grp_fu_388_p1                |   20|          4|   32|        128|
    |grp_fu_398_ce                |    9|          2|    1|          2|
    |grp_fu_398_p1                |   14|          3|   64|        192|
    |h_reg_282                    |    9|          2|    5|         10|
    |i_1_fu_188                   |    9|          2|    3|          6|
    |i_2_reg_305                  |    9|          2|    5|         10|
    |i_reg_261                    |    9|          2|    4|          8|
    |max1_0_address0              |   14|          3|    9|         27|
    |max1_0_ce0                   |   14|          3|    1|          3|
    |max1_0_ce1                   |    9|          2|    1|          2|
    |max1_0_we0                   |    9|          2|    1|          2|
    |max2_0_address0              |   14|          3|    8|         24|
    |max2_0_ce0                   |   14|          3|    1|          3|
    |max2_0_we0                   |    9|          2|    1|          2|
    |sum_fu_184                   |    9|          2|   64|        128|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  841|        181|  699|       2342|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add11_i_reg_293                                           |  32|   0|   32|          0|
    |add_lcssa_lcssa14_i_reg_272                               |  32|   0|   32|          0|
    |add_ln103_reg_792                                         |   5|   0|    5|          0|
    |add_ln106_reg_857                                         |   4|   0|    4|          0|
    |add_ln110_reg_875                                         |   5|   0|    5|          0|
    |add_ln124_reg_903                                         |   3|   0|    3|          0|
    |add_ln127_reg_939                                         |   5|   0|    5|          0|
    |ap_CS_fsm                                                 |  48|   0|   48|          0|
    |conv_i_reg_992                                            |  64|   0|   64|          0|
    |d_1_fu_164                                                |   3|   0|    3|          0|
    |d_fu_140                                                  |   5|   0|    5|          0|
    |den1_0_addr_reg_802                                       |   4|   0|    4|          0|
    |den2_0_0_reg_316                                          |  32|   0|   32|          0|
    |den2_0_3_1_fu_172                                         |  32|   0|   32|          0|
    |den2_0_3_1_load_reg_977                                   |  32|   0|   32|          0|
    |den2_0_3_2_fu_176                                         |  32|   0|   32|          0|
    |den2_0_3_2_load_reg_982                                   |  32|   0|   32|          0|
    |den2_0_3_3_fu_180                                         |  32|   0|   32|          0|
    |den2_0_3_3_load_reg_987                                   |  32|   0|   32|          0|
    |den2_0_3_fu_168                                           |  32|   0|   32|          0|
    |den2_0_3_load_reg_972                                     |  32|   0|   32|          0|
    |empty_40_reg_807                                          |   4|   0|    4|          0|
    |empty_41_reg_849                                          |   7|   0|   12|          5|
    |grp_convolution1_1_fu_326_ap_start_reg                    |   1|   0|    1|          0|
    |grp_convolution2_fu_344_ap_start_reg                      |   1|   0|    1|          0|
    |grp_master_Pipeline_VITIS_LOOP_143_2_fu_360_ap_start_reg  |   1|   0|    1|          0|
    |grp_maxPool_1_fu_338_ap_start_reg                         |   1|   0|    1|          0|
    |grp_maxPool_fu_354_ap_start_reg                           |   1|   0|    1|          0|
    |h_reg_282                                                 |   5|   0|    5|          0|
    |i_1_fu_188                                                |   3|   0|    3|          0|
    |i_2_reg_305                                               |   5|   0|    5|          0|
    |i_reg_261                                                 |   4|   0|    4|          0|
    |reg_424                                                   |  32|   0|   32|          0|
    |reg_435                                                   |  64|   0|   64|          0|
    |sum_fu_184                                                |  64|   0|   64|          0|
    |tmp_2_reg_917                                             |   2|   0|    6|          4|
    |tmp_6_reg_862                                             |   4|   0|    8|          4|
    |tmp_reg_997                                               |  64|   0|   64|          0|
    |trunc_ln126_reg_908                                       |   2|   0|    2|          0|
    |zext_ln110_reg_867                                        |   4|   0|   12|          8|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 767|   0|  788|         21|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|        master|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|        master|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|        master|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|        master|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|        master|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|        master|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce1       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1        |   in|   32|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

