

================================================================
== Vivado HLS Report for 'loop_functions'
================================================================
* Date:           Fri Jun 29 16:12:36 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_loop_functions
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|      6.66|        3.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   64|    2|   64|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+-----+-----+-----+---------+
        |                    |          |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module  | min | max | min | max |   Type  |
        +--------------------+----------+-----+-----+-----+-----+---------+
        |grp_sub_func_fu_34  |sub_func  |    1|   63|    1|   63|   none  |
        |grp_sub_func_fu_44  |sub_func  |    1|   63|    1|   63|   none  |
        +--------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      62|    170|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|       4|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      66|    193|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+----+----+
    |      Instance      |  Module  | BRAM_18K| DSP48E| FF | LUT|
    +--------------------+----------+---------+-------+----+----+
    |grp_sub_func_fu_34  |sub_func  |        0|      0|  31|  85|
    |grp_sub_func_fu_44  |sub_func  |        0|      0|  31|  85|
    +--------------------+----------+---------+-------+----+----+
    |Total               |          |        0|      0|  62| 170|
    +--------------------+----------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   8|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   8|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  2|   0|    2|          0|
    |ap_reg_grp_sub_func_fu_34_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_sub_func_fu_44_ap_start  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  4|   0|    4|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | loop_functions | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | loop_functions | return value |
|ap_start    |  in |    1| ap_ctrl_hs | loop_functions | return value |
|ap_done     | out |    1| ap_ctrl_hs | loop_functions | return value |
|ap_idle     | out |    1| ap_ctrl_hs | loop_functions | return value |
|ap_ready    | out |    1| ap_ctrl_hs | loop_functions | return value |
|A_address0  | out |    5|  ap_memory |        A       |     array    |
|A_ce0       | out |    1|  ap_memory |        A       |     array    |
|A_q0        |  in |    8|  ap_memory |        A       |     array    |
|B_address0  | out |    5|  ap_memory |        B       |     array    |
|B_ce0       | out |    1|  ap_memory |        B       |     array    |
|B_q0        |  in |    8|  ap_memory |        B       |     array    |
|X_address0  | out |    5|  ap_memory |        X       |     array    |
|X_ce0       | out |    1|  ap_memory |        X       |     array    |
|X_we0       | out |    1|  ap_memory |        X       |     array    |
|X_d0        | out |   13|  ap_memory |        X       |     array    |
|Y_address0  | out |    5|  ap_memory |        Y       |     array    |
|Y_ce0       | out |    1|  ap_memory |        Y       |     array    |
|Y_we0       | out |    1|  ap_memory |        Y       |     array    |
|Y_d0        | out |   13|  ap_memory |        Y       |     array    |
|xlimit      |  in |    5|   ap_none  |     xlimit     |    scalar    |
|ylimit      |  in |    5|   ap_none  |     ylimit     |    scalar    |
+------------+-----+-----+------------+----------------+--------------+

