# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Nov 24 11:51:07 2021
# 
# Allegro PCB Router v17-4-0 made 2021/02/21 at 12:48:59
# Running on: bf-202007251750, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name G:/github/PLL_FM_HW/FPGA/PCB\FPGA-V3.dsn
# Batch File Name: pasde.do
# Did File Name: G:/github/PLL_FM_HW/FPGA/PCB/specctra.did
# Current time = Wed Nov 24 11:51:07 2021
# PCB G:/github/PLL_FM_HW/FPGA/PCB
# Master Unit set up as: MM 100000
# PCB Limits xlo= -2.8000 ylo=-73.5000 xhi= 58.8000 yhi=  3.5000
# Total 480 Images Consolidated.
# Via 'VIA03015-GND-L5-PWR-L6' z=5, 6 xlo= -0.1500 ylo= -0.1500 xhi=  0.1500 yhi=  0.1500
# Via 'VIA03015-GND-L9-BOTTOM' z=9, 10 xlo= -0.1500 ylo= -0.1500 xhi=  0.1500 yhi=  0.1500
# Via 'VIA03015-SIGNAL-L3-SIGNAL-L4' z=3, 4 xlo= -0.1500 ylo= -0.1500 xhi=  0.1500 yhi=  0.1500
# Via 'VIA03015-SIGNAL-L7-SIGNAL-L8' z=7, 8 xlo= -0.1500 ylo= -0.1500 xhi=  0.1500 yhi=  0.1500
# Via 'VIA03015-TOP-BOTTOM' z=1, 10 xlo= -0.1500 ylo= -0.1500 xhi=  0.1500 yhi=  0.1500
# Via 'VIA03015-TOP-GND-L2' z=1, 2 xlo= -0.1500 ylo= -0.1500 xhi=  0.1500 yhi=  0.1500
# Via 'VIA0402-GND-L5-PWR-L6' z=5, 6 xlo= -0.2000 ylo= -0.2000 xhi=  0.2000 yhi=  0.2000
# Via 'VIA0402-GND-L9-BOTTOM' z=9, 10 xlo= -0.2000 ylo= -0.2000 xhi=  0.2000 yhi=  0.2000
# Via 'VIA0402-SIGNAL-L3-SIGNAL-L4' z=3, 4 xlo= -0.2000 ylo= -0.2000 xhi=  0.2000 yhi=  0.2000
# Via 'VIA0402-SIGNAL-L7-SIGNAL-L8' z=7, 8 xlo= -0.2000 ylo= -0.2000 xhi=  0.2000 yhi=  0.2000
# Via 'VIA0402-TOP-GND-L2' z=1, 2 xlo= -0.2000 ylo= -0.2000 xhi=  0.2000 yhi=  0.2000
# Via VIA_0D3_0D15 z=1, 10 xlo= -0.1500 ylo= -0.1500 xhi=  0.1500 yhi=  0.1500
# Via VIA_0D4_0D2 z=1, 10 xlo= -0.2000 ylo= -0.2000 xhi=  0.2000 yhi=  0.2000
# 
#         VIA                   TOP                        'GND-L2'                     'SIGNAL-L3'                     'SIGNAL-L4'                        'GND-L5'                        'PWR-L6'                     'SIGNAL-L7'                     'SIGNAL-L8'                        'GND-L9'                          BOTTOM          
# 
#         TOP  ------------------------------      'VIA03015-TOP-GND-L2'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
#    'GND-L2'      'VIA03015-TOP-GND-L2'       ------------------------------      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
# 'SIGNAL-L3'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       ------------------------------  'VIA03015-SIGNAL-L3-SIGNAL-L4'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
# 'SIGNAL-L4'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       'VIA03015-SIGNAL-L3-SIGNAL-L4'  ------------------------------      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
#    'GND-L5'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       ------------------------------     'VIA03015-GND-L5-PWR-L6'         'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
#    'PWR-L6'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'          'VIA03015-GND-L5-PWR-L6'     ------------------------------      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
# 'SIGNAL-L7'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       ------------------------------  'VIA03015-SIGNAL-L7-SIGNAL-L8'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
# 'SIGNAL-L8'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       'VIA03015-SIGNAL-L7-SIGNAL-L8'  ------------------------------      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
#    'GND-L9'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       ------------------------------     'VIA03015-GND-L9-BOTTOM'   
#      BOTTOM      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'          'VIA03015-GND-L9-BOTTOM'     ------------------------------
# 
# <<WARNING:>> Net GND is defined as a signal net and contains 410 pins.
# This is more pins than most signal nets contain.
# Please verify whether net GND should be a signal net or a power net.
# Note that a signal net will be routed as starburst or daisy chain.
# <<WARNING:>> Net VCCIO_3V3 is defined as a signal net and contains 106 pins.
# This is more pins than most signal nets contain.
# Please verify whether net VCCIO_3V3 should be a signal net or a power net.
# Note that a signal net will be routed as starburst or daisy chain.
# <<WARNING:>> Potential non fixed positive shape alignment with the host CAD system exists.
#              Allegro PCB Router does not perform any operations to remove or identify slivers and isolations.
#              If the host CAD system performs such an operation, the user may experience unrouted
#              or DRC alignment issues.
#              The user must perform final unrouted/DRC validation within the host CAD system.
# Wires Processed 550, Vias Processed 242
# Using colormap in design file.
# Layers Processed: Signal Layers 10
# Components Placed 502, Images Processed 533, Padstacks Processed 78
# Nets Processed 227, Net Terminals 1634
# PCB Area= 3920.000  EIC=115  Area/EIC= 34.087  SMDs=499
# Total Pin Count: 1623
# Signal Connections Created 900
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'GND-L2' Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'SIGNAL-L3' Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'SIGNAL-L4' Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'GND-L5' Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'PWR-L6' Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'SIGNAL-L7' Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'SIGNAL-L8' Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'GND-L9' Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- G:/github/PLL_FM_HW/FPGA/PCB\FPGA-V3.dsn
# Nets 227 Connections 1164 Unroutes 900
# Signal Layers 10 Power Layers 0
# Wire Junctions 65, at vias 34 Total Vias 242
# Percent Connected   15.12
# Manhattan Length 13857.9067 Horizontal 2898.5610 Vertical 10959.3457
# Routed Length 2672.6597 Horizontal 1686.2035 Vertical 1327.4698
# Ratio Actual / Manhattan   0.1929
# Unconnected Length 12270.1809 Horizontal 2929.5941 Vertical 9340.5868
# Total Conflicts: 44 (Cross: 0, Clear: 44, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File G:/github/PLL_FM_HW/FPGA/PCB\FPGA-V3_rules.do ...
# <<WARNING:>> Could not form pair of nets 'CLK_AD-' and CLK_AD+.
# <<WARNING:>> Could not form pair of nets 'CLKO-' and CLKO+.
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaabhy09276.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U20 Selected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction 'GND-L2' vertical
select layer 'GND-L2'
unprotect layer_wires 'GND-L2'
# Wires on layer 'GND-L2' were Unprotected.
direction 'SIGNAL-L3' horizontal
select layer 'SIGNAL-L3'
unprotect layer_wires 'SIGNAL-L3'
# Wires on layer 'SIGNAL-L3' were Unprotected.
direction 'SIGNAL-L4' vertical
select layer 'SIGNAL-L4'
unprotect layer_wires 'SIGNAL-L4'
# Wires on layer 'SIGNAL-L4' were Unprotected.
direction 'GND-L5' horizontal
select layer 'GND-L5'
unprotect layer_wires 'GND-L5'
# Wires on layer 'GND-L5' were Unprotected.
direction 'PWR-L6' vertical
select layer 'PWR-L6'
unprotect layer_wires 'PWR-L6'
# Wires on layer 'PWR-L6' were Unprotected.
direction 'SIGNAL-L7' horizontal
select layer 'SIGNAL-L7'
unprotect layer_wires 'SIGNAL-L7'
# Wires on layer 'SIGNAL-L7' were Unprotected.
direction 'SIGNAL-L8' vertical
select layer 'SIGNAL-L8'
unprotect layer_wires 'SIGNAL-L8'
# Wires on layer 'SIGNAL-L8' were Unprotected.
direction 'GND-L9' horizontal
select layer 'GND-L9'
unprotect layer_wires 'GND-L9'
# Wires on layer 'GND-L9' were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 1 (direction In_out) (location Anywhere) (pin_type power) (pin_type signal)
# Fanout in any direction.
# Fanout inside and outside component outline.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Current time = Wed Nov 24 11:51:17 2021
# 
#         VIA                   TOP                        'GND-L2'                     'SIGNAL-L3'                     'SIGNAL-L4'                        'GND-L5'                        'PWR-L6'                     'SIGNAL-L7'                     'SIGNAL-L8'                        'GND-L9'                          BOTTOM          
# 
#         TOP  ------------------------------      'VIA03015-TOP-GND-L2'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
#    'GND-L2'      'VIA03015-TOP-GND-L2'       ------------------------------      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
# 'SIGNAL-L3'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       ------------------------------  'VIA03015-SIGNAL-L3-SIGNAL-L4'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
# 'SIGNAL-L4'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       'VIA03015-SIGNAL-L3-SIGNAL-L4'  ------------------------------      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
#    'GND-L5'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       ------------------------------     'VIA03015-GND-L5-PWR-L6'         'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
#    'PWR-L6'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'          'VIA03015-GND-L5-PWR-L6'     ------------------------------      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
# 'SIGNAL-L7'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       ------------------------------  'VIA03015-SIGNAL-L7-SIGNAL-L8'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
# 'SIGNAL-L8'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       'VIA03015-SIGNAL-L7-SIGNAL-L8'  ------------------------------      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'     
#    'GND-L9'      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'       ------------------------------     'VIA03015-GND-L9-BOTTOM'   
#      BOTTOM      'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'           'VIA03015-TOP-BOTTOM'          'VIA03015-GND-L9-BOTTOM'     ------------------------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'GND-L2' Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'SIGNAL-L3' Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'SIGNAL-L4' Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'GND-L5' Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'PWR-L6' Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'SIGNAL-L7' Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'SIGNAL-L8' Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer 'GND-L9' Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- G:/github/PLL_FM_HW/FPGA/PCB\FPGA-V3.dsn
# Nets 227 Connections 1164 Unroutes 900
# Signal Layers 10 Power Layers 0
# Wire Junctions 65, at vias 34 Total Vias 242
# Percent Connected   15.12
# Manhattan Length 13857.9067 Horizontal 2898.5610 Vertical 10959.3457
# Routed Length 2672.6597 Horizontal 1686.2035 Vertical 1327.4698
# Ratio Actual / Manhattan   0.1929
# Unconnected Length 12270.1809 Horizontal 2929.5941 Vertical 9340.5868
# Start Fanout Pass 1 of 1
# Attempts 216 Successes 216 Failures 0 Vias 458
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 33 (Cross: 0, Clear: 33, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 1
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- G:/github/PLL_FM_HW/FPGA/PCB\FPGA-V3.dsn
# Nets 227 Connections 1164 Unroutes 900
# Signal Layers 10 Power Layers 0
# Wire Junctions 170, at vias 136 Total Vias 383
# Percent Connected   17.01
# Manhattan Length 13857.9067 Horizontal 2851.8889 Vertical 11006.0178
# Routed Length 2713.4139 Horizontal 1706.0437 Vertical 1380.8088
# Ratio Actual / Manhattan   0.1958
# Unconnected Length 12279.6555 Horizontal 2936.6120 Vertical 9343.0435
write routes (changed_only) (reset_changed) C:/Users/ADMINI~1/AppData/Local/Temp/#Taaabhz09276.tmp
# <<WARNING:>> Non positive shape width (0) near the point 4003000/-1654000.
# <<WARNING:>> Non positive shape width (0) near the point 4050000/-1996000.
# <<WARNING:>> Non positive shape width (0) near the point 2970500/-1654000.
# <<WARNING:>> Non positive shape width (0) near the point 3020000/-1996000.
# <<WARNING:>> Non positive shape width (0) near the point 1776000/-1654000.
# <<WARNING:>> Non positive shape width (0) near the point 1820000/-1996000.
# <<WARNING:>> Non positive shape width (0) near the point 908300/-12312400.
# <<WARNING:>> Non positive shape width (0) near the point 764000/-12135300.
# <<WARNING:>> Non positive shape width (0) near the point 549600/-12115300.
# <<WARNING:>> Non positive shape width (0) near the point 720000/-1654000.
# <<WARNING:>> Number of warnings on non positive widths exceeded limit (10). No more messages will be printed.
# Routing Written to File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaabhz09276.tmp
quit
