
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# set your TOPLEVEL here
set TOPLEVEL "riscv_top_top"
riscv_top_top
# change your timing constraint here
set TEST_CYCLE 8.2
8.2
source -echo -verbose 0_readfile.tcl 
set TOP_DIR $TOPLEVEL
riscv_top_top
set RPT_DIR report
report
set NET_DIR netlist
netlist
sh rm -rf ./$TOP_DIR
sh rm -rf ./$RPT_DIR
sh rm -rf ./$NET_DIR
sh mkdir ./$TOP_DIR
sh mkdir ./$RPT_DIR
sh mkdir ./$NET_DIR
# define a lib path here
define_design_lib $TOPLEVEL -path ./$TOPLEVEL
1
# Read Design File (add your files here)
set HDL_DIR "../hdl"
../hdl
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/riscv_def.v 											$HDL_DIR/riscv_alu.v 											$HDL_DIR/riscv_exe_decoder.v 											$HDL_DIR/riscv_exe_stage.v 											$HDL_DIR/riscv_pc_stage.v 											$HDL_DIR/riscv_skid_buffer.v 											$HDL_DIR/riscv_fetch_stage.v 											$HDL_DIR/riscv_decoder.v 											$HDL_DIR/riscv_instruction_queue.v                                             $HDL_DIR/riscv_decode_stage.v 											$HDL_DIR/riscv_regfile.v 											$HDL_DIR/riscv_pipeline_controller.v 											$HDL_DIR/riscv_issue_solver.v                                             $HDL_DIR/riscv_lsu.v 											$HDL_DIR/riscv_mul.v                                             $HDL_DIR/riscv_div.v 											$HDL_DIR/riscv_csr_regfile.v 											$HDL_DIR/riscv_csr_handler.v                                             $HDL_DIR/riscv_core.v                                             $HDL_DIR/riscv_data_bus.v                                             $HDL_DIR/riscv_icache.v                                             $HDL_DIR/riscv_dcache.v                                             $HDL_DIR/transmitter.v                                             $HDL_DIR/receiver.v                                             $HDL_DIR/uart.v                                             $HDL_DIR/riscv_top.v 											$HDL_DIR/$TOPLEVEL.v"
Running PRESTO HDLC
Compiling source file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_alu.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_exe_decoder.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_exe_stage.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_pc_stage.v
Compiling source file ../hdl/riscv_skid_buffer.v
Warning:  ../hdl/riscv_pc_stage.v:43: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../hdl/riscv_pc_stage.v:43: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Compiling source file ../hdl/riscv_fetch_stage.v
Compiling source file ../hdl/riscv_decoder.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_instruction_queue.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_decode_stage.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_regfile.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_pipeline_controller.v
Opening include file ../hdl/riscv_def.v
Warning:  ../hdl/riscv_regfile.v:73: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Compiling source file ../hdl/riscv_issue_solver.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_lsu.v
Opening include file ../hdl/riscv_def.v
Warning:  ../hdl/riscv_issue_solver.v:582: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Compiling source file ../hdl/riscv_mul.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_div.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_csr_regfile.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_csr_handler.v
Opening include file ../hdl/riscv_def.v
Compiling source file ../hdl/riscv_core.v
Opening include file ../hdl/riscv_def.v
Warning:  ../hdl/riscv_core.v:166: the undeclared symbol 'pc_next_been_accept' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../hdl/riscv_core.v:217: the undeclared symbol 'way0_inst_been_accepted' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../hdl/riscv_core.v:223: the undeclared symbol 'way1_inst_been_accepted' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../hdl/riscv_core.v:286: the undeclared symbol 'lsu_inst_valid' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ../hdl/riscv_data_bus.v
Compiling source file ../hdl/riscv_icache.v
Compiling source file ../hdl/riscv_dcache.v
Compiling source file ../hdl/transmitter.v
Compiling source file ../hdl/receiver.v
Compiling source file ../hdl/uart.v
Compiling source file ../hdl/riscv_top.v
Compiling source file ../hdl/riscv_top_top.v
Presto compilation completed successfully.
Loading db file '/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/db/slow_vdd1v2_basicCells_wl.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
# elaborate your design
elaborate $TOPLEVEL -architecture verilog -library $TOPLEVEL
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow_vdd1v2'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine riscv_top_top line 88 in file
		'../hdl/riscv_top_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rom_rdata_buf_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|  ram_rdata_buf_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_top_top line 98 in file
		'../hdl/riscv_top_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rom_raddr_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    ram_addr_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    ram_wdata_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     ram_wen_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     ram_ren_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (riscv_top_top)
Elaborated 1 design.
Current design is now 'riscv_top_top'.
Information: Building the design 'riscv_top' instantiated from design 'riscv_top_top' with
	the parameters "SUPPORT_DUAL_ISSUE=1,SUPPORT_BRANCH_PREDICTION=1,SUPPORT_MULDIV=1,DEBUG=0". (HDL-193)
Presto compilation completed successfully. (riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0)
Information: Building the design 'riscv_core' instantiated from design 'riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0' with
	the parameters "SUPPORT_DUAL_ISSUE=1,SUPPORT_BRANCH_PREDICTION=1,SUPPORT_MULDIV=1,DEBUG=0". (HDL-193)
Presto compilation completed successfully. (riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0)
Information: Building the design 'riscv_data_bus'. (HDL-193)

Statistics for case statements in always block at line 145 in file
	'../hdl/riscv_data_bus.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           148            |     no/user      |
===============================================

Statistics for case statements in always block at line 158 in file
	'../hdl/riscv_data_bus.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |     no/user      |
===============================================

Inferred memory devices in process
	in routine riscv_data_bus line 130 in file
		'../hdl/riscv_data_bus.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| ram_occupy_sync_buf_reg | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
| rom_raddr_sync_buf_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   rom_occupy_sync_reg   | Flip-flop |   2   |  N  | N  | N  | N  | Y  | N  | N  |
|   ram_occupy_sync_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|   rom_raddr_sync_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| rom_occupy_sync_buf_reg | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (riscv_data_bus)
Information: Building the design 'riscv_icache'. (HDL-193)

Statistics for case statements in always block at line 78 in file
	'../hdl/riscv_icache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            81            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 125 in file
	'../hdl/riscv_icache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           134            |    auto/auto     |
|           142            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 170 in file
	'../hdl/riscv_icache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           184            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine riscv_icache line 116 in file
		'../hdl/riscv_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_icache line 213 in file
		'../hdl/riscv_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reload_cnt_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_icache line 221 in file
		'../hdl/riscv_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_val_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      data_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|       lru_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|       lru_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | Y  | N  |
|     valid0_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|      tag1_reg       | Flip-flop | 1344  |  Y  | N  | N  | N  | Y  | N  | N  |
|     valid1_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|      tag0_reg       | Flip-flop | 1344  |  Y  | N  | N  | N  | Y  | N  | N  |
|    undo_addr_reg    | Flip-flop |  29   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| riscv_icache/143 |   64   |   42    |      6       |
| riscv_icache/143 |   64   |    2    |      6       |
| riscv_icache/191 |   64   |    2    |      6       |
======================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (riscv_icache)
Information: Building the design 'riscv_dcache'. (HDL-193)

Statistics for case statements in always block at line 117 in file
	'../hdl/riscv_dcache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           119            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 191 in file
	'../hdl/riscv_dcache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |    auto/auto     |
|           256            |    auto/auto     |
|           309            |    auto/auto     |
|           345            |    auto/auto     |
|           366            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine riscv_dcache line 182 in file
		'../hdl/riscv_dcache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_dcache line 451 in file
		'../hdl/riscv_dcache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reload_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_dcache line 460 in file
		'../hdl/riscv_dcache.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         lru_reg         | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|         lru_reg         | Flip-flop |  64   |  Y  | N  | N  | N  | N  | Y  | N  |
|      undo_wen_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  dcache_rdata0_buf_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| request_rdata_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| request_wdata_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        tag1_reg         | Flip-flop | 1344  |  Y  | N  | N  | N  | Y  | N  | N  |
|       dirty1_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|       valid0_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|       valid1_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|        tag0_reg         | Flip-flop | 1344  |  Y  | N  | N  | N  | Y  | N  | N  |
|       dirty0_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|  dcache_rdata1_buf_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      undo_addr_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     undo_wdata_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    request_data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  write_after_read_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| riscv_dcache/218 |   64   |   42    |      6       |
| riscv_dcache/218 |   64   |    4    |      6       |
| riscv_dcache/241 |   64   |    2    |      6       |
======================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (riscv_dcache)
Information: Building the design 'uart'. (HDL-193)

Statistics for case statements in always block at line 52 in file
	'../hdl/uart.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |     no/auto      |
===============================================

Statistics for case statements in always block at line 91 in file
	'../hdl/uart.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine uart line 46 in file
		'../hdl/uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  configure_buf_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    addr_buf_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   data_in_buf_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart line 52 in file
		'../hdl/uart.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|    uart_rx_data_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    uart_control_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|    uart_status_reg     | Flip-flop |  30   |  Y  | N  | N  | N  | Y  | N  | N  |
|    uart_status_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|    uart_tx_data_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| uart_tx_data_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
==================================================================================
Presto compilation completed successfully. (uart)
Information: Building the design 'riscv_pc_stage' instantiated from design 'riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0' with
	the parameters "SUPPORT_BRANCH_PREDICTION=1". (HDL-193)
Warning:  ../hdl/riscv_pc_stage.v:149: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1 line 60 in file
		'../hdl/riscv_pc_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   genblk1.bht_reg   | Flip-flop | 1024  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1 line 158 in file
		'../hdl/riscv_pc_stage.v'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
|     genblk1.btb_jump_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| genblk1.btb_allocate_addr_reg | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|      genblk1.btb_dst_reg      | Flip-flop | 1024  |  Y  | N  | N  | N  | Y  | N  | N  |
|      genblk1.btb_src_reg      | Flip-flop | 1024  |  Y  | N  | N  | N  | Y  | N  | N  |
=========================================================================================
Statistics for MUX_OPs
==================================================================================
|               block name/line                | Inputs | Outputs | # sel inputs |
==================================================================================
| riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1/66 |  512   |    2    |      9       |
| riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1/74 |  512   |    1    |      9       |
==================================================================================
Presto compilation completed successfully. (riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1)
Information: Building the design 'riscv_fetch_stage'. (HDL-193)

Inferred memory devices in process
	in routine riscv_fetch_stage line 41 in file
		'../hdl/riscv_fetch_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| pred_valid_sync_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|   pc_process_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     pc_sync_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (riscv_fetch_stage)
Information: Building the design 'riscv_decode_stage' instantiated from design 'riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0' with
	the parameters "SUPPORT_MULDIV=1". (HDL-193)
Presto compilation completed successfully. (riscv_decode_stage_SUPPORT_MULDIV1)
Information: Building the design 'riscv_issue_solver' instantiated from design 'riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0' with
	the parameters "SUPPORT_DUAL_ISSUE=1,SUPPORT_MULDIV=1,DEBUG=0". (HDL-193)

Inferred memory devices in process
	in routine riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0 line 146 in file
		'../hdl/riscv_issue_solver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pc_exam_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0 line 363 in file
		'../hdl/riscv_issue_solver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  csr_blocking_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=======================================================================================================
|                         block name/line                           | Inputs | Outputs | # sel inputs |
=======================================================================================================
| riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0/405 |   32   |    1    |      5       |
| riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0/405 |   32   |    1    |      5       |
| riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0/405 |   32   |    1    |      5       |
| riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0/415 |   32   |    1    |      5       |
| riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0/415 |   32   |    1    |      5       |
| riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0/415 |   32   |    1    |      5       |
=======================================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0)
Information: Building the design 'riscv_csr_handler' instantiated from design 'riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0' with
	the parameters "SUPPORT_MULDIV=1". (HDL-193)

Inferred memory devices in process
	in routine riscv_csr_handler_SUPPORT_MULDIV1 line 69 in file
		'../hdl/riscv_csr_handler.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| csr_rdata_stage1_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| csr_wdata_stage1_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| csr_write_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
================================================================================
Presto compilation completed successfully. (riscv_csr_handler_SUPPORT_MULDIV1)
Information: Building the design 'riscv_exe_stage'. (HDL-193)

Inferred memory devices in process
	in routine riscv_exe_stage line 83 in file
		'../hdl/riscv_exe_stage.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| writeback_data_buf_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine riscv_exe_stage line 103 in file
		'../hdl/riscv_exe_stage.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| branch_nontaken_buf_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   branch_jump_buf_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    pc_memorized_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   branch_call_buf_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  branch_return_buf_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|       pc_next_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|  branch_taken_buf_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===================================================================================
Presto compilation completed successfully. (riscv_exe_stage)
Information: Building the design 'riscv_mul'. (HDL-193)

Inferred memory devices in process
	in routine riscv_mul line 41 in file
		'../hdl/riscv_mul.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     select_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      ra_q_reg       | Flip-flop |  33   |  Y  | N  | N  | N  | Y  | N  | N  |
|      rb_q_reg       | Flip-flop |  33   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_mul line 65 in file
		'../hdl/riscv_mul.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     result_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (riscv_mul)
Information: Building the design 'riscv_div'. (HDL-193)
Warning:  ../hdl/riscv_div.v:147: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 55 in file
	'../hdl/riscv_div.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |      no/no       |
===============================================

Inferred memory devices in process
	in routine riscv_div line 93 in file
		'../hdl/riscv_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     remu_q_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      mask_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|    quotient_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     divisor_reg     | Flip-flop |  63   |  Y  | N  | N  | N  | Y  | N  | N  |
|    dividend_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|      rb_q_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|      rem_q_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    div_inst_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     divu_q_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  invert_result_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      div_q_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      busy_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|      ra_q_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_div line 168 in file
		'../hdl/riscv_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     done_q_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_div line 176 in file
		'../hdl/riscv_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    result_q_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_div line 186 in file
		'../hdl/riscv_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   done_check_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (riscv_div)
Information: Building the design 'riscv_lsu'. (HDL-193)
Warning:  ../hdl/riscv_lsu.v:98: signed to unsigned assignment occurs. (VER-318)
Warning:  ../hdl/riscv_lsu.v:120: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/riscv_lsu.v:198: signed to unsigned assignment occurs. (VER-318)
Warning:  ../hdl/riscv_lsu.v:120: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 109 in file
	'../hdl/riscv_lsu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |     no/user      |
|           120            |    auto/auto     |
|           129            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 157 in file
	'../hdl/riscv_lsu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           160            |     no/user      |
|           165            |    auto/auto     |
|           173            |    auto/auto     |
|           181            |    auto/auto     |
|           187            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine riscv_lsu line 52 in file
		'../hdl/riscv_lsu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ra_data_buf_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| inst_valid_buf_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   rb_data_buf_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|      hold_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|    inst_buf_reg     | Flip-flop |  27   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_lsu line 93 in file
		'../hdl/riscv_lsu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   inst_s_buf_reg    | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|  read_addr_buf_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_lsu line 143 in file
		'../hdl/riscv_lsu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rdata_buf_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (riscv_lsu)
Information: Building the design 'transmitter'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'../hdl/transmitter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine transmitter line 18 in file
		'../hdl/transmitter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  transmitter/54  |   8    |    1    |      3       |
======================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (transmitter)
Information: Building the design 'receiver'. (HDL-193)

Statistics for case statements in always block at line 45 in file
	'../hdl/receiver.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine receiver line 23 in file
		'../hdl/receiver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rx_q0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      rx_q1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine receiver line 33 in file
		'../hdl/receiver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (receiver)
Information: Building the design 'riscv_skid_buffer' instantiated from design 'riscv_fetch_stage' with
	the parameters "DATA_WIDTH=97". (HDL-193)

Inferred memory devices in process
	in routine riscv_skid_buffer_DATA_WIDTH97 line 25 in file
		'../hdl/riscv_skid_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_in_ready_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_skid_buffer_DATA_WIDTH97 line 42 in file
		'../hdl/riscv_skid_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_buffer_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   data_buffer_reg   | Flip-flop |  97   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (riscv_skid_buffer_DATA_WIDTH97)
Information: Building the design 'riscv_decoder' instantiated from design 'riscv_decode_stage_SUPPORT_MULDIV1' with
	the parameters "SUPPORT_MULDIV=1". (HDL-193)
Presto compilation completed successfully. (riscv_decoder_SUPPORT_MULDIV1)
Information: Building the design 'riscv_instruction_queue'. (HDL-193)

Inferred memory devices in process
	in routine riscv_instruction_queue line 59 in file
		'../hdl/riscv_instruction_queue.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      size_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_instruction_queue line 73 in file
		'../hdl/riscv_instruction_queue.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|     read_addr_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    write_addr_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   valid0_queue_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
| unit_usage0_queue_reg | Flip-flop |  14   |  Y  | N  | N  | N  | Y  | N  | N  |
|     pc_queue_reg      | Flip-flop |  58   |  Y  | N  | N  | N  | Y  | N  | N  |
| unit_usage1_queue_reg | Flip-flop |  14   |  Y  | N  | N  | N  | Y  | N  | N  |
|    inst_queue_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | Y  | N  | N  |
|   valid1_queue_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
=================================================================================
Presto compilation completed successfully. (riscv_instruction_queue)
Information: Building the design 'riscv_pipeline_controller'. (HDL-193)

Inferred memory devices in process
	in routine riscv_pipeline_controller line 81 in file
		'../hdl/riscv_pipeline_controller.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| ctrl_status_stage1_q_reg | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|    valid_stage1_q_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     pc_stage1_q_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|    inst_stage1_q_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   ra_data_stage1_q_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   rb_data_stage1_q_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine riscv_pipeline_controller line 144 in file
		'../hdl/riscv_pipeline_controller.v'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
| csr_result_wdata_stage2_q_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|      valid_stage2_q_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        pc_stage2_q_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|       inst_stage2_q_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     ra_data_stage2_q_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     rb_data_stage2_q_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   ctrl_status_stage2_q_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|   unit_result_stage2_q_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| csr_result_write_stage2_q_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
=========================================================================================

Inferred memory devices in process
	in routine riscv_pipeline_controller line 221 in file
		'../hdl/riscv_pipeline_controller.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| csr_result_wdata_wb_q_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|      valid_wb_q_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        pc_wb_q_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|       inst_wb_q_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     ra_data_wb_q_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     rb_data_wb_q_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   ctrl_status_wb_q_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|   unit_result_wb_q_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| csr_result_write_wb_q_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (riscv_pipeline_controller)
Information: Building the design 'riscv_regfile' instantiated from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0' with
	the parameters "DEBUG=0". (HDL-193)
Warning:  ../hdl/riscv_regfile.v:44: signed to unsigned conversion occurs. (VER-318)
Warning:  ../hdl/riscv_regfile.v:46: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine riscv_regfile_DEBUG0 line 37 in file
		'../hdl/riscv_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       gpr_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|       gpr_reg       | Flip-flop |  992  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================
|    block name/line      | Inputs | Outputs | # sel inputs |
=============================================================
| riscv_regfile_DEBUG0/63 |   32   |   32    |      5       |
| riscv_regfile_DEBUG0/63 |   32   |   32    |      5       |
| riscv_regfile_DEBUG0/63 |   32   |   32    |      5       |
| riscv_regfile_DEBUG0/63 |   32   |   32    |      5       |
=============================================================
Presto compilation completed successfully. (riscv_regfile_DEBUG0)
Information: Building the design 'riscv_csr_regfile'. (HDL-193)
Warning:  ../hdl/riscv_csr_regfile.v:51: signed to unsigned conversion occurs. (VER-318)
Warning:  ../hdl/riscv_csr_regfile.v:54: signed to unsigned conversion occurs. (VER-318)
Warning:  ../hdl/riscv_csr_regfile.v:94: signed to unsigned conversion occurs. (VER-318)
Warning:  ../hdl/riscv_csr_regfile.v:112: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 36 in file
	'../hdl/riscv_csr_regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/user     |
===============================================

Statistics for case statements in always block at line 86 in file
	'../hdl/riscv_csr_regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine riscv_csr_regfile line 132 in file
		'../hdl/riscv_csr_regfile.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   csr_mip_reg_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|  csr_mtval_reg_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|  csr_mtvec_reg_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|  csr_mcause_reg_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|   csr_mepc_reg_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   csr_mie_reg_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
| csr_mstatus_reg_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| csr_mscratch_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine riscv_csr_regfile line 157 in file
		'../hdl/riscv_csr_regfile.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  csr_mcycle_reg_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| csr_mcycle_h_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
================================================================================
Presto compilation completed successfully. (riscv_csr_regfile)
Information: Building the design 'riscv_exe_decoder'. (HDL-193)

Statistics for case statements in always block at line 44 in file
	'../hdl/riscv_exe_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/user     |
===============================================

Statistics for case statements in always block at line 177 in file
	'../hdl/riscv_exe_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           185            |     no/user      |
===============================================
Presto compilation completed successfully. (riscv_exe_decoder)
Information: Building the design 'riscv_alu'. (HDL-193)
Warning:  ../hdl/riscv_alu.v:36: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 21 in file
	'../hdl/riscv_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================
Presto compilation completed successfully. (riscv_alu)
1
# Solve Multiple Instance
set uniquify_naming_style "%s_mydesign_%d"
%s_mydesign_%d
uniquify
Information: Uniquified 2 instances of design 'riscv_exe_stage'. (OPT-1056)
Information: Uniquified 2 instances of design 'riscv_decoder_SUPPORT_MULDIV1'. (OPT-1056)
Information: Uniquified 2 instances of design 'riscv_pipeline_controller'. (OPT-1056)
Information: Uniquified 2 instances of design 'riscv_exe_decoder'. (OPT-1056)
Information: Uniquified 2 instances of design 'riscv_alu'. (OPT-1056)
1
# link the design
current_design $TOPLEVEL
Current design is 'riscv_top_top'.
{riscv_top_top}
link

  Linking design 'riscv_top_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (31 designs)              /home/u108/u108061151/ICLAB/riscv/syn/riscv_top_top.db, etc
  slow_vdd1v2 (library)       /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/db/slow_vdd1v2_basicCells_wl.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
1
source -echo -verbose 1_setting.tcl 
# Setting Design and I/O Environment
set_operating_conditions -library slow_vdd1v2 PVT_1P08V_125C
Using operating conditions 'PVT_1P08V_125C' found in library 'slow_vdd1v2'.
1
# Assume outputs go to DFF and inputs also come from DFF
set_driving_cell -library slow_vdd1v2 -lib_cell DFFHQX1 -pin {Q} [all_inputs]	
1
set_load [load_of "slow_vdd1v2/DFFHQX1/D"] [all_outputs]
1
# Setting wireload model
set_wire_load_mode enclosed
1
set_wire_load_model -name "Large" $TOPLEVEL
1
# Setting Timing Constraints
###  ceate your clock here
create_clock -name clk -period $TEST_CYCLE  [get_ports clk]
1
###  set clock constrain
set_ideal_network       [get_ports clk]
1
set_dont_touch_network  [all_clocks]
1
# I/O delay should depend on the real enironment. Here only shows an example of setting
set_input_delay  2  -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay 1  -clock clk [all_outputs]
1
set_fix_hold [all_clocks]
1
# Setting DRC Constraint
# Defensive setting: default fanout_load 1.0 and our target max fanout # 20 => 1.0*20 = 20.0
# max_transition and max_capacitance are given in the cell library
set_max_fanout 40.0 $TOPLEVEL
1
# Area Constraint
set_max_area   0
1
1
source -echo -verbose 2_compile.tcl 
# this cell's verilog will cause ncverilog to hang 
# before synthesis settings
set case_analysis_with_logic_constants true
true
set_fix_multiple_port_nets -feedthroughs -outputs -constants -buffer_constants
1
####check design####
check_design > ./$RPT_DIR/check_design.log
check_timing > ./$RPT_DIR/check_timing.log
set_clock_gating_style -max_fanout 10

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 10
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
#set compile_seqmap_propagate_constants false
#set compile_seqmap_propagate_high_effort false
# Synthesis all design (using : compile_ultra)
# you can add "-gate_clock" to do gated-clock
# you can add "-incremental" for higher performance
compile_ultra -gate_clock  -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.5 |     *     |
============================================================================


Information: There are 671 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'riscv_top_top'

Loaded alib file './alib-52/slow_vdd1v2_basicCells_wl.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'riscv_dcache'
Information: Added key list 'DesignWare' to design 'riscv_dcache'. (DDB-72)
  Processing 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'
Information: Added key list 'DesignWare' to design 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'. (DDB-72)
 Implement Synthetic for 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'.
  Processing 'riscv_icache'
Information: Added key list 'DesignWare' to design 'riscv_icache'. (DDB-72)
  Processing 'riscv_regfile_DEBUG0'
Information: The register 'gpr_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'gpr_reg[0][31]' is a constant and will be removed. (OPT-1206)
  Processing 'riscv_pipeline_controller_mydesign_1'
Information: The register 'pc_stage1_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_stage2_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_wb_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_stage1_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_stage2_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_wb_q_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'riscv_pipeline_controller_mydesign_0'
Information: The register 'csr_result_write_stage2_q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_write_wb_q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_stage2_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_result_wdata_wb_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_stage1_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_stage2_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_wb_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_stage1_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_stage2_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_wb_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ctrl_status_stage1_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ctrl_status_stage2_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ctrl_status_wb_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ctrl_status_stage1_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ctrl_status_stage2_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ctrl_status_wb_q_reg[7]' is a constant and will be removed. (OPT-1206)
  Processing 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Information: Added key list 'DesignWare' to design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'. (DDB-72)
 Implement Synthetic for 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'.
  Processing 'riscv_div'
Information: Added key list 'DesignWare' to design 'riscv_div'. (DDB-72)
 Implement Synthetic for 'riscv_div'.
  Processing 'riscv_instruction_queue'
Information: Added key list 'DesignWare' to design 'riscv_instruction_queue'. (DDB-72)
  Processing 'riscv_mul'
 Implement Synthetic for 'riscv_mul'.
  Processing 'riscv_exe_decoder_mydesign_0'
Information: Added key list 'DesignWare' to design 'riscv_exe_decoder_mydesign_0'. (DDB-72)
 Implement Synthetic for 'riscv_exe_decoder_mydesign_0'.
  Processing 'riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
  Processing 'uart'
Information: The register 'uart_status_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_status_reg[31]' is a constant and will be removed. (OPT-1206)
  Processing 'riscv_csr_handler_SUPPORT_MULDIV1'
  Processing 'riscv_skid_buffer_DATA_WIDTH97'
  Processing 'riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
  Processing 'riscv_decoder_SUPPORT_MULDIV1_mydesign_0'
  Processing 'riscv_exe_decoder_mydesign_1'
Information: Added key list 'DesignWare' to design 'riscv_exe_decoder_mydesign_1'. (DDB-72)
 Implement Synthetic for 'riscv_exe_decoder_mydesign_1'.
  Processing 'riscv_data_bus'
  Processing 'riscv_top_top'
  Processing 'riscv_fetch_stage'
  Processing 'riscv_exe_stage_mydesign_0'
Information: The register 'pc_next_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_memorized_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_memorized_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'riscv_exe_stage_mydesign_0'.
  Processing 'riscv_exe_stage_mydesign_1'
Information: The register 'pc_next_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_memorized_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pc_memorized_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'riscv_exe_stage_mydesign_1'.
  Processing 'riscv_alu_mydesign_0'
 Implement Synthetic for 'riscv_alu_mydesign_0'.
Information: Added key list 'DesignWare' to design 'riscv_alu_mydesign_0'. (DDB-72)
  Processing 'riscv_csr_regfile'
 Implement Synthetic for 'riscv_csr_regfile'.
  Processing 'riscv_decode_stage_SUPPORT_MULDIV1'
  Processing 'transmitter'
Information: Added key list 'DesignWare' to design 'transmitter'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_fetch_stage_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_0'
  Processing 'riscv_lsu'
 Implement Synthetic for 'riscv_lsu'.
  Processing 'receiver'
Information: Added key list 'DesignWare' to design 'receiver'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_uart_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_receiver_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_transmitter_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_data_bus'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_mul_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_exe_stage_mydesign_0_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_exe_stage_mydesign_1_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_csr_handler_SUPPORT_MULDIV1_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO' in the library 'slow_vdd1v2' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI' in the library 'slow_vdd1v2' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_decode_stage_SUPPORT_MULDIV1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_data_bus, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_icache_MUX_OP_64_6_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_dcache_MUX_OP_64_6_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_uart_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_MUX_OP_512_9_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_MUX_OP_512_9_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_DW01_inc_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_DW01_add_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_fetch_stage_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_decoder_SUPPORT_MULDIV1_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0_RSOP_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_handler_SUPPORT_MULDIV1_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_exe_stage_mydesign_1_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_stage_mydesign_1_DW01_add_J15_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_exe_stage_mydesign_0_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_stage_mydesign_0_DW01_add_J15_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_mul_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_mul_DW02_mult_J9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_div_RSOP_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_div_RSOP_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_div_DW_cmp_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_div_DW01_sub_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_lsu_RSOP_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_lsu_RSOP_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_transmitter_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_receiver_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0_DP_OP_216J7_122_3983_J7_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_csr_regfile_DW01_inc_J16_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_1_RSOP_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_1_DW_cmp_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_1_DW_cmp_J13_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_1_DW_cmp_J13_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_1_DW_cmp_J13_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_mydesign_0_DW_cmp_J15_0_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_mydesign_0_DW01_add_J15_0_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_mydesign_0_DW01_sub_J15_0_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_0_RSOP_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_0_DW_cmp_J10_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_0_DW_cmp_J10_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_0_DW_cmp_J10_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_0_DW_cmp_J10_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_div_DP_OP_51J8_122_4655_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_div_DP_OP_56J8_125_6075_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_lsu_DP_OP_14J17_122_6107_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_lsu_DP_OP_15J17_125_4469_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_1_DP_OP_40J13_122_4848_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_exe_decoder_mydesign_0_DP_OP_40J10_122_4848_J10_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_decoder_SUPPORT_MULDIV1_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_mydesign_0_DW_cmp_J15_0_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_mydesign_0_DW01_add_J15_0_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_mydesign_0_DW01_sub_J15_0_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_regfile_DEBUG0_mydesign_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_1_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_fetch_stage_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_fetch_stage_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_fetch_stage_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_fetch_stage_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_fetch_stage_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_fetch_stage_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1_mydesign_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_uart_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_uart_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_uart_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_uart_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_uart_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_receiver_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_transmitter_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_360, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_361, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_362, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_363, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_364, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_365, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_366, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_367, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_368, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_369, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_370, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_371, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_372, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_373, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_374, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_375, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_376, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_377, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_378, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_379, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_380, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_381, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_382, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_383, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_384, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_385, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_386, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_387, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_388, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_389, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_390, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_391, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_392, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_393, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_394, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_395, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_396, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_397, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_398, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_399, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_400, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_401, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_402, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_403, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_404, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_405, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_406, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_407, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_408, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_409, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_410, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_411, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_412, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_413, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_414, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_415, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_416, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_417, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_418, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_419, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_420, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_421, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_422, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_423, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_424, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_425, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_426, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_427, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_428, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_429, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_430, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_431, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_432, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_433, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_434, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_435, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_436, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_437, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_438, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_439, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_440, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_dcache_mydesign_441, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_360, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_361, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_362, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_363, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_364, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_365, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_366, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_367, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_368, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_369, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_370, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_371, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_372, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_373, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_374, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_375, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_376, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_377, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_378, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_379, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_380, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_381, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_382, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_383, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_384, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_385, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_386, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_387, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_388, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_389, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_390, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_391, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_392, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_393, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_394, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_395, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_396, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_397, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_398, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_399, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_400, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_401, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_402, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_403, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_404, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_405, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_406, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_407, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_408, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_409, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_410, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_411, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_412, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_413, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_414, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_415, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_416, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_417, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_418, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_icache_mydesign_419, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_lsu_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_div_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_mul_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_mul_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_mul_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_mul_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_mul_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_mul_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_exe_stage_mydesign_0_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_exe_stage_mydesign_0_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_exe_stage_mydesign_0_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_exe_stage_mydesign_1_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_exe_stage_mydesign_1_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_exe_stage_mydesign_1_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_handler_SUPPORT_MULDIV1_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_handler_SUPPORT_MULDIV1_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_handler_SUPPORT_MULDIV1_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_csr_regfile_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_pipeline_controller_mydesign_0_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_instruction_queue_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_riscv_skid_buffer_DATA_WIDTH97_mydesign_9, since there are no registers. (PWR-806)
Information: Performing clock-gating on design riscv_top_top. (PWR-730)
Information: Performing clock-gating on design riscv_exe_stage_mydesign_1. (PWR-730)
Information: Performing clock-gating on design riscv_exe_stage_mydesign_0. (PWR-730)
Information: Performing clock-gating on design riscv_csr_regfile. (PWR-730)
Information: Performing clock-gating on design uart. (PWR-730)
Information: Performing clock-gating on design riscv_csr_handler_SUPPORT_MULDIV1. (PWR-730)
Information: Performing clock-gating on design riscv_skid_buffer_DATA_WIDTH97. (PWR-730)
Information: Performing clock-gating on design riscv_mul. (PWR-730)
Information: Performing clock-gating on design transmitter. (PWR-730)
Information: Performing clock-gating on design riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0. (PWR-730)
Information: Performing clock-gating on design riscv_dcache. (PWR-730)
Information: Performing clock-gating on design riscv_instruction_queue. (PWR-730)
Information: Performing clock-gating on design riscv_data_bus. (PWR-730)
Information: Performing clock-gating on design riscv_icache. (PWR-730)
Information: Performing clock-gating on design receiver. (PWR-730)
Information: Performing clock-gating on design riscv_div. (PWR-730)
Information: Performing clock-gating on design riscv_fetch_stage. (PWR-730)
Information: Performing clock-gating on design riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1. (PWR-730)
Information: Performing clock-gating on design riscv_lsu. (PWR-730)
Information: Performing clock-gating on design riscv_pipeline_controller_mydesign_1. (PWR-730)
Information: Performing clock-gating on design riscv_pipeline_controller_mydesign_0. (PWR-730)
Information: Performing clock-gating on design riscv_regfile_DEBUG0. (PWR-730)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[8][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[8][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[10][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[10][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[17][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[17][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[20][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[20][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[26][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[26][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[31][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[31][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[31][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[30][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[30][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[30][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[29][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[29][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[29][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[28][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[28][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[28][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[27][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[27][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[27][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[26][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[25][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[25][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[25][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[24][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[24][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[24][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[23][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[23][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[23][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[22][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[22][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[22][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[21][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[21][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[21][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[20][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[19][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[18][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[17][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[16][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[15][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[15][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[15][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[14][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[14][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[13][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[13][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[13][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[12][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[12][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[12][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[11][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[11][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[11][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[10][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[9][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[8][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[7][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[5][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[7][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[5][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_dst_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[19][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[19][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[18][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[18][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[16][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[16][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[9][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/pc_stage/genblk1.btb_src_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ram_addr_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ram_addr_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ram_addr_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'rom_raddr_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'rom_raddr_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'rom_raddr_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'rom_raddr_reg[31]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'riscv_exe_stage_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'riscv_exe_stage_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'riscv_csr_regfile'. (DDB-72)
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)
Information: The register 'top/core_U0/issue_solve_stage/pc_exam_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'top/core_U0/fetch_stage/pc_process_reg[0]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:03:30  231399.3      0.55      40.8    1314.1                           11031724.0000      0.00  
    0:03:36  231248.4      0.61      47.7    1388.9                           11024552.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
Information: The register 'top/core_U0/fetch_stage/pc_sync_reg[0]' is a constant and will be removed. (OPT-1206)

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'riscv_mul_DW02_mult_0'
  Mapping 'riscv_mul_DW02_mult_1'
Information: Added key list 'DesignWare' to design 'riscv_mul'. (DDB-72)
Information: Added key list 'DesignWare' to design 'riscv_lsu'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:04:17  187796.2      0.89      92.4     460.2                           5946196.0000      0.00  
    0:04:23  187967.5      0.55      38.6     460.8                           5957134.0000      0.00  
    0:04:23  187967.5      0.55      38.6     460.8                           5957134.0000      0.00  
    0:04:23  187967.5      0.55      38.6     460.8                           5957134.0000      0.00  
Information: The register 'top/core_U0/fetch_stage/fetch_stage_buffer/data_buffer_reg[1]' is a constant and will be removed. (OPT-1206)
    0:04:33  187907.6      0.55      38.6     460.8                           5956089.0000      0.00  
    0:04:41  187364.6      0.55      38.6     425.1                           5936022.5000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:04:58  187370.7      0.55      38.0     373.9                           5880348.5000      0.00  
    0:05:08  186918.1      0.53      35.0     369.7                           5836886.0000      0.00  
    0:05:15  186576.1      0.53      35.1     369.7                           5817645.5000      0.00  
    0:05:18  186639.9      0.23       9.5     377.2                           5811051.0000      0.00  
    0:05:18  186639.9      0.23       9.5     377.2                           5811051.0000      0.00  
    0:05:29  184813.9      0.22       4.9      22.6                           5004135.0000      0.00  
    0:05:29  184813.9      0.22       4.9      22.6                           5004135.0000      0.00  
    0:05:29  184826.9      0.21       4.9      22.6                           5004915.0000      0.00  
    0:05:29  184826.9      0.21       4.9      22.6                           5004915.0000      0.00  
    0:05:29  184826.9      0.21       4.9      22.6                           5004915.0000      0.00  
    0:05:29  184826.9      0.21       4.9      22.6                           5004915.0000      0.00  
    0:05:29  184826.9      0.21       4.9      22.6                           5004915.0000      0.00  
    0:05:29  184826.9      0.21       4.9      22.6                           5004915.0000      0.00  
    0:05:35  184878.8      0.17       4.8      22.6                           5008225.5000      0.00  
    0:05:35  184878.8      0.17       4.8      22.6                           5008225.5000      0.00  
    0:05:35  184880.6      0.17       4.8      22.6                           5008343.5000      0.00  
    0:05:35  184880.6      0.17       4.8      22.6                           5008343.5000      0.00  
    0:05:36  184885.0      0.17       4.8      22.6                           5008616.5000      0.00  
    0:05:36  184885.0      0.17       4.8      22.6                           5008616.5000      0.00  
    0:05:36  184886.7      0.17       4.8      22.6                           5008735.0000      0.00  
    0:05:36  184886.7      0.17       4.8      22.6                           5008735.0000      0.00  
    0:05:37  184886.7      0.17       4.8      22.6                           5008735.0000      0.00  
    0:05:37  184886.7      0.17       4.8      22.6                           5008735.0000      0.00  
    0:05:37  184886.7      0.17       4.8      22.6                           5008735.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:05:37  184886.7      0.17       4.8      22.6                           5008735.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:05:39  185052.8      0.01       0.0       0.0                           5007465.5000      0.00  
    0:05:40  185071.6      0.00       0.0       0.0                           5008882.5000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:05:40  185071.6      0.00       0.0       0.0                           5008882.5000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:05:55  185845.2      0.00       0.0       0.0                           4820852.0000      0.00  
    0:05:55  185845.2      0.00       0.0       0.0                           4820852.0000      0.00  
    0:05:55  185845.2      0.00       0.0       0.0                           4820852.0000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  
    0:05:58  184854.8      0.00       0.0       0.2                           4862839.5000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:06:02  184847.2      0.00       0.0       0.2                           4862881.0000      0.00  
    0:06:05  183745.7      0.07       1.5       0.3                           4922201.5000      0.00  
    0:06:07  183806.5      0.01       0.0       0.3                           4922609.5000      0.00  
    0:06:07  183806.5      0.01       0.0       0.3                           4922609.5000      0.00  
    0:06:10  184295.6      0.01       0.0       0.2                           4879613.0000      0.00  
    0:06:21  184254.2      0.01       0.0       0.2                           4878066.5000      0.00  
    0:06:24  184522.3      0.01       0.0       0.0                           4864398.5000      0.00  
    0:06:26  184544.9      0.00       0.0       0.0                           4865558.0000      0.00  
    0:06:26  184544.9      0.00       0.0       0.0                           4865558.0000      0.00  
    0:06:27  184544.9      0.00       0.0       0.0                           4865558.0000      0.00  
    0:06:27  184544.9      0.00       0.0       0.0                           4865558.0000      0.00  
    0:06:27  184544.9      0.00       0.0       0.0                           4865558.0000      0.00  
    0:06:27  184544.9      0.00       0.0       0.0                           4865558.0000      0.00  
    0:06:28  184544.9      0.00       0.0       0.0                           4865558.0000      0.00  
    0:06:28  184544.9      0.00       0.0       0.0                           4865558.0000      0.00  
    0:06:28  184549.0      0.00       0.0       0.0                           4865414.5000      0.00  
    0:06:28  184549.0      0.00       0.0       0.0                           4865414.5000      0.00  
    0:06:28  184549.0      0.00       0.0       0.0                           4865414.5000      0.00  
    0:06:41  184487.1      0.00       0.0       0.0                           4867695.5000      0.00  
Loading db file '/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/db/slow_vdd1v2_basicCells_wl.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv_top_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'top/icache_U0/n2752': 2688 load(s), 1 driver(s)
     Net 'top/dcache_U0/n2752': 2688 load(s), 1 driver(s)
     Net 'top/core_U0/csr_handler/csr_regfile/clk_gate_csr_mscratch_reg_reg_2/net33225': 3702 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#compile_ultra -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
compile_ultra -incremental -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 495 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO' in the library 'slow_vdd1v2' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI' in the library 'slow_vdd1v2' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05  184487.1      0.00       0.0       0.0                           4867695.5000      0.00  
    0:00:05  184487.1      0.00       0.0       0.0                           4867695.5000      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:13  184480.6      0.00       0.0       0.0                           4867454.0000      0.00  
    0:00:13  184480.6      0.00       0.0       0.0                           4867454.0000      0.00  
    0:00:13  184480.6      0.00       0.0       0.0                           4867454.0000      0.00  
    0:00:13  184480.6      0.00       0.0       0.0                           4867454.0000      0.00  
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:15  184461.8      0.06       1.8       0.0                           4866830.0000      0.00  
    0:00:15  184461.8      0.06       1.8       0.0                           4866830.0000      0.00  
    0:00:18  184252.2      0.05       1.7       0.2                           4877262.0000      0.00  
    0:00:19  184252.2      0.05       1.7       0.2                           4877262.0000      0.00  
    0:00:19  184252.2      0.05       1.7       0.2                           4877262.0000      0.00  
    0:00:19  184252.2      0.05       1.7       0.2                           4877262.0000      0.00  
    0:00:21  184311.7      0.00       0.0       0.2                           4880037.0000      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:21  184311.7      0.00       0.0       0.2                           4880037.0000      0.00  
    0:00:21  184311.7      0.00       0.0       0.2                           4880037.0000      0.00  
    0:00:21  184311.7      0.00       0.0       0.2                           4880037.0000      0.00  
    0:00:22  184311.7      0.00       0.0       0.2                           4880037.0000      0.00  
    0:00:22  184311.7      0.00       0.0       0.2                           4880037.0000      0.00  
    0:00:22  184311.7      0.00       0.0       0.2                           4880037.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:23  184311.7      0.00       0.0       0.2                           4880037.0000      0.00  
    0:00:23  184313.0      0.00       0.0       0.0                           4880087.5000      0.00  
    0:00:26  184272.0      0.00       0.0       0.0                           4879548.0000      0.00  
    0:00:26  184272.0      0.00       0.0       0.0                           4879548.0000      0.00  
    0:00:26  184272.0      0.00       0.0       0.0                           4879548.0000      0.00  
    0:00:26  184272.0      0.00       0.0       0.0                           4879548.0000      0.00  
    0:00:26  184272.0      0.00       0.0       0.0                           4879548.0000      0.00  
    0:00:26  184272.0      0.00       0.0       0.0                           4879548.0000      0.00  
    0:00:26  184272.0      0.00       0.0       0.0                           4879548.0000      0.00  
    0:00:26  184272.0      0.00       0.0       0.0                           4879548.0000      0.00  
    0:00:26  184272.0      0.00       0.0       0.0                           4879548.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:26  184272.0      0.00       0.0       0.0                           4879548.0000      0.00  
    0:00:39  184255.2      0.00       0.0       0.0                           4878593.0000      0.00  
    0:00:51  184252.5      0.00       0.0       0.0                           4878526.5000      0.00  
    0:00:54  184256.6      0.00       0.0       0.0                           4878802.5000      0.00  
    0:00:54  184256.6      0.00       0.0       0.0                           4878802.5000      0.00  
    0:00:54  184256.6      0.00       0.0       0.0                           4878802.5000      0.00  
    0:00:54  184256.6      0.00       0.0       0.0                           4878802.5000      0.00  
    0:00:54  184256.6      0.00       0.0       0.0                           4878802.5000      0.00  
    0:00:54  184256.6      0.00       0.0       0.0                           4878802.5000      0.00  
    0:00:54  184256.6      0.00       0.0       0.0                           4878802.5000      0.00  
    0:00:54  184256.6      0.00       0.0       0.0                           4878802.5000      0.00  
    0:00:54  184256.6      0.00       0.0       0.0                           4878802.5000      0.00  
    0:00:55  184255.2      0.00       0.0       0.0                           4878885.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:56  184255.2      0.00       0.0       0.0                           4878885.0000      0.00  
    0:00:58  184254.9      0.00       0.0       0.0                           4878895.0000      0.00  
    0:01:06  184254.2      0.00       0.0       0.0                           4878878.5000      0.00  
    0:01:11  184502.2      0.00       0.0       0.0                           4863364.5000      0.00  
    0:01:11  184502.2      0.00       0.0       0.0                           4863364.5000      0.00  
    0:01:12  184502.2      0.00       0.0       0.0                           4863364.5000      0.00  
    0:01:12  184502.2      0.00       0.0       0.0                           4863364.5000      0.00  
Loading db file '/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/db/slow_vdd1v2_basicCells_wl.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv_top_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'top/icache_U0/n2752': 2688 load(s), 1 driver(s)
     Net 'top/dcache_U0/n2752': 2688 load(s), 1 driver(s)
     Net 'top/core_U0/fetch_stage/fetch_stage_buffer/clk_gate_data_buffer_reg_1/net34891': 3702 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# remove dummy ports
remove_unconnected_ports [get_cells -hierarchical *]
Removing port 'uart_data_out[31]' from design 'riscv_data_bus'
Removing port 'uart_data_out[30]' from design 'riscv_data_bus'
Removing port 'uart_data_out[29]' from design 'riscv_data_bus'
Removing port 'uart_data_out[28]' from design 'riscv_data_bus'
Removing port 'uart_data_out[27]' from design 'riscv_data_bus'
Removing port 'uart_data_out[26]' from design 'riscv_data_bus'
Removing port 'uart_data_out[25]' from design 'riscv_data_bus'
Removing port 'uart_data_out[24]' from design 'riscv_data_bus'
Removing port 'uart_data_out[23]' from design 'riscv_data_bus'
Removing port 'uart_data_out[22]' from design 'riscv_data_bus'
Removing port 'uart_data_out[21]' from design 'riscv_data_bus'
Removing port 'uart_data_out[20]' from design 'riscv_data_bus'
Removing port 'uart_data_out[19]' from design 'riscv_data_bus'
Removing port 'uart_data_out[18]' from design 'riscv_data_bus'
Removing port 'uart_data_out[17]' from design 'riscv_data_bus'
Removing port 'uart_data_out[16]' from design 'riscv_data_bus'
Removing port 'uart_data_out[15]' from design 'riscv_data_bus'
Removing port 'uart_data_out[14]' from design 'riscv_data_bus'
Removing port 'uart_data_out[13]' from design 'riscv_data_bus'
Removing port 'uart_data_out[12]' from design 'riscv_data_bus'
Removing port 'uart_data_out[11]' from design 'riscv_data_bus'
Removing port 'uart_data_out[10]' from design 'riscv_data_bus'
Removing port 'uart_data_out[9]' from design 'riscv_data_bus'
Removing port 'uart_data_out[8]' from design 'riscv_data_bus'
Removing port 'uart_data_out[7]' from design 'riscv_data_bus'
Removing port 'uart_data_out[6]' from design 'riscv_data_bus'
Removing port 'uart_data_out[5]' from design 'riscv_data_bus'
Removing port 'uart_data_out[4]' from design 'riscv_data_bus'
Removing port 'uart_data_out[3]' from design 'riscv_data_bus'
Removing port 'uart_data_out[2]' from design 'riscv_data_bus'
Removing port 'uart_data_out[1]' from design 'riscv_data_bus'
Removing port 'uart_data_out[0]' from design 'riscv_data_bus'
Removing port 'cpu_id[31]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[30]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[29]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[28]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[27]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[26]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[25]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[24]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[23]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[22]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[21]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[20]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[19]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[18]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[17]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[16]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[15]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[14]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[13]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[12]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[11]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[10]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[9]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[8]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[7]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[6]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[5]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[4]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[3]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[2]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[1]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[0]' from design 'riscv_csr_regfile'
Removing port 'misa[31]' from design 'riscv_csr_regfile'
Removing port 'misa[30]' from design 'riscv_csr_regfile'
Removing port 'misa[29]' from design 'riscv_csr_regfile'
Removing port 'misa[28]' from design 'riscv_csr_regfile'
Removing port 'misa[27]' from design 'riscv_csr_regfile'
Removing port 'misa[26]' from design 'riscv_csr_regfile'
Removing port 'misa[25]' from design 'riscv_csr_regfile'
Removing port 'misa[24]' from design 'riscv_csr_regfile'
Removing port 'misa[23]' from design 'riscv_csr_regfile'
Removing port 'misa[22]' from design 'riscv_csr_regfile'
Removing port 'misa[21]' from design 'riscv_csr_regfile'
Removing port 'misa[20]' from design 'riscv_csr_regfile'
Removing port 'misa[19]' from design 'riscv_csr_regfile'
Removing port 'misa[18]' from design 'riscv_csr_regfile'
Removing port 'misa[17]' from design 'riscv_csr_regfile'
Removing port 'misa[16]' from design 'riscv_csr_regfile'
Removing port 'misa[15]' from design 'riscv_csr_regfile'
Removing port 'misa[14]' from design 'riscv_csr_regfile'
Removing port 'misa[13]' from design 'riscv_csr_regfile'
Removing port 'misa[12]' from design 'riscv_csr_regfile'
Removing port 'misa[11]' from design 'riscv_csr_regfile'
Removing port 'misa[10]' from design 'riscv_csr_regfile'
Removing port 'misa[9]' from design 'riscv_csr_regfile'
Removing port 'misa[8]' from design 'riscv_csr_regfile'
Removing port 'misa[7]' from design 'riscv_csr_regfile'
Removing port 'misa[6]' from design 'riscv_csr_regfile'
Removing port 'misa[5]' from design 'riscv_csr_regfile'
Removing port 'misa[4]' from design 'riscv_csr_regfile'
Removing port 'misa[3]' from design 'riscv_csr_regfile'
Removing port 'misa[2]' from design 'riscv_csr_regfile'
Removing port 'misa[1]' from design 'riscv_csr_regfile'
Removing port 'misa[0]' from design 'riscv_csr_regfile'
Removing port 'cpu_id[31]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[30]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[29]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[28]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[27]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[26]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[25]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[24]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[23]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[22]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[21]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[20]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[19]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[18]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[17]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[16]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[15]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[14]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[13]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[12]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[11]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[10]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[9]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[8]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[7]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[6]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[5]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[4]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[3]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[2]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[1]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'cpu_id[0]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'csr_result_rdata[31]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[30]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[29]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[28]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[27]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[26]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[25]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[24]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[23]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[22]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[21]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[20]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[19]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[18]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[17]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[16]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[15]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[14]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[13]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[12]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[11]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[10]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[9]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[8]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[7]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[6]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[5]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[4]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[3]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[2]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[1]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_rdata[0]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_write' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[31]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[30]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[29]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[28]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[27]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[26]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[25]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[24]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[23]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[22]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[21]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[20]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[19]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[18]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[17]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[16]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[15]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[14]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[13]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[12]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[11]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[10]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[9]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[8]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[7]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[6]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[5]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[4]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[3]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[2]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[1]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_result_wdata[0]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result_valid' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[31]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[30]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[29]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[28]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[27]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[26]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[25]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[24]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[23]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[22]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[21]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[20]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[19]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[18]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[17]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[16]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[15]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[14]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[13]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[12]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[11]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[10]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[9]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[8]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[7]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[6]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[5]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[4]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[3]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[2]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[1]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'div_result[0]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_div' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_write' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[31]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[30]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[29]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[28]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[27]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[26]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[25]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[24]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[23]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[22]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[21]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[20]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[19]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[18]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[17]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[16]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[15]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[14]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[13]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[12]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[11]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[10]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[9]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[8]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[7]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[6]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[5]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[4]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[3]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[2]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[1]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_csr_wdata[0]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'csr_pc[31]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[30]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[29]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[28]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[27]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[26]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[25]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[24]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[23]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[22]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[21]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[20]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[19]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[18]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[17]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[16]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[15]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[14]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[13]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[12]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[11]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[10]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[9]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[8]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[7]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[6]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[5]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[4]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[3]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[2]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[1]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'csr_pc[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'branch_call' from design 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'
Removing port 'branch_return' from design 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'
Removing port 'pc_next_been_accepted' from design 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'
Removing port 'dcache_wdata_valid' from design 'riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
1
remove_unconnected_ports [get_cells -hierarchical *] -blast_buses
Removing port 'addr[31]' from design 'uart'
Removing port 'addr[30]' from design 'uart'
Removing port 'addr[29]' from design 'uart'
Removing port 'addr[28]' from design 'uart'
Removing port 'addr[27]' from design 'uart'
Removing port 'addr[26]' from design 'uart'
Removing port 'addr[25]' from design 'uart'
Removing port 'addr[24]' from design 'uart'
Removing port 'addr[23]' from design 'uart'
Removing port 'addr[22]' from design 'uart'
Removing port 'addr[21]' from design 'uart'
Removing port 'addr[20]' from design 'uart'
Removing port 'addr[19]' from design 'uart'
Removing port 'addr[18]' from design 'uart'
Removing port 'addr[17]' from design 'uart'
Removing port 'addr[16]' from design 'uart'
Removing port 'addr[15]' from design 'uart'
Removing port 'addr[14]' from design 'uart'
Removing port 'addr[13]' from design 'uart'
Removing port 'addr[12]' from design 'uart'
Removing port 'addr[11]' from design 'uart'
Removing port 'addr[10]' from design 'uart'
Removing port 'addr[9]' from design 'uart'
Removing port 'addr[8]' from design 'uart'
Removing port 'pc[2]' from design 'riscv_icache'
Removing port 'pc[1]' from design 'riscv_icache'
Removing port 'pc[0]' from design 'riscv_icache'
Removing port 'reload_addr[2]' from design 'riscv_icache'
Removing port 'reload_addr[1]' from design 'riscv_icache'
Removing port 'reload_addr[0]' from design 'riscv_icache'
Removing port 'icache_raddr[2]' from design 'riscv_data_bus'
Removing port 'icache_raddr[1]' from design 'riscv_data_bus'
Removing port 'icache_raddr[0]' from design 'riscv_data_bus'
Removing port 'rom_raddr[31]' from design 'riscv_data_bus'
Removing port 'rom_raddr[30]' from design 'riscv_data_bus'
Removing port 'rom_raddr[29]' from design 'riscv_data_bus'
Removing port 'rom_raddr[28]' from design 'riscv_data_bus'
Removing port 'ram_addr[31]' from design 'riscv_data_bus'
Removing port 'ram_addr[30]' from design 'riscv_data_bus'
Removing port 'ram_addr[29]' from design 'riscv_data_bus'
Removing port 'uart_addr[31]' from design 'riscv_data_bus'
Removing port 'uart_addr[30]' from design 'riscv_data_bus'
Removing port 'uart_addr[28]' from design 'riscv_data_bus'
Removing port 'inst[19]' from design 'riscv_lsu'
Removing port 'inst[18]' from design 'riscv_lsu'
Removing port 'inst[17]' from design 'riscv_lsu'
Removing port 'inst[16]' from design 'riscv_lsu'
Removing port 'inst[15]' from design 'riscv_lsu'
Removing port 'opcode[24]' from design 'riscv_div'
Removing port 'opcode[23]' from design 'riscv_div'
Removing port 'opcode[22]' from design 'riscv_div'
Removing port 'opcode[21]' from design 'riscv_div'
Removing port 'opcode[20]' from design 'riscv_div'
Removing port 'opcode[19]' from design 'riscv_div'
Removing port 'opcode[18]' from design 'riscv_div'
Removing port 'opcode[17]' from design 'riscv_div'
Removing port 'opcode[16]' from design 'riscv_div'
Removing port 'opcode[15]' from design 'riscv_div'
Removing port 'opcode[11]' from design 'riscv_div'
Removing port 'opcode[10]' from design 'riscv_div'
Removing port 'opcode[9]' from design 'riscv_div'
Removing port 'opcode[8]' from design 'riscv_div'
Removing port 'opcode[7]' from design 'riscv_div'
Removing port 'opcode[24]' from design 'riscv_mul'
Removing port 'opcode[23]' from design 'riscv_mul'
Removing port 'opcode[22]' from design 'riscv_mul'
Removing port 'opcode[21]' from design 'riscv_mul'
Removing port 'opcode[20]' from design 'riscv_mul'
Removing port 'opcode[19]' from design 'riscv_mul'
Removing port 'opcode[18]' from design 'riscv_mul'
Removing port 'opcode[17]' from design 'riscv_mul'
Removing port 'opcode[16]' from design 'riscv_mul'
Removing port 'opcode[15]' from design 'riscv_mul'
Removing port 'opcode[11]' from design 'riscv_mul'
Removing port 'opcode[10]' from design 'riscv_mul'
Removing port 'opcode[9]' from design 'riscv_mul'
Removing port 'opcode[8]' from design 'riscv_mul'
Removing port 'opcode[7]' from design 'riscv_mul'
Removing port 'pc[1]' from design 'riscv_exe_decoder_mydesign_0'
Removing port 'pc[0]' from design 'riscv_exe_decoder_mydesign_0'
Removing port 'branch_target_s[0]' from design 'riscv_exe_decoder_mydesign_0'
Removing port 'inst_pc[1]' from design 'riscv_exe_stage_mydesign_0'
Removing port 'inst_pc[0]' from design 'riscv_exe_stage_mydesign_0'
Removing port 'branch_src[1]' from design 'riscv_exe_stage_mydesign_0'
Removing port 'branch_src[0]' from design 'riscv_exe_stage_mydesign_0'
Removing port 'branch_target[0]' from design 'riscv_exe_stage_mydesign_0'
Removing port 'branch_direct_pc[0]' from design 'riscv_exe_stage_mydesign_0'
Removing port 'pc[1]' from design 'riscv_exe_decoder_mydesign_1'
Removing port 'pc[0]' from design 'riscv_exe_decoder_mydesign_1'
Removing port 'branch_target_s[0]' from design 'riscv_exe_decoder_mydesign_1'
Removing port 'inst_pc[1]' from design 'riscv_exe_stage_mydesign_1'
Removing port 'inst_pc[0]' from design 'riscv_exe_stage_mydesign_1'
Removing port 'branch_src[1]' from design 'riscv_exe_stage_mydesign_1'
Removing port 'branch_src[0]' from design 'riscv_exe_stage_mydesign_1'
Removing port 'branch_target[0]' from design 'riscv_exe_stage_mydesign_1'
Removing port 'branch_direct_pc[0]' from design 'riscv_exe_stage_mydesign_1'
Removing port 'inst[19]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'inst[18]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'inst[17]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'inst[16]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'inst[15]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'inst[11]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'inst[10]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'inst[9]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'inst[8]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'inst[7]' from design 'riscv_csr_handler_SUPPORT_MULDIV1'
Removing port 'issue_unit_usage[6]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'issue_unit_usage[4]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'issue_unit_usage[0]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'issue_pc[1]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'issue_pc[0]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_pc[1]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'writeback_pc[0]' from design 'riscv_pipeline_controller_mydesign_0'
Removing port 'issue_unit_usage[0]' from design 'riscv_pipeline_controller_mydesign_1'
Removing port 'issue_pc[1]' from design 'riscv_pipeline_controller_mydesign_1'
Removing port 'issue_pc[0]' from design 'riscv_pipeline_controller_mydesign_1'
Removing port 'writeback_pc[1]' from design 'riscv_pipeline_controller_mydesign_1'
Removing port 'writeback_pc[0]' from design 'riscv_pipeline_controller_mydesign_1'
Removing port 'way0_pc[2]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'way0_pc[1]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'way0_pc[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'way1_pc[2]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'way1_pc[1]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'way1_pc[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way0_branch_direct_pc[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way0_src[1]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way0_src[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way0_target[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way1_branch_direct_pc[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way1_src[1]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way1_src[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way1_target[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way0_pc[1]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way0_pc[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way1_pc[1]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'exe_way1_pc[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'branch_target[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'branch_actually_src[1]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'branch_actually_src[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'branch_actually_target[0]' from design 'riscv_issue_solver_SUPPORT_DUAL_ISSUE1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'pc_in[2]' from design 'riscv_instruction_queue'
Removing port 'pc_in[1]' from design 'riscv_instruction_queue'
Removing port 'pc_in[0]' from design 'riscv_instruction_queue'
Removing port 'pc0[2]' from design 'riscv_instruction_queue'
Removing port 'pc0[1]' from design 'riscv_instruction_queue'
Removing port 'pc0[0]' from design 'riscv_instruction_queue'
Removing port 'pc1[2]' from design 'riscv_instruction_queue'
Removing port 'pc1[1]' from design 'riscv_instruction_queue'
Removing port 'pc1[0]' from design 'riscv_instruction_queue'
Removing port 'inst[20]' from design 'riscv_decoder_SUPPORT_MULDIV1_mydesign_0'
Removing port 'inst[20]' from design 'riscv_decoder_SUPPORT_MULDIV1_mydesign_1'
Removing port 'fetch_pc[2]' from design 'riscv_decode_stage_SUPPORT_MULDIV1'
Removing port 'fetch_pc[1]' from design 'riscv_decode_stage_SUPPORT_MULDIV1'
Removing port 'fetch_pc[0]' from design 'riscv_decode_stage_SUPPORT_MULDIV1'
Removing port 'way0_pc[2]' from design 'riscv_decode_stage_SUPPORT_MULDIV1'
Removing port 'way0_pc[1]' from design 'riscv_decode_stage_SUPPORT_MULDIV1'
Removing port 'way0_pc[0]' from design 'riscv_decode_stage_SUPPORT_MULDIV1'
Removing port 'way1_pc[2]' from design 'riscv_decode_stage_SUPPORT_MULDIV1'
Removing port 'way1_pc[1]' from design 'riscv_decode_stage_SUPPORT_MULDIV1'
Removing port 'way1_pc[0]' from design 'riscv_decode_stage_SUPPORT_MULDIV1'
Removing port 'data_in[1]' from design 'riscv_skid_buffer_DATA_WIDTH97'
Removing port 'data_out[1]' from design 'riscv_skid_buffer_DATA_WIDTH97'
Removing port 'pc_next[0]' from design 'riscv_fetch_stage'
Removing port 'branch_target[0]' from design 'riscv_fetch_stage'
Removing port 'icache_pc[2]' from design 'riscv_fetch_stage'
Removing port 'icache_pc[1]' from design 'riscv_fetch_stage'
Removing port 'icache_pc[0]' from design 'riscv_fetch_stage'
Removing port 'pc_fetch_now_process[0]' from design 'riscv_fetch_stage'
Removing port 'fetch_pc[0]' from design 'riscv_fetch_stage'
Removing port 'branch_src[1]' from design 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'
Removing port 'branch_src[0]' from design 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'
Removing port 'branch_target[0]' from design 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'
Removing port 'pc_fetch_now_process[0]' from design 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'
Removing port 'pc_next[0]' from design 'riscv_pc_stage_SUPPORT_BRANCH_PREDICTION1'
Removing port 'icache_pc[2]' from design 'riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'icache_pc[1]' from design 'riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'icache_pc[0]' from design 'riscv_core_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'rom_raddr[31]' from design 'riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'rom_raddr[30]' from design 'riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'rom_raddr[29]' from design 'riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'rom_raddr[28]' from design 'riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'ram_addr[31]' from design 'riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'ram_addr[30]' from design 'riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
Removing port 'ram_addr[29]' from design 'riscv_top_SUPPORT_DUAL_ISSUE1_SUPPORT_BRANCH_PREDICTION1_SUPPORT_MULDIV1_DEBUG0'
1
1
source -echo -verbose 3_report.tcl 
###-----------------------------Naming Rules----------------------------
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
###--------------------------Netlist-related------------------------------------
write -format ddc     -hierarchy -output ./netlist/${TOPLEVEL}_syn.ddc
Writing ddc file './netlist/riscv_top_top_syn.ddc'.
1
write -format verilog -hierarchy -output ./netlist/${TOPLEVEL}_syn.v
Writing verilog file '/home/u108/u108061151/ICLAB/riscv/syn/netlist/riscv_top_top_syn.v'.
1
write_sdf -version 2.1 -significant_digits 4 -context verilog ./netlist/${TOPLEVEL}_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/u108/u108061151/ICLAB/riscv/syn/netlist/riscv_top_top_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'riscv_top_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc ./netlist/${TOPLEVEL}_syn.sdc
1
write_saif -output ./netlist/${TOPLEVEL}_syn.saif 
Information: Writing backward SAIF information to file './netlist/riscv_top_top_syn.saif'. (PWR-458)
1
###---------------------------Syntheis result reports----------------------------
# ===== Timing report =====
report_timing -delay min -max_paths 4 > ./report/report_hold_${TOPLEVEL}.out
report_timing -delay max -max_paths 4 > ./report/report_setup_${TOPLEVEL}.out
report_timing -path full -delay max -max_paths 1 -nworst 1 -significant_digits 4 > ./report/report_time_${TOPLEVEL}.out
# ===== Area report =====
report_area -hier  > ./report/report_area_${TOPLEVEL}.out
# ===== Power report =====
report_power -hier > ./report/report_power_${TOPLEVEL}.out
# ===== violations =====
report_constraint -all_violators > ./report/report_violation_${TOPLEVEL}.out
exit

Memory usage for this session 429 Mbytes.
Memory usage for this session including child processes 429 Mbytes.
CPU usage for this session 505 seconds ( 0.14 hours ).
Elapsed time for this session 542 seconds ( 0.15 hours ).

Thank you...
