t64_clockevent_device	,	V_36
pr_debug	,	F_15
timer64_init	,	F_10
c6x_core_freq	,	V_47
delta	,	V_18
"Cannot find ti,c64x+timer64 timer.\n"	,	L_3
cntlo	,	V_6
TCR_CLKSRCLO	,	V_11
timer64_mode	,	V_7
for_each_compatible_node	,	F_11
mode	,	V_22
TIMER64_MODE_DISABLED	,	V_31
HZ	,	V_26
CLOCK_EVT_MODE_ONESHOT	,	V_27
CLOCK_EVT_MODE_RESUME	,	V_32
soc_writel	,	F_3
tgcr	,	V_13
set_clock_mode	,	F_8
timer64_config	,	F_1
u32	,	T_1
clockevent_delta2ns	,	F_20
"ti,core-mask"	,	L_2
next_event	,	F_7
event_handler	,	V_37
val	,	V_8
period	,	V_1
DSCR_DEVSTATE_DISABLED	,	V_17
TIMER64_RATE	,	V_25
soc_readl	,	F_2
CLOCK_EVT_MODE_PERIODIC	,	V_23
CLOCK_EVT_MODE_UNUSED	,	V_29
TIMER_DIVISOR	,	V_48
clockevents_calc_mult_shift	,	F_19
"%s: Timer irq=%d.\n"	,	L_8
IRQ_HANDLED	,	V_38
TIMER64_MODE_ONE_SHOT	,	V_28
"ti,dscr-dev-enable"	,	L_7
full_name	,	V_44
TGCR_TIMLORS	,	V_15
cpumask_of	,	F_21
TIMER64_MODE_PERIODIC	,	V_24
irq_of_parse_and_map	,	F_17
TGCR_TIMMODE_MASK	,	V_14
"ti,c64x+timer64"	,	L_1
TCR_PWIDLO_MASK	,	V_12
dscr_set_devstate	,	F_5
timer_interrupt	,	F_9
timer64_disable	,	F_6
"%s: Cannot find interrupt.\n"	,	L_6
iounmap	,	F_18
clockevents_register_device	,	F_23
timer_iact	,	V_52
np	,	V_40
setup_irq	,	F_24
"%s: Cannot map timer registers.\n"	,	L_4
get_coreid	,	F_13
of_node_get	,	F_14
TCR_ENAMODELO_MASK	,	V_4
device_node	,	V_39
"%s: Timer registers=%p.\n"	,	L_5
out	,	V_45
timer	,	V_3
of_property_read_u32	,	F_12
found	,	V_43
NO_IRQ	,	V_46
cpumask	,	V_51
cd	,	V_35
tcr	,	V_2
evt	,	V_20
err	,	V_42
max_delta_ns	,	V_49
irqreturn_t	,	T_2
clock_event_device	,	V_19
irq	,	V_33
clock_event_mode	,	V_21
dev_id	,	V_34
min_delta_ns	,	V_50
TGCR_TIMMODE_UD32	,	V_16
__init	,	T_3
of_iomap	,	F_16
prdlo	,	V_5
DSCR_DEVSTATE_ENABLED	,	V_10
smp_processor_id	,	F_22
timer64_devstate_id	,	V_9
of_node_put	,	F_25
timer64_enable	,	F_4
first	,	V_41
CLOCK_EVT_MODE_SHUTDOWN	,	V_30
