INFO-FLOW: Workspace /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1 opened at Tue Dec 19 07:22:42 CET 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7vx485t-ffg1157-1 
Execute       create_platform xc7vx485t-ffg1157-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1157-1'
Command       create_platform done; 0.32 sec.
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.46 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.59 sec.
Execute   set_part xc7vx485tffg1157-1 
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1157-1 
Execute     create_platform xc7vx485tffg1157-1 -board  
Execute     source /opt/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 221.211 MB.
Execute       set_directive_top FPGA_simulator -name=FPGA_simulator 
Execute       source /opt/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'CPS.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling CPS.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang CPS.cpp -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.87 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /opt/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.38 sec.
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.bc -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'FPGA_simulator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FPGA_simulator.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang FPGA_simulator.cpp -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.16 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.42 sec.
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.bc -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'channel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling channel.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang channel.cpp -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.51 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 2.19 sec.
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.bc -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'emitter.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling emitter.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang emitter.cpp -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.03 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.99 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.82 sec.
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.bc -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'piloting.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling piloting.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang piloting.cpp -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.47 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 2.21 sec.
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.bc -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'receiver.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling receiver.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang receiver.cpp -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.42 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 2.45 sec.
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.bc -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp.clang.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 45.87 seconds. CPU system time: 2.62 seconds. Elapsed time: 48.49 seconds; current allocated memory: 224.266 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.g.bc" "/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.g.bc" "/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.g.bc" "/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.g.bc" "/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.g.bc" "/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.g.bc"  
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/CPS.g.bc /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.g.bc /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.g.bc /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.g.bc /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.g.bc /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/receiver.g.bc -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.27 sec.
Execute       run_link_or_opt -opt -out /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.27 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.69 sec.
Execute       run_link_or_opt -opt -out /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FPGA_simulator -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FPGA_simulator -reflow-float-conversion -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.81 sec.
Execute       run_link_or_opt -out /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       run_link_or_opt -opt -out /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FPGA_simulator 
INFO-FLOW: run_clang exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FPGA_simulator -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.16 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FPGA_simulator -mllvm -hls-db-dir -mllvm /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_slow -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 -device-name-info=xc7vx485tffg1157-1 2> /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 87,312 Compile/Link /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 87,312 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,312 Unroll/Inline (step 1) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,312 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,645 Unroll/Inline (step 2) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,645 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,491 Unroll/Inline (step 3) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,491 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,834 Unroll/Inline (step 4) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,834 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,553 Array/Struct (step 1) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,553 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,551 Array/Struct (step 2) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,551 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,557 Array/Struct (step 3) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,557 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,658 Array/Struct (step 4) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,658 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,694 Array/Struct (step 5) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,694 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,629 Performance (step 1) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,629 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,527 Performance (step 2) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,527 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,509 Performance (step 3) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,509 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,301 Performance (step 4) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,301 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,301 HW Transforms (step 1) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,301 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,602 HW Transforms (step 2) /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,602 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-398] Updating loop lower bound from 0 to 184 for loop 'VITIS_LOOP_475_2' (receiver.cpp:475:20) in function 'Bits_unstuffing'. (receiver.cpp:445:0)
INFO: [HLS 214-178] Inlining function 'sin_lookup(int)' into 'dynamic_data_generation_e_p_c(bool, hls::stream<dynamic_information, 0>&, hls::stream<dynamic_information_init, 0>&, hls::stream<falsification_information, 0>&)' (piloting.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'read_data_e_p_c(hls::stream<static_information, 0>&, hls::stream<dynamic_information, 0>&, int*)' into 'frame_building_e_p_c(hls::stream<static_information, 0>&, hls::stream<dynamic_information, 0>&, hls::stream<ap_uint<178>, 0>&, hls::stream<ap_uint<178>, 0>&)' (piloting.cpp:342:0)
INFO: [HLS 214-178] Inlining function 'NMEA_frame_building(int*, hls::stream<ap_uint<178>, 0>&, hls::stream<ap_uint<178>, 0>&)' into 'frame_building_e_p_c(hls::stream<static_information, 0>&, hls::stream<dynamic_information, 0>&, hls::stream<ap_uint<178>, 0>&, hls::stream<ap_uint<178>, 0>&)' (piloting.cpp:342:0)
INFO: [HLS 214-178] Inlining function 'message_data::message_data() (.165)' into 'message_data_crc::message_data_crc()' (./FPGA_simulator.h:318:0)
INFO: [HLS 214-178] Inlining function 'message_crc::message_crc() (.191.197.203)' into 'message_data_crc::message_data_crc()' (./FPGA_simulator.h:318:0)
INFO: [HLS 214-178] Inlining function 'message_data::message_data() (.165)' into 'message_hdlc::message_hdlc() (.224)' (./FPGA_simulator.h:324:0)
INFO: [HLS 214-178] Inlining function 'message_crc::message_crc() (.191.197.203)' into 'message_hdlc::message_hdlc() (.224)' (./FPGA_simulator.h:324:0)
INFO: [HLS 214-178] Inlining function 'message_hdlc::message_hdlc() (.224)' into 'message_trame::message_trame()' (./FPGA_simulator.h:333:0)
INFO: [HLS 214-178] Inlining function 'message_data::message_data() (.165)' into 'message_nrzi::message_nrzi()' (./FPGA_simulator.h:339:0)
INFO: [HLS 214-178] Inlining function 'message_crc::message_crc() (.191.197.203)' into 'message_nrzi::message_nrzi()' (./FPGA_simulator.h:339:0)
INFO: [HLS 214-178] Inlining function 'GetCrc16(ap_uint<8>*)' into 'Compute_CRC(ap_uint<168>, ap_uint<16>*)' (emitter.cpp:71:0)
INFO: [HLS 214-178] Inlining function 'message_data_crc::message_data_crc()' into 'Bits_stuffing(ap_uint<168>, ap_uint<16>, message_data_crc*)' (emitter.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'message_hdlc::message_hdlc() (.224)' into 'HDLC_trame_construction(message_data_crc, message_hdlc*)' (emitter.cpp:177:0)
INFO: [HLS 214-178] Inlining function 'message_trame::message_trame()' into 'Trainning_sequence_adding(message_hdlc, message_trame*)' (emitter.cpp:186:0)
INFO: [HLS 214-178] Inlining function 'message_nrzi::message_nrzi()' into 'NRZI_coding(message_trame, message_nrzi*)' (emitter.cpp:194:0)
INFO: [HLS 214-178] Inlining function 'modulation_gmsk_body(ap_uint<232>, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>)' into 'GMSK_modulation(message_nrzi, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (emitter.cpp:397:0)
INFO: [HLS 214-178] Inlining function 'cos_lookup(int)' into 'I_Q_coding(ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (emitter.cpp:425:0)
INFO: [HLS 214-178] Inlining function 'sin_lookup(int)' into 'I_Q_coding(ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (emitter.cpp:425:0)
INFO: [HLS 214-178] Inlining function 'message_data::message_data() (.165)' into 'emitter(hls::stream<bool, 0>&, hls::stream<ap_uint<178>, 0>&, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_uint<27>*, ap_uint<28>*)' (emitter.cpp:474:0)
INFO: [HLS 214-178] Inlining function 'message_data_crc::message_data_crc()' into 'emitter(hls::stream<bool, 0>&, hls::stream<ap_uint<178>, 0>&, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_uint<27>*, ap_uint<28>*)' (emitter.cpp:474:0)
INFO: [HLS 214-178] Inlining function 'message_hdlc::message_hdlc() (.224)' into 'emitter(hls::stream<bool, 0>&, hls::stream<ap_uint<178>, 0>&, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_uint<27>*, ap_uint<28>*)' (emitter.cpp:474:0)
INFO: [HLS 214-178] Inlining function 'message_trame::message_trame()' into 'emitter(hls::stream<bool, 0>&, hls::stream<ap_uint<178>, 0>&, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_uint<27>*, ap_uint<28>*)' (emitter.cpp:474:0)
INFO: [HLS 214-178] Inlining function 'message_nrzi::message_nrzi()' into 'emitter(hls::stream<bool, 0>&, hls::stream<ap_uint<178>, 0>&, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_uint<27>*, ap_uint<28>*)' (emitter.cpp:474:0)
INFO: [HLS 214-178] Inlining function 'cos_lookup(int)' into 'Shift_frequency(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<int, 0>&)' (channel.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'sin_lookup(int)' into 'Shift_frequency(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<int, 0>&)' (channel.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'cos_lookup(int)' into 'compute_distance(ap_uint<27>, ap_uint<28>)' (channel.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'isqrt(int)' into 'compute_distance(ap_uint<27>, ap_uint<28>)' (channel.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'isqrt(int)' into 'Noise_adding(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_ufixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' (channel.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'atan2_maelic(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'angle_computation(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (receiver.cpp:218:0)
INFO: [HLS 214-178] Inlining function 'filtered_list_p(ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GMSK_demodulation(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<256>*)' (receiver.cpp:359:0)
INFO: [HLS 214-178] Inlining function 'correlation_computation(ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<13>*)' into 'GMSK_demodulation(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<256>*)' (receiver.cpp:359:0)
INFO: [HLS 214-178] Inlining function 'bits_decoding(ap_uint<13>, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<256>*)' into 'GMSK_demodulation(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<256>*)' (receiver.cpp:359:0)
INFO: [HLS 214-178] Inlining function 'find_start(ap_uint<256>, ap_uint<9>*)' into 'Bits_unstuffing(ap_uint<256>, ap_uint<184>*)' (receiver.cpp:445:0)
INFO: [HLS 214-178] Inlining function 'IsCrc16Good(ap_uint<8>*)' into 'CRC_check(ap_uint<184>, bool*)' (receiver.cpp:514:0)
INFO: [HLS 214-178] Inlining function 'data_separated::data_separated()' into 'Information_extraction(ap_uint<168>, bool, hls::stream<ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<168>, 0>&, ap_uint<30>*, bool)' (receiver.cpp:537:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dynamic_information_strm' with compact=bit mode in 77-bits (piloting.cpp:353:35)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_597_3> at receiver.cpp:597:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_628_7> at receiver.cpp:628:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_653_8> at receiver.cpp:653:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_495_1> at receiver.cpp:495:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_522_1> at receiver.cpp:522:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_98_1> at receiver.cpp:98:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_425_1> at receiver.cpp:425:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_454_1> at receiver.cpp:454:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_475_2> at receiver.cpp:475:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_400_1> at receiver.cpp:400:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_231_1> at receiver.cpp:231:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at receiver.cpp:111:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_114_1> at receiver.cpp:114:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_122_2> at receiver.cpp:122:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at receiver.cpp:363:39 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at receiver.cpp:364:39 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at receiver.cpp:367:29 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at receiver.cpp:368:29 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at receiver.cpp:139:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_142_1> at receiver.cpp:142:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_150_2> at receiver.cpp:150:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at receiver.cpp:262:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_267_1> at receiver.cpp:267:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_279_3> at receiver.cpp:279:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_315_1> at receiver.cpp:315:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_335_2> at receiver.cpp:335:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_71_1> at receiver.cpp:71:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_1> at receiver.cpp:14:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_45_2> at receiver.cpp:45:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_97_1> at channel.cpp:97:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_102_2> at channel.cpp:102:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_74_1> at channel.cpp:74:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_228_1> at channel.cpp:228:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_256_1> at channel.cpp:256:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at channel.cpp:280:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at channel.cpp:281:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_464_2> at emitter.cpp:464:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_451_1> at emitter.cpp:451:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_427_1> at emitter.cpp:427:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_414_1> at emitter.cpp:414:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_349_1> at emitter.cpp:349:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_374_4> at emitter.cpp:374:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_381_5> at emitter.cpp:381:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_361_3> at emitter.cpp:361:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_386_6> at emitter.cpp:386:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_200_1> at emitter.cpp:200:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_232_2> at emitter.cpp:232:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_263_3> at emitter.cpp:263:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_295_4> at emitter.cpp:295:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_113_1> at emitter.cpp:113:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_140_2> at emitter.cpp:140:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_77_1> at emitter.cpp:77:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_2> at emitter.cpp:81:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_63_1> at emitter.cpp:63:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_88_3> at emitter.cpp:88:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_92_4> at emitter.cpp:92:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_44_1> at emitter.cpp:44:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_12_1> at emitter.cpp:12:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_17_2> at emitter.cpp:17:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_3> at emitter.cpp:22:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_324_1> at piloting.cpp:324:20 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_153_3' is marked as complete unroll implied by the pipeline pragma (receiver.cpp:153:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_3' is marked as complete unroll implied by the pipeline pragma (receiver.cpp:125:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_3' (receiver.cpp:153:21) in function 'GMSK_demodulation' completely with a factor of 61 (receiver.cpp:359:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_3' (receiver.cpp:125:21) in function 'filtered_list' completely with a factor of 61 (receiver.cpp:108:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'hcorr' due to pipeline pragma (receiver.cpp:111:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'hcorr.i' due to pipeline pragma (receiver.cpp:139:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'hcorr.i3' due to pipeline pragma (receiver.cpp:262:10)
INFO: [HLS 214-248] Applying array_partition to 'hcorr': Complete partitioning on dimension 1. (receiver.cpp:111:12)
INFO: [HLS 214-248] Applying array_partition to 'hcorr.i3': Cyclic partitioning with factor 2 on dimension 1. (receiver.cpp:262:10)
INFO: [HLS 214-248] Applying array_partition to 'hcorr.i': Complete partitioning on dimension 1. (receiver.cpp:139:10)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'I_1'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Q_1'
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.84 seconds. CPU system time: 0.67 seconds. Elapsed time: 9.17 seconds; current allocated memory: 228.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 228.215 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FPGA_simulator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.0.bc -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 241.238 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.1.bc -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'compute_distance' into 'Fading' (channel.cpp:249) automatically.
Command         transform done; 0.42 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] receiver.cpp:244: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 252.652 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.g.1.bc to /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.o.1.bc -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 31 for loop 'VITIS_LOOP_102_2' (channel.cpp:102:36) in function 'compute_distance'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 31 for loop 'VITIS_LOOP_97_1' (channel.cpp:97:35) in function 'Noise_adding'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 31 for loop 'VITIS_LOOP_102_2' (channel.cpp:102:36) in function 'Noise_adding'.
INFO: [XFORM 203-602] Inlining function 'compute_distance' into 'Fading' (channel.cpp:249) automatically.
WARNING: [HLS 200-805] An internal stream 'dynamic_information_strm' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'data_strm_1' (FPGA_simulator.cpp:24) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'start_e_cps' (FPGA_simulator.cpp:25) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'snr_strm_1' (FPGA_simulator.cpp:26) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'f_shift_strm_1' (FPGA_simulator.cpp:27) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'piloting' (piloting.cpp:352:1), detected/extracted 3 process function(s): 
	 'piloting_Block_entry1_proc18'
	 'dynamic_data_generation_e_p_c'
	 'frame_building_e_p_c'.
INFO: [XFORM 203-712] Applying dataflow to function 'emitter' (emitter.cpp:475:1), detected/extracted 12 process function(s): 
	 'emitter_Block_entry31_proc19'
	 'Read_data'
	 'Bytes_flipping'
	 'Compute_CRC'
	 'Bits_stuffing'
	 'HDLC_trame_construction16'
	 'emitter_Block_entry3149_proc'
	 'Trainning_sequence_adding17'
	 'NRZI_coding'
	 'GMSK_modulation'
	 'I_Q_coding'
	 'amplifier'.
INFO: [XFORM 203-712] Applying dataflow to function 'channel' (channel.cpp:274:1), detected/extracted 7 process function(s): 
	 'channel_Block_entry4_proc'
	 'channel_Block_arrayinit.end_proc'
	 'channel_Block_arrayinit.end7_proc'
	 'Shift_frequency'
	 'Fading'
	 'sum'
	 'Noise_adding'.
INFO: [XFORM 203-712] Applying dataflow to function 'receiver' (receiver.cpp:723:1), detected/extracted 9 process function(s): 
	 'receiver_Block_entry6_proc'
	 'change_dynamic'
	 'DAC'
	 'GMSK_demodulation'
	 'NRZI_decoding'
	 'Bits_unstuffing'
	 'CRC_check'
	 'Bytes_flipping_r'
	 'Information_extraction'.
INFO: [XFORM 203-712] Applying dataflow to function 'CPS' (CPS.cpp:6:1), detected/extracted 3 process function(s): 
	 'emitter'
	 'channel'
	 'receiver'.
INFO: [XFORM 203-712] Applying dataflow to function 'FPGA_simulator' (FPGA_simulator.cpp:4:1), detected/extracted 2 process function(s): 
	 'piloting'
	 'CPS'.
Command         transform done; 1.46 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (piloting.cpp:228:33) in function 'dynamic_data_generation_e_p_c'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (piloting.cpp:172:34) in function 'dynamic_data_generation_e_p_c'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (piloting.cpp:121:28) to (piloting.cpp:169:3) in function 'dynamic_data_generation_e_p_c'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (piloting.cpp:42:27) to (piloting.cpp:74:1) in function 'cos_lookup'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (receiver.cpp:222:10) to (receiver.cpp:231:20) in function 'angle_computation'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (receiver.cpp:197:28) in function 'angle_computation'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (channel.cpp:15:9) to (channel.cpp:13:19) in function 'Shift_frequency'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (channel.cpp:13:19) in function 'Shift_frequency'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (channel.cpp:102:36) to (channel.cpp:102:20) in function 'Noise_adding'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (receiver.cpp:400:37) to (receiver.cpp:400:20) in function 'NRZI_decoding'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (emitter.cpp:200:35) to (emitter.cpp:200:20) in function 'NRZI_coding'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (emitter.cpp:232:35) to (emitter.cpp:232:20) in function 'NRZI_coding'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (emitter.cpp:198:13) to (emitter.cpp:263:20) in function 'NRZI_coding'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (emitter.cpp:198:13) to (emitter.cpp:295:20) in function 'NRZI_coding'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (receiver.cpp:628:42) to (receiver.cpp:653:21) in function 'Information_extraction'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (receiver.cpp:658:38) in function 'Information_extraction'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (emitter.cpp:427:37) to (piloting.cpp:50:16) in function 'I_Q_coding'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (piloting.cpp:12:16) to (emitter.cpp:427:20) in function 'I_Q_coding'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (emitter.cpp:361:30) to (emitter.cpp:361:22) in function 'GMSK_modulation'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (receiver.cpp:308:10) to (receiver.cpp:315:20) in function 'GMSK_demodulation'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (receiver.cpp:311:15) to (receiver.cpp:335:20) in function 'GMSK_demodulation'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (channel.cpp:102:36) to (channel.cpp:102:20) in function 'Fading'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (receiver.cpp:457:5) to (receiver.cpp:454:20) in function 'Bits_unstuffing'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (emitter.cpp:105:19) to (emitter.cpp:113:20) in function 'Bits_stuffing'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (emitter.cpp:106:17) to (emitter.cpp:140:20) in function 'Bits_stuffing'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'dynamic_data_generation_e_p_c' (piloting.cpp:208->piloting.cpp:360) automatically.
Command         transform done; 0.6 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.06 seconds; current allocated memory: 292.848 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.o.2.bc -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_275_2'(receiver.cpp:275:20) and 'VITIS_LOOP_279_3'(receiver.cpp:279:21) in function 'GMSK_demodulation' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_275_2' (receiver.cpp:275:20) in function 'GMSK_demodulation'.
Execute           auto_get_db
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dynamic_data_generation_e_p_c has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process frame_building_e_p_c has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Noise_adding has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process channel has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-765] Process piloting is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process piloting has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Command         transform done; 1.64 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.5 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.141 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.6 sec.
Command     elaborate done; 62.27 sec.
Execute     ap_eval exec zip -j /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FPGA_simulator' ...
Execute       ap_set_top_model FPGA_simulator 
WARNING: [SYN 201-103] Legalizing function name 'channel_Block_arrayinit.end_proc_Pipeline_1' to 'channel_Block_arrayinit_end_proc_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'channel_Block_arrayinit.end_proc' to 'channel_Block_arrayinit_end_proc'.
Execute       get_model_list FPGA_simulator -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FPGA_simulator 
Execute       preproc_iomode -model CPS 
Execute       preproc_iomode -model receiver 
Execute       preproc_iomode -model Information_extraction 
Execute       preproc_iomode -model Information_extraction_Pipeline_VITIS_LOOP_653_8 
Execute       preproc_iomode -model Information_extraction_Pipeline_VITIS_LOOP_628_7 
Execute       preproc_iomode -model Bytes_flipping_r 
Execute       preproc_iomode -model Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 
Execute       preproc_iomode -model CRC_check 
Execute       preproc_iomode -model CRC_check_Pipeline_VITIS_LOOP_98_1 
Execute       preproc_iomode -model CRC_check_Pipeline_VITIS_LOOP_522_1 
Execute       preproc_iomode -model Bits_unstuffing 
Execute       preproc_iomode -model Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 
Execute       preproc_iomode -model Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 
Execute       preproc_iomode -model Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 
Execute       preproc_iomode -model NRZI_decoding 
Execute       preproc_iomode -model GMSK_demodulation 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_8 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_5 
Execute       preproc_iomode -model angle_computation 
Execute       preproc_iomode -model filtered_list 
Execute       preproc_iomode -model filtered_list_Pipeline_VITIS_LOOP_122_2 
Execute       preproc_iomode -model filtered_list_Pipeline_VITIS_LOOP_114_1 
Execute       preproc_iomode -model filtered_list_Pipeline_1 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_4 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_3 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_2 
Execute       preproc_iomode -model GMSK_demodulation_Pipeline_1 
Execute       preproc_iomode -model DAC 
Execute       preproc_iomode -model change_dynamic 
Execute       preproc_iomode -model change_dynamic_Pipeline_VITIS_LOOP_45_2 
Execute       preproc_iomode -model change_dynamic_Pipeline_VITIS_LOOP_14_1 
Execute       preproc_iomode -model channel 
Execute       preproc_iomode -model Noise_adding 
Execute       preproc_iomode -model Noise_adding_Pipeline_VITIS_LOOP_74_1 
Execute       preproc_iomode -model Noise_adding_Pipeline_VITIS_LOOP_102_2 
Execute       preproc_iomode -model Noise_adding_Pipeline_VITIS_LOOP_97_1 
Execute       preproc_iomode -model sum 
Execute       preproc_iomode -model Fading 
Execute       preproc_iomode -model Fading_Pipeline_VITIS_LOOP_256_1 
Execute       preproc_iomode -model Fading_Pipeline_VITIS_LOOP_102_2 
Execute       preproc_iomode -model Shift_frequency 
Execute       preproc_iomode -model Shift_frequency_Pipeline_VITIS_LOOP_13_1 
Execute       preproc_iomode -model channel_Block_arrayinit.end_proc 
Execute       preproc_iomode -model channel_Block_arrayinit.end_proc_Pipeline_1 
Execute       preproc_iomode -model channel_Block_entry4_proc 
Execute       preproc_iomode -model channel_Block_entry4_proc_Pipeline_1 
Execute       preproc_iomode -model emitter 
Execute       preproc_iomode -model amplifier 
Execute       preproc_iomode -model amplifier_Pipeline_VITIS_LOOP_451_1 
Execute       preproc_iomode -model amplifier_Pipeline_VITIS_LOOP_464_2 
Execute       preproc_iomode -model I_Q_coding 
Execute       preproc_iomode -model GMSK_modulation 
Execute       preproc_iomode -model GMSK_modulation_Pipeline_VITIS_LOOP_386_6 
Execute       preproc_iomode -model GMSK_modulation_Pipeline_VITIS_LOOP_374_4 
Execute       preproc_iomode -model GMSK_modulation_Pipeline_VITIS_LOOP_381_5 
Execute       preproc_iomode -model GMSK_modulation_Pipeline_VITIS_LOOP_361_3 
Execute       preproc_iomode -model GMSK_modulation_Pipeline_VITIS_LOOP_349_1 
Execute       preproc_iomode -model GMSK_modulation_Pipeline_VITIS_LOOP_414_1 
Execute       preproc_iomode -model NRZI_coding 
Execute       preproc_iomode -model NRZI_coding_Pipeline_VITIS_LOOP_295_4 
Execute       preproc_iomode -model NRZI_coding_Pipeline_VITIS_LOOP_263_3 
Execute       preproc_iomode -model NRZI_coding_Pipeline_VITIS_LOOP_232_2 
Execute       preproc_iomode -model NRZI_coding_Pipeline_VITIS_LOOP_200_1 
Execute       preproc_iomode -model Trainning_sequence_adding17 
Execute       preproc_iomode -model HDLC_trame_construction16 
Execute       preproc_iomode -model Bits_stuffing 
Execute       preproc_iomode -model Bits_stuffing_Pipeline_VITIS_LOOP_140_2 
Execute       preproc_iomode -model Bits_stuffing_Pipeline_VITIS_LOOP_113_1 
Execute       preproc_iomode -model Compute_CRC 
Execute       preproc_iomode -model Compute_CRC_Pipeline_VITIS_LOOP_92_4 
Execute       preproc_iomode -model Compute_CRC_Pipeline_VITIS_LOOP_88_3 
Execute       preproc_iomode -model Compute_CRC_Pipeline_VITIS_LOOP_63_1 
Execute       preproc_iomode -model Compute_CRC_Pipeline_VITIS_LOOP_81_2 
Execute       preproc_iomode -model Compute_CRC_Pipeline_VITIS_LOOP_77_1 
Execute       preproc_iomode -model Bytes_flipping 
Execute       preproc_iomode -model Read_data 
Execute       preproc_iomode -model emitter_Block_entry31_proc19 
Execute       preproc_iomode -model piloting 
Execute       preproc_iomode -model frame_building_e_p_c 
Execute       preproc_iomode -model frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 
Execute       preproc_iomode -model dynamic_data_generation_e_p_c 
Execute       preproc_iomode -model piloting_Block_entry1_proc18 
Execute       get_model_list FPGA_simulator -filter all-wo-channel 
INFO-FLOW: Model list for configure: piloting_Block_entry1_proc18 dynamic_data_generation_e_p_c frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 frame_building_e_p_c piloting emitter_Block_entry31_proc19 Read_data Bytes_flipping Compute_CRC_Pipeline_VITIS_LOOP_77_1 Compute_CRC_Pipeline_VITIS_LOOP_81_2 Compute_CRC_Pipeline_VITIS_LOOP_63_1 Compute_CRC_Pipeline_VITIS_LOOP_88_3 Compute_CRC_Pipeline_VITIS_LOOP_92_4 Compute_CRC Bits_stuffing_Pipeline_VITIS_LOOP_113_1 Bits_stuffing_Pipeline_VITIS_LOOP_140_2 Bits_stuffing HDLC_trame_construction16 Trainning_sequence_adding17 NRZI_coding_Pipeline_VITIS_LOOP_200_1 NRZI_coding_Pipeline_VITIS_LOOP_232_2 NRZI_coding_Pipeline_VITIS_LOOP_263_3 NRZI_coding_Pipeline_VITIS_LOOP_295_4 NRZI_coding GMSK_modulation_Pipeline_VITIS_LOOP_414_1 GMSK_modulation_Pipeline_VITIS_LOOP_349_1 GMSK_modulation_Pipeline_VITIS_LOOP_361_3 GMSK_modulation_Pipeline_VITIS_LOOP_381_5 GMSK_modulation_Pipeline_VITIS_LOOP_374_4 GMSK_modulation_Pipeline_VITIS_LOOP_386_6 GMSK_modulation I_Q_coding amplifier_Pipeline_VITIS_LOOP_464_2 amplifier_Pipeline_VITIS_LOOP_451_1 amplifier emitter channel_Block_entry4_proc_Pipeline_1 channel_Block_entry4_proc channel_Block_arrayinit.end_proc_Pipeline_1 channel_Block_arrayinit.end_proc Shift_frequency_Pipeline_VITIS_LOOP_13_1 Shift_frequency Fading_Pipeline_VITIS_LOOP_102_2 Fading_Pipeline_VITIS_LOOP_256_1 Fading sum Noise_adding_Pipeline_VITIS_LOOP_97_1 Noise_adding_Pipeline_VITIS_LOOP_102_2 Noise_adding_Pipeline_VITIS_LOOP_74_1 Noise_adding channel change_dynamic_Pipeline_VITIS_LOOP_14_1 change_dynamic_Pipeline_VITIS_LOOP_45_2 change_dynamic DAC GMSK_demodulation_Pipeline_1 GMSK_demodulation_Pipeline_2 GMSK_demodulation_Pipeline_3 GMSK_demodulation_Pipeline_4 filtered_list_Pipeline_1 filtered_list_Pipeline_VITIS_LOOP_114_1 filtered_list_Pipeline_VITIS_LOOP_122_2 filtered_list angle_computation GMSK_demodulation_Pipeline_5 GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 GMSK_demodulation_Pipeline_8 GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 GMSK_demodulation NRZI_decoding Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 Bits_unstuffing CRC_check_Pipeline_VITIS_LOOP_522_1 CRC_check_Pipeline_VITIS_LOOP_98_1 CRC_check Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 Bytes_flipping_r Information_extraction_Pipeline_VITIS_LOOP_628_7 Information_extraction_Pipeline_VITIS_LOOP_653_8 Information_extraction receiver CPS FPGA_simulator
INFO-FLOW: Configuring Module : piloting_Block_entry1_proc18 ...
Execute       set_default_model piloting_Block_entry1_proc18 
Execute       apply_spec_resource_limit piloting_Block_entry1_proc18 
INFO-FLOW: Configuring Module : dynamic_data_generation_e_p_c ...
Execute       set_default_model dynamic_data_generation_e_p_c 
Execute       apply_spec_resource_limit dynamic_data_generation_e_p_c 
INFO-FLOW: Configuring Module : frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 ...
Execute       set_default_model frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 
Execute       apply_spec_resource_limit frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 
INFO-FLOW: Configuring Module : frame_building_e_p_c ...
Execute       set_default_model frame_building_e_p_c 
Execute       apply_spec_resource_limit frame_building_e_p_c 
INFO-FLOW: Configuring Module : piloting ...
Execute       set_default_model piloting 
Execute       apply_spec_resource_limit piloting 
INFO-FLOW: Configuring Module : emitter_Block_entry31_proc19 ...
Execute       set_default_model emitter_Block_entry31_proc19 
Execute       apply_spec_resource_limit emitter_Block_entry31_proc19 
INFO-FLOW: Configuring Module : Read_data ...
Execute       set_default_model Read_data 
Execute       apply_spec_resource_limit Read_data 
INFO-FLOW: Configuring Module : Bytes_flipping ...
Execute       set_default_model Bytes_flipping 
Execute       apply_spec_resource_limit Bytes_flipping 
INFO-FLOW: Configuring Module : Compute_CRC_Pipeline_VITIS_LOOP_77_1 ...
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_77_1 
Execute       apply_spec_resource_limit Compute_CRC_Pipeline_VITIS_LOOP_77_1 
INFO-FLOW: Configuring Module : Compute_CRC_Pipeline_VITIS_LOOP_81_2 ...
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_81_2 
Execute       apply_spec_resource_limit Compute_CRC_Pipeline_VITIS_LOOP_81_2 
INFO-FLOW: Configuring Module : Compute_CRC_Pipeline_VITIS_LOOP_63_1 ...
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_63_1 
Execute       apply_spec_resource_limit Compute_CRC_Pipeline_VITIS_LOOP_63_1 
INFO-FLOW: Configuring Module : Compute_CRC_Pipeline_VITIS_LOOP_88_3 ...
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_88_3 
Execute       apply_spec_resource_limit Compute_CRC_Pipeline_VITIS_LOOP_88_3 
INFO-FLOW: Configuring Module : Compute_CRC_Pipeline_VITIS_LOOP_92_4 ...
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_92_4 
Execute       apply_spec_resource_limit Compute_CRC_Pipeline_VITIS_LOOP_92_4 
INFO-FLOW: Configuring Module : Compute_CRC ...
Execute       set_default_model Compute_CRC 
Execute       apply_spec_resource_limit Compute_CRC 
INFO-FLOW: Configuring Module : Bits_stuffing_Pipeline_VITIS_LOOP_113_1 ...
Execute       set_default_model Bits_stuffing_Pipeline_VITIS_LOOP_113_1 
Execute       apply_spec_resource_limit Bits_stuffing_Pipeline_VITIS_LOOP_113_1 
INFO-FLOW: Configuring Module : Bits_stuffing_Pipeline_VITIS_LOOP_140_2 ...
Execute       set_default_model Bits_stuffing_Pipeline_VITIS_LOOP_140_2 
Execute       apply_spec_resource_limit Bits_stuffing_Pipeline_VITIS_LOOP_140_2 
INFO-FLOW: Configuring Module : Bits_stuffing ...
Execute       set_default_model Bits_stuffing 
Execute       apply_spec_resource_limit Bits_stuffing 
INFO-FLOW: Configuring Module : HDLC_trame_construction16 ...
Execute       set_default_model HDLC_trame_construction16 
Execute       apply_spec_resource_limit HDLC_trame_construction16 
INFO-FLOW: Configuring Module : Trainning_sequence_adding17 ...
Execute       set_default_model Trainning_sequence_adding17 
Execute       apply_spec_resource_limit Trainning_sequence_adding17 
INFO-FLOW: Configuring Module : NRZI_coding_Pipeline_VITIS_LOOP_200_1 ...
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_200_1 
Execute       apply_spec_resource_limit NRZI_coding_Pipeline_VITIS_LOOP_200_1 
INFO-FLOW: Configuring Module : NRZI_coding_Pipeline_VITIS_LOOP_232_2 ...
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_232_2 
Execute       apply_spec_resource_limit NRZI_coding_Pipeline_VITIS_LOOP_232_2 
INFO-FLOW: Configuring Module : NRZI_coding_Pipeline_VITIS_LOOP_263_3 ...
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_263_3 
Execute       apply_spec_resource_limit NRZI_coding_Pipeline_VITIS_LOOP_263_3 
INFO-FLOW: Configuring Module : NRZI_coding_Pipeline_VITIS_LOOP_295_4 ...
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_295_4 
Execute       apply_spec_resource_limit NRZI_coding_Pipeline_VITIS_LOOP_295_4 
INFO-FLOW: Configuring Module : NRZI_coding ...
Execute       set_default_model NRZI_coding 
Execute       apply_spec_resource_limit NRZI_coding 
INFO-FLOW: Configuring Module : GMSK_modulation_Pipeline_VITIS_LOOP_414_1 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_414_1 
Execute       apply_spec_resource_limit GMSK_modulation_Pipeline_VITIS_LOOP_414_1 
INFO-FLOW: Configuring Module : GMSK_modulation_Pipeline_VITIS_LOOP_349_1 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_349_1 
Execute       apply_spec_resource_limit GMSK_modulation_Pipeline_VITIS_LOOP_349_1 
INFO-FLOW: Configuring Module : GMSK_modulation_Pipeline_VITIS_LOOP_361_3 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_361_3 
Execute       apply_spec_resource_limit GMSK_modulation_Pipeline_VITIS_LOOP_361_3 
INFO-FLOW: Configuring Module : GMSK_modulation_Pipeline_VITIS_LOOP_381_5 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_381_5 
Execute       apply_spec_resource_limit GMSK_modulation_Pipeline_VITIS_LOOP_381_5 
INFO-FLOW: Configuring Module : GMSK_modulation_Pipeline_VITIS_LOOP_374_4 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_374_4 
Execute       apply_spec_resource_limit GMSK_modulation_Pipeline_VITIS_LOOP_374_4 
INFO-FLOW: Configuring Module : GMSK_modulation_Pipeline_VITIS_LOOP_386_6 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_386_6 
Execute       apply_spec_resource_limit GMSK_modulation_Pipeline_VITIS_LOOP_386_6 
INFO-FLOW: Configuring Module : GMSK_modulation ...
Execute       set_default_model GMSK_modulation 
Execute       apply_spec_resource_limit GMSK_modulation 
INFO-FLOW: Configuring Module : I_Q_coding ...
Execute       set_default_model I_Q_coding 
Execute       apply_spec_resource_limit I_Q_coding 
INFO-FLOW: Configuring Module : amplifier_Pipeline_VITIS_LOOP_464_2 ...
Execute       set_default_model amplifier_Pipeline_VITIS_LOOP_464_2 
Execute       apply_spec_resource_limit amplifier_Pipeline_VITIS_LOOP_464_2 
INFO-FLOW: Configuring Module : amplifier_Pipeline_VITIS_LOOP_451_1 ...
Execute       set_default_model amplifier_Pipeline_VITIS_LOOP_451_1 
Execute       apply_spec_resource_limit amplifier_Pipeline_VITIS_LOOP_451_1 
INFO-FLOW: Configuring Module : amplifier ...
Execute       set_default_model amplifier 
Execute       apply_spec_resource_limit amplifier 
INFO-FLOW: Configuring Module : emitter ...
Execute       set_default_model emitter 
Execute       apply_spec_resource_limit emitter 
INFO-FLOW: Configuring Module : channel_Block_entry4_proc_Pipeline_1 ...
Execute       set_default_model channel_Block_entry4_proc_Pipeline_1 
Execute       apply_spec_resource_limit channel_Block_entry4_proc_Pipeline_1 
INFO-FLOW: Configuring Module : channel_Block_entry4_proc ...
Execute       set_default_model channel_Block_entry4_proc 
Execute       apply_spec_resource_limit channel_Block_entry4_proc 
INFO-FLOW: Configuring Module : channel_Block_arrayinit.end_proc_Pipeline_1 ...
Execute       set_default_model channel_Block_arrayinit.end_proc_Pipeline_1 
Execute       apply_spec_resource_limit channel_Block_arrayinit.end_proc_Pipeline_1 
INFO-FLOW: Configuring Module : channel_Block_arrayinit.end_proc ...
Execute       set_default_model channel_Block_arrayinit.end_proc 
Execute       apply_spec_resource_limit channel_Block_arrayinit.end_proc 
INFO-FLOW: Configuring Module : Shift_frequency_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model Shift_frequency_Pipeline_VITIS_LOOP_13_1 
Execute       apply_spec_resource_limit Shift_frequency_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Configuring Module : Shift_frequency ...
Execute       set_default_model Shift_frequency 
Execute       apply_spec_resource_limit Shift_frequency 
INFO-FLOW: Configuring Module : Fading_Pipeline_VITIS_LOOP_102_2 ...
Execute       set_default_model Fading_Pipeline_VITIS_LOOP_102_2 
Execute       apply_spec_resource_limit Fading_Pipeline_VITIS_LOOP_102_2 
INFO-FLOW: Configuring Module : Fading_Pipeline_VITIS_LOOP_256_1 ...
Execute       set_default_model Fading_Pipeline_VITIS_LOOP_256_1 
Execute       apply_spec_resource_limit Fading_Pipeline_VITIS_LOOP_256_1 
INFO-FLOW: Configuring Module : Fading ...
Execute       set_default_model Fading 
Execute       apply_spec_resource_limit Fading 
INFO-FLOW: Configuring Module : sum ...
Execute       set_default_model sum 
Execute       apply_spec_resource_limit sum 
INFO-FLOW: Configuring Module : Noise_adding_Pipeline_VITIS_LOOP_97_1 ...
Execute       set_default_model Noise_adding_Pipeline_VITIS_LOOP_97_1 
Execute       apply_spec_resource_limit Noise_adding_Pipeline_VITIS_LOOP_97_1 
INFO-FLOW: Configuring Module : Noise_adding_Pipeline_VITIS_LOOP_102_2 ...
Execute       set_default_model Noise_adding_Pipeline_VITIS_LOOP_102_2 
Execute       apply_spec_resource_limit Noise_adding_Pipeline_VITIS_LOOP_102_2 
INFO-FLOW: Configuring Module : Noise_adding_Pipeline_VITIS_LOOP_74_1 ...
Execute       set_default_model Noise_adding_Pipeline_VITIS_LOOP_74_1 
Execute       apply_spec_resource_limit Noise_adding_Pipeline_VITIS_LOOP_74_1 
INFO-FLOW: Configuring Module : Noise_adding ...
Execute       set_default_model Noise_adding 
Execute       apply_spec_resource_limit Noise_adding 
INFO-FLOW: Configuring Module : channel ...
Execute       set_default_model channel 
Execute       apply_spec_resource_limit channel 
INFO-FLOW: Configuring Module : change_dynamic_Pipeline_VITIS_LOOP_14_1 ...
Execute       set_default_model change_dynamic_Pipeline_VITIS_LOOP_14_1 
Execute       apply_spec_resource_limit change_dynamic_Pipeline_VITIS_LOOP_14_1 
INFO-FLOW: Configuring Module : change_dynamic_Pipeline_VITIS_LOOP_45_2 ...
Execute       set_default_model change_dynamic_Pipeline_VITIS_LOOP_45_2 
Execute       apply_spec_resource_limit change_dynamic_Pipeline_VITIS_LOOP_45_2 
INFO-FLOW: Configuring Module : change_dynamic ...
Execute       set_default_model change_dynamic 
Execute       apply_spec_resource_limit change_dynamic 
INFO-FLOW: Configuring Module : DAC ...
Execute       set_default_model DAC 
Execute       apply_spec_resource_limit DAC 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_1 ...
Execute       set_default_model GMSK_demodulation_Pipeline_1 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_1 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_2 ...
Execute       set_default_model GMSK_demodulation_Pipeline_2 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_2 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_3 ...
Execute       set_default_model GMSK_demodulation_Pipeline_3 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_3 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_4 ...
Execute       set_default_model GMSK_demodulation_Pipeline_4 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_4 
INFO-FLOW: Configuring Module : filtered_list_Pipeline_1 ...
Execute       set_default_model filtered_list_Pipeline_1 
Execute       apply_spec_resource_limit filtered_list_Pipeline_1 
INFO-FLOW: Configuring Module : filtered_list_Pipeline_VITIS_LOOP_114_1 ...
Execute       set_default_model filtered_list_Pipeline_VITIS_LOOP_114_1 
Execute       apply_spec_resource_limit filtered_list_Pipeline_VITIS_LOOP_114_1 
INFO-FLOW: Configuring Module : filtered_list_Pipeline_VITIS_LOOP_122_2 ...
Execute       set_default_model filtered_list_Pipeline_VITIS_LOOP_122_2 
Execute       apply_spec_resource_limit filtered_list_Pipeline_VITIS_LOOP_122_2 
INFO-FLOW: Configuring Module : filtered_list ...
Execute       set_default_model filtered_list 
Execute       apply_spec_resource_limit filtered_list 
INFO-FLOW: Configuring Module : angle_computation ...
Execute       set_default_model angle_computation 
Execute       apply_spec_resource_limit angle_computation 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_5 ...
Execute       set_default_model GMSK_demodulation_Pipeline_5 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_5 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_8 ...
Execute       set_default_model GMSK_demodulation_Pipeline_8 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_8 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 
INFO-FLOW: Configuring Module : GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 
Execute       apply_spec_resource_limit GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 
INFO-FLOW: Configuring Module : GMSK_demodulation ...
Execute       set_default_model GMSK_demodulation 
Execute       apply_spec_resource_limit GMSK_demodulation 
INFO-FLOW: Configuring Module : NRZI_decoding ...
Execute       set_default_model NRZI_decoding 
Execute       apply_spec_resource_limit NRZI_decoding 
INFO-FLOW: Configuring Module : Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 ...
Execute       set_default_model Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 
Execute       apply_spec_resource_limit Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 
INFO-FLOW: Configuring Module : Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 ...
Execute       set_default_model Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 
Execute       apply_spec_resource_limit Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 
INFO-FLOW: Configuring Module : Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 ...
Execute       set_default_model Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 
Execute       apply_spec_resource_limit Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 
INFO-FLOW: Configuring Module : Bits_unstuffing ...
Execute       set_default_model Bits_unstuffing 
Execute       apply_spec_resource_limit Bits_unstuffing 
INFO-FLOW: Configuring Module : CRC_check_Pipeline_VITIS_LOOP_522_1 ...
Execute       set_default_model CRC_check_Pipeline_VITIS_LOOP_522_1 
Execute       apply_spec_resource_limit CRC_check_Pipeline_VITIS_LOOP_522_1 
INFO-FLOW: Configuring Module : CRC_check_Pipeline_VITIS_LOOP_98_1 ...
Execute       set_default_model CRC_check_Pipeline_VITIS_LOOP_98_1 
Execute       apply_spec_resource_limit CRC_check_Pipeline_VITIS_LOOP_98_1 
INFO-FLOW: Configuring Module : CRC_check ...
Execute       set_default_model CRC_check 
Execute       apply_spec_resource_limit CRC_check 
INFO-FLOW: Configuring Module : Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 ...
Execute       set_default_model Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 
Execute       apply_spec_resource_limit Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 
INFO-FLOW: Configuring Module : Bytes_flipping_r ...
Execute       set_default_model Bytes_flipping_r 
Execute       apply_spec_resource_limit Bytes_flipping_r 
INFO-FLOW: Configuring Module : Information_extraction_Pipeline_VITIS_LOOP_628_7 ...
Execute       set_default_model Information_extraction_Pipeline_VITIS_LOOP_628_7 
Execute       apply_spec_resource_limit Information_extraction_Pipeline_VITIS_LOOP_628_7 
INFO-FLOW: Configuring Module : Information_extraction_Pipeline_VITIS_LOOP_653_8 ...
Execute       set_default_model Information_extraction_Pipeline_VITIS_LOOP_653_8 
Execute       apply_spec_resource_limit Information_extraction_Pipeline_VITIS_LOOP_653_8 
INFO-FLOW: Configuring Module : Information_extraction ...
Execute       set_default_model Information_extraction 
Execute       apply_spec_resource_limit Information_extraction 
INFO-FLOW: Configuring Module : receiver ...
Execute       set_default_model receiver 
Execute       apply_spec_resource_limit receiver 
INFO-FLOW: Configuring Module : CPS ...
Execute       set_default_model CPS 
Execute       apply_spec_resource_limit CPS 
INFO-FLOW: Configuring Module : FPGA_simulator ...
Execute       set_default_model FPGA_simulator 
Execute       apply_spec_resource_limit FPGA_simulator 
INFO-FLOW: Model list for preprocess: piloting_Block_entry1_proc18 dynamic_data_generation_e_p_c frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 frame_building_e_p_c piloting emitter_Block_entry31_proc19 Read_data Bytes_flipping Compute_CRC_Pipeline_VITIS_LOOP_77_1 Compute_CRC_Pipeline_VITIS_LOOP_81_2 Compute_CRC_Pipeline_VITIS_LOOP_63_1 Compute_CRC_Pipeline_VITIS_LOOP_88_3 Compute_CRC_Pipeline_VITIS_LOOP_92_4 Compute_CRC Bits_stuffing_Pipeline_VITIS_LOOP_113_1 Bits_stuffing_Pipeline_VITIS_LOOP_140_2 Bits_stuffing HDLC_trame_construction16 Trainning_sequence_adding17 NRZI_coding_Pipeline_VITIS_LOOP_200_1 NRZI_coding_Pipeline_VITIS_LOOP_232_2 NRZI_coding_Pipeline_VITIS_LOOP_263_3 NRZI_coding_Pipeline_VITIS_LOOP_295_4 NRZI_coding GMSK_modulation_Pipeline_VITIS_LOOP_414_1 GMSK_modulation_Pipeline_VITIS_LOOP_349_1 GMSK_modulation_Pipeline_VITIS_LOOP_361_3 GMSK_modulation_Pipeline_VITIS_LOOP_381_5 GMSK_modulation_Pipeline_VITIS_LOOP_374_4 GMSK_modulation_Pipeline_VITIS_LOOP_386_6 GMSK_modulation I_Q_coding amplifier_Pipeline_VITIS_LOOP_464_2 amplifier_Pipeline_VITIS_LOOP_451_1 amplifier emitter channel_Block_entry4_proc_Pipeline_1 channel_Block_entry4_proc channel_Block_arrayinit.end_proc_Pipeline_1 channel_Block_arrayinit.end_proc Shift_frequency_Pipeline_VITIS_LOOP_13_1 Shift_frequency Fading_Pipeline_VITIS_LOOP_102_2 Fading_Pipeline_VITIS_LOOP_256_1 Fading sum Noise_adding_Pipeline_VITIS_LOOP_97_1 Noise_adding_Pipeline_VITIS_LOOP_102_2 Noise_adding_Pipeline_VITIS_LOOP_74_1 Noise_adding channel change_dynamic_Pipeline_VITIS_LOOP_14_1 change_dynamic_Pipeline_VITIS_LOOP_45_2 change_dynamic DAC GMSK_demodulation_Pipeline_1 GMSK_demodulation_Pipeline_2 GMSK_demodulation_Pipeline_3 GMSK_demodulation_Pipeline_4 filtered_list_Pipeline_1 filtered_list_Pipeline_VITIS_LOOP_114_1 filtered_list_Pipeline_VITIS_LOOP_122_2 filtered_list angle_computation GMSK_demodulation_Pipeline_5 GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 GMSK_demodulation_Pipeline_8 GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 GMSK_demodulation NRZI_decoding Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 Bits_unstuffing CRC_check_Pipeline_VITIS_LOOP_522_1 CRC_check_Pipeline_VITIS_LOOP_98_1 CRC_check Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 Bytes_flipping_r Information_extraction_Pipeline_VITIS_LOOP_628_7 Information_extraction_Pipeline_VITIS_LOOP_653_8 Information_extraction receiver CPS FPGA_simulator
INFO-FLOW: Preprocessing Module: piloting_Block_entry1_proc18 ...
Execute       set_default_model piloting_Block_entry1_proc18 
Execute       cdfg_preprocess -model piloting_Block_entry1_proc18 
Execute       rtl_gen_preprocess piloting_Block_entry1_proc18 
INFO-FLOW: Preprocessing Module: dynamic_data_generation_e_p_c ...
Execute       set_default_model dynamic_data_generation_e_p_c 
Execute       cdfg_preprocess -model dynamic_data_generation_e_p_c 
Execute       rtl_gen_preprocess dynamic_data_generation_e_p_c 
INFO-FLOW: Preprocessing Module: frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 ...
Execute       set_default_model frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 
Execute       cdfg_preprocess -model frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 
Execute       rtl_gen_preprocess frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 
INFO-FLOW: Preprocessing Module: frame_building_e_p_c ...
Execute       set_default_model frame_building_e_p_c 
Execute       cdfg_preprocess -model frame_building_e_p_c 
Execute       rtl_gen_preprocess frame_building_e_p_c 
INFO-FLOW: Preprocessing Module: piloting ...
Execute       set_default_model piloting 
Execute       cdfg_preprocess -model piloting 
Execute       rtl_gen_preprocess piloting 
INFO-FLOW: Preprocessing Module: emitter_Block_entry31_proc19 ...
Execute       set_default_model emitter_Block_entry31_proc19 
Execute       cdfg_preprocess -model emitter_Block_entry31_proc19 
Execute       rtl_gen_preprocess emitter_Block_entry31_proc19 
INFO-FLOW: Preprocessing Module: Read_data ...
Execute       set_default_model Read_data 
Execute       cdfg_preprocess -model Read_data 
Execute       rtl_gen_preprocess Read_data 
INFO-FLOW: Preprocessing Module: Bytes_flipping ...
Execute       set_default_model Bytes_flipping 
Execute       cdfg_preprocess -model Bytes_flipping 
Execute       rtl_gen_preprocess Bytes_flipping 
INFO-FLOW: Preprocessing Module: Compute_CRC_Pipeline_VITIS_LOOP_77_1 ...
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_77_1 
Execute       cdfg_preprocess -model Compute_CRC_Pipeline_VITIS_LOOP_77_1 
Execute       rtl_gen_preprocess Compute_CRC_Pipeline_VITIS_LOOP_77_1 
INFO-FLOW: Preprocessing Module: Compute_CRC_Pipeline_VITIS_LOOP_81_2 ...
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_81_2 
Execute       cdfg_preprocess -model Compute_CRC_Pipeline_VITIS_LOOP_81_2 
Execute       rtl_gen_preprocess Compute_CRC_Pipeline_VITIS_LOOP_81_2 
INFO-FLOW: Preprocessing Module: Compute_CRC_Pipeline_VITIS_LOOP_63_1 ...
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_63_1 
Execute       cdfg_preprocess -model Compute_CRC_Pipeline_VITIS_LOOP_63_1 
Execute       rtl_gen_preprocess Compute_CRC_Pipeline_VITIS_LOOP_63_1 
INFO-FLOW: Preprocessing Module: Compute_CRC_Pipeline_VITIS_LOOP_88_3 ...
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_88_3 
Execute       cdfg_preprocess -model Compute_CRC_Pipeline_VITIS_LOOP_88_3 
Execute       rtl_gen_preprocess Compute_CRC_Pipeline_VITIS_LOOP_88_3 
INFO-FLOW: Preprocessing Module: Compute_CRC_Pipeline_VITIS_LOOP_92_4 ...
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_92_4 
Execute       cdfg_preprocess -model Compute_CRC_Pipeline_VITIS_LOOP_92_4 
Execute       rtl_gen_preprocess Compute_CRC_Pipeline_VITIS_LOOP_92_4 
INFO-FLOW: Preprocessing Module: Compute_CRC ...
Execute       set_default_model Compute_CRC 
Execute       cdfg_preprocess -model Compute_CRC 
Execute       rtl_gen_preprocess Compute_CRC 
INFO-FLOW: Preprocessing Module: Bits_stuffing_Pipeline_VITIS_LOOP_113_1 ...
Execute       set_default_model Bits_stuffing_Pipeline_VITIS_LOOP_113_1 
Execute       cdfg_preprocess -model Bits_stuffing_Pipeline_VITIS_LOOP_113_1 
Execute       rtl_gen_preprocess Bits_stuffing_Pipeline_VITIS_LOOP_113_1 
INFO-FLOW: Preprocessing Module: Bits_stuffing_Pipeline_VITIS_LOOP_140_2 ...
Execute       set_default_model Bits_stuffing_Pipeline_VITIS_LOOP_140_2 
Execute       cdfg_preprocess -model Bits_stuffing_Pipeline_VITIS_LOOP_140_2 
Execute       rtl_gen_preprocess Bits_stuffing_Pipeline_VITIS_LOOP_140_2 
INFO-FLOW: Preprocessing Module: Bits_stuffing ...
Execute       set_default_model Bits_stuffing 
Execute       cdfg_preprocess -model Bits_stuffing 
Execute       rtl_gen_preprocess Bits_stuffing 
INFO-FLOW: Preprocessing Module: HDLC_trame_construction16 ...
Execute       set_default_model HDLC_trame_construction16 
Execute       cdfg_preprocess -model HDLC_trame_construction16 
Execute       rtl_gen_preprocess HDLC_trame_construction16 
INFO-FLOW: Preprocessing Module: Trainning_sequence_adding17 ...
Execute       set_default_model Trainning_sequence_adding17 
Execute       cdfg_preprocess -model Trainning_sequence_adding17 
Execute       rtl_gen_preprocess Trainning_sequence_adding17 
INFO-FLOW: Preprocessing Module: NRZI_coding_Pipeline_VITIS_LOOP_200_1 ...
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_200_1 
Execute       cdfg_preprocess -model NRZI_coding_Pipeline_VITIS_LOOP_200_1 
Execute       rtl_gen_preprocess NRZI_coding_Pipeline_VITIS_LOOP_200_1 
INFO-FLOW: Preprocessing Module: NRZI_coding_Pipeline_VITIS_LOOP_232_2 ...
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_232_2 
Execute       cdfg_preprocess -model NRZI_coding_Pipeline_VITIS_LOOP_232_2 
Execute       rtl_gen_preprocess NRZI_coding_Pipeline_VITIS_LOOP_232_2 
INFO-FLOW: Preprocessing Module: NRZI_coding_Pipeline_VITIS_LOOP_263_3 ...
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_263_3 
Execute       cdfg_preprocess -model NRZI_coding_Pipeline_VITIS_LOOP_263_3 
Execute       rtl_gen_preprocess NRZI_coding_Pipeline_VITIS_LOOP_263_3 
INFO-FLOW: Preprocessing Module: NRZI_coding_Pipeline_VITIS_LOOP_295_4 ...
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_295_4 
Execute       cdfg_preprocess -model NRZI_coding_Pipeline_VITIS_LOOP_295_4 
Execute       rtl_gen_preprocess NRZI_coding_Pipeline_VITIS_LOOP_295_4 
INFO-FLOW: Preprocessing Module: NRZI_coding ...
Execute       set_default_model NRZI_coding 
Execute       cdfg_preprocess -model NRZI_coding 
Execute       rtl_gen_preprocess NRZI_coding 
INFO-FLOW: Preprocessing Module: GMSK_modulation_Pipeline_VITIS_LOOP_414_1 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_414_1 
Execute       cdfg_preprocess -model GMSK_modulation_Pipeline_VITIS_LOOP_414_1 
Execute       rtl_gen_preprocess GMSK_modulation_Pipeline_VITIS_LOOP_414_1 
INFO-FLOW: Preprocessing Module: GMSK_modulation_Pipeline_VITIS_LOOP_349_1 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_349_1 
Execute       cdfg_preprocess -model GMSK_modulation_Pipeline_VITIS_LOOP_349_1 
Execute       rtl_gen_preprocess GMSK_modulation_Pipeline_VITIS_LOOP_349_1 
INFO-FLOW: Preprocessing Module: GMSK_modulation_Pipeline_VITIS_LOOP_361_3 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_361_3 
Execute       cdfg_preprocess -model GMSK_modulation_Pipeline_VITIS_LOOP_361_3 
Execute       rtl_gen_preprocess GMSK_modulation_Pipeline_VITIS_LOOP_361_3 
INFO-FLOW: Preprocessing Module: GMSK_modulation_Pipeline_VITIS_LOOP_381_5 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_381_5 
Execute       cdfg_preprocess -model GMSK_modulation_Pipeline_VITIS_LOOP_381_5 
Execute       rtl_gen_preprocess GMSK_modulation_Pipeline_VITIS_LOOP_381_5 
INFO-FLOW: Preprocessing Module: GMSK_modulation_Pipeline_VITIS_LOOP_374_4 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_374_4 
Execute       cdfg_preprocess -model GMSK_modulation_Pipeline_VITIS_LOOP_374_4 
Execute       rtl_gen_preprocess GMSK_modulation_Pipeline_VITIS_LOOP_374_4 
INFO-FLOW: Preprocessing Module: GMSK_modulation_Pipeline_VITIS_LOOP_386_6 ...
Execute       set_default_model GMSK_modulation_Pipeline_VITIS_LOOP_386_6 
Execute       cdfg_preprocess -model GMSK_modulation_Pipeline_VITIS_LOOP_386_6 
Execute       rtl_gen_preprocess GMSK_modulation_Pipeline_VITIS_LOOP_386_6 
INFO-FLOW: Preprocessing Module: GMSK_modulation ...
Execute       set_default_model GMSK_modulation 
Execute       cdfg_preprocess -model GMSK_modulation 
Execute       rtl_gen_preprocess GMSK_modulation 
INFO-FLOW: Preprocessing Module: I_Q_coding ...
Execute       set_default_model I_Q_coding 
Execute       cdfg_preprocess -model I_Q_coding 
Execute       rtl_gen_preprocess I_Q_coding 
INFO-FLOW: Preprocessing Module: amplifier_Pipeline_VITIS_LOOP_464_2 ...
Execute       set_default_model amplifier_Pipeline_VITIS_LOOP_464_2 
Execute       cdfg_preprocess -model amplifier_Pipeline_VITIS_LOOP_464_2 
Execute       rtl_gen_preprocess amplifier_Pipeline_VITIS_LOOP_464_2 
INFO-FLOW: Preprocessing Module: amplifier_Pipeline_VITIS_LOOP_451_1 ...
Execute       set_default_model amplifier_Pipeline_VITIS_LOOP_451_1 
Execute       cdfg_preprocess -model amplifier_Pipeline_VITIS_LOOP_451_1 
Execute       rtl_gen_preprocess amplifier_Pipeline_VITIS_LOOP_451_1 
INFO-FLOW: Preprocessing Module: amplifier ...
Execute       set_default_model amplifier 
Execute       cdfg_preprocess -model amplifier 
Execute       rtl_gen_preprocess amplifier 
INFO-FLOW: Preprocessing Module: emitter ...
Execute       set_default_model emitter 
Execute       cdfg_preprocess -model emitter 
Execute       rtl_gen_preprocess emitter 
INFO-FLOW: Preprocessing Module: channel_Block_entry4_proc_Pipeline_1 ...
Execute       set_default_model channel_Block_entry4_proc_Pipeline_1 
Execute       cdfg_preprocess -model channel_Block_entry4_proc_Pipeline_1 
Execute       rtl_gen_preprocess channel_Block_entry4_proc_Pipeline_1 
INFO-FLOW: Preprocessing Module: channel_Block_entry4_proc ...
Execute       set_default_model channel_Block_entry4_proc 
Execute       cdfg_preprocess -model channel_Block_entry4_proc 
Execute       rtl_gen_preprocess channel_Block_entry4_proc 
INFO-FLOW: Preprocessing Module: channel_Block_arrayinit.end_proc_Pipeline_1 ...
Execute       set_default_model channel_Block_arrayinit.end_proc_Pipeline_1 
Execute       cdfg_preprocess -model channel_Block_arrayinit.end_proc_Pipeline_1 
Execute       rtl_gen_preprocess channel_Block_arrayinit.end_proc_Pipeline_1 
INFO-FLOW: Preprocessing Module: channel_Block_arrayinit.end_proc ...
Execute       set_default_model channel_Block_arrayinit.end_proc 
Execute       cdfg_preprocess -model channel_Block_arrayinit.end_proc 
Execute       rtl_gen_preprocess channel_Block_arrayinit.end_proc 
INFO-FLOW: Preprocessing Module: Shift_frequency_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model Shift_frequency_Pipeline_VITIS_LOOP_13_1 
Execute       cdfg_preprocess -model Shift_frequency_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess Shift_frequency_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Preprocessing Module: Shift_frequency ...
Execute       set_default_model Shift_frequency 
Execute       cdfg_preprocess -model Shift_frequency 
Execute       rtl_gen_preprocess Shift_frequency 
INFO-FLOW: Preprocessing Module: Fading_Pipeline_VITIS_LOOP_102_2 ...
Execute       set_default_model Fading_Pipeline_VITIS_LOOP_102_2 
Execute       cdfg_preprocess -model Fading_Pipeline_VITIS_LOOP_102_2 
Execute       rtl_gen_preprocess Fading_Pipeline_VITIS_LOOP_102_2 
INFO-FLOW: Preprocessing Module: Fading_Pipeline_VITIS_LOOP_256_1 ...
Execute       set_default_model Fading_Pipeline_VITIS_LOOP_256_1 
Execute       cdfg_preprocess -model Fading_Pipeline_VITIS_LOOP_256_1 
Execute       rtl_gen_preprocess Fading_Pipeline_VITIS_LOOP_256_1 
INFO-FLOW: Preprocessing Module: Fading ...
Execute       set_default_model Fading 
Execute       cdfg_preprocess -model Fading 
Execute       rtl_gen_preprocess Fading 
INFO-FLOW: Preprocessing Module: sum ...
Execute       set_default_model sum 
Execute       cdfg_preprocess -model sum 
Execute       rtl_gen_preprocess sum 
INFO-FLOW: Preprocessing Module: Noise_adding_Pipeline_VITIS_LOOP_97_1 ...
Execute       set_default_model Noise_adding_Pipeline_VITIS_LOOP_97_1 
Execute       cdfg_preprocess -model Noise_adding_Pipeline_VITIS_LOOP_97_1 
Execute       rtl_gen_preprocess Noise_adding_Pipeline_VITIS_LOOP_97_1 
INFO-FLOW: Preprocessing Module: Noise_adding_Pipeline_VITIS_LOOP_102_2 ...
Execute       set_default_model Noise_adding_Pipeline_VITIS_LOOP_102_2 
Execute       cdfg_preprocess -model Noise_adding_Pipeline_VITIS_LOOP_102_2 
Execute       rtl_gen_preprocess Noise_adding_Pipeline_VITIS_LOOP_102_2 
INFO-FLOW: Preprocessing Module: Noise_adding_Pipeline_VITIS_LOOP_74_1 ...
Execute       set_default_model Noise_adding_Pipeline_VITIS_LOOP_74_1 
Execute       cdfg_preprocess -model Noise_adding_Pipeline_VITIS_LOOP_74_1 
Execute       rtl_gen_preprocess Noise_adding_Pipeline_VITIS_LOOP_74_1 
INFO-FLOW: Preprocessing Module: Noise_adding ...
Execute       set_default_model Noise_adding 
Execute       cdfg_preprocess -model Noise_adding 
Execute       rtl_gen_preprocess Noise_adding 
INFO-FLOW: Preprocessing Module: channel ...
Execute       set_default_model channel 
Execute       cdfg_preprocess -model channel 
Execute       rtl_gen_preprocess channel 
INFO-FLOW: Preprocessing Module: change_dynamic_Pipeline_VITIS_LOOP_14_1 ...
Execute       set_default_model change_dynamic_Pipeline_VITIS_LOOP_14_1 
Execute       cdfg_preprocess -model change_dynamic_Pipeline_VITIS_LOOP_14_1 
Execute       rtl_gen_preprocess change_dynamic_Pipeline_VITIS_LOOP_14_1 
INFO-FLOW: Preprocessing Module: change_dynamic_Pipeline_VITIS_LOOP_45_2 ...
Execute       set_default_model change_dynamic_Pipeline_VITIS_LOOP_45_2 
Execute       cdfg_preprocess -model change_dynamic_Pipeline_VITIS_LOOP_45_2 
Execute       rtl_gen_preprocess change_dynamic_Pipeline_VITIS_LOOP_45_2 
INFO-FLOW: Preprocessing Module: change_dynamic ...
Execute       set_default_model change_dynamic 
Execute       cdfg_preprocess -model change_dynamic 
Execute       rtl_gen_preprocess change_dynamic 
INFO-FLOW: Preprocessing Module: DAC ...
Execute       set_default_model DAC 
Execute       cdfg_preprocess -model DAC 
Execute       rtl_gen_preprocess DAC 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_1 ...
Execute       set_default_model GMSK_demodulation_Pipeline_1 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_1 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_1 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_2 ...
Execute       set_default_model GMSK_demodulation_Pipeline_2 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_2 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_2 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_3 ...
Execute       set_default_model GMSK_demodulation_Pipeline_3 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_3 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_3 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_4 ...
Execute       set_default_model GMSK_demodulation_Pipeline_4 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_4 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_4 
INFO-FLOW: Preprocessing Module: filtered_list_Pipeline_1 ...
Execute       set_default_model filtered_list_Pipeline_1 
Execute       cdfg_preprocess -model filtered_list_Pipeline_1 
Execute       rtl_gen_preprocess filtered_list_Pipeline_1 
INFO-FLOW: Preprocessing Module: filtered_list_Pipeline_VITIS_LOOP_114_1 ...
Execute       set_default_model filtered_list_Pipeline_VITIS_LOOP_114_1 
Execute       cdfg_preprocess -model filtered_list_Pipeline_VITIS_LOOP_114_1 
Execute       rtl_gen_preprocess filtered_list_Pipeline_VITIS_LOOP_114_1 
INFO-FLOW: Preprocessing Module: filtered_list_Pipeline_VITIS_LOOP_122_2 ...
Execute       set_default_model filtered_list_Pipeline_VITIS_LOOP_122_2 
Execute       cdfg_preprocess -model filtered_list_Pipeline_VITIS_LOOP_122_2 
Execute       rtl_gen_preprocess filtered_list_Pipeline_VITIS_LOOP_122_2 
INFO-FLOW: Preprocessing Module: filtered_list ...
Execute       set_default_model filtered_list 
Execute       cdfg_preprocess -model filtered_list 
Execute       rtl_gen_preprocess filtered_list 
INFO-FLOW: Preprocessing Module: angle_computation ...
Execute       set_default_model angle_computation 
Execute       cdfg_preprocess -model angle_computation 
Execute       rtl_gen_preprocess angle_computation 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_5 ...
Execute       set_default_model GMSK_demodulation_Pipeline_5 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_5 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_5 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_8 ...
Execute       set_default_model GMSK_demodulation_Pipeline_8 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_8 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_8 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 
INFO-FLOW: Preprocessing Module: GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 ...
Execute       set_default_model GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 
Execute       cdfg_preprocess -model GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 
Execute       rtl_gen_preprocess GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 
INFO-FLOW: Preprocessing Module: GMSK_demodulation ...
Execute       set_default_model GMSK_demodulation 
Execute       cdfg_preprocess -model GMSK_demodulation 
Execute       rtl_gen_preprocess GMSK_demodulation 
INFO-FLOW: Preprocessing Module: NRZI_decoding ...
Execute       set_default_model NRZI_decoding 
Execute       cdfg_preprocess -model NRZI_decoding 
Execute       rtl_gen_preprocess NRZI_decoding 
INFO-FLOW: Preprocessing Module: Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 ...
Execute       set_default_model Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 
Execute       cdfg_preprocess -model Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 
Execute       rtl_gen_preprocess Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 
INFO-FLOW: Preprocessing Module: Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 ...
Execute       set_default_model Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 
Execute       cdfg_preprocess -model Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 
Execute       rtl_gen_preprocess Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 
INFO-FLOW: Preprocessing Module: Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 ...
Execute       set_default_model Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 
Execute       cdfg_preprocess -model Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 
Execute       rtl_gen_preprocess Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 
INFO-FLOW: Preprocessing Module: Bits_unstuffing ...
Execute       set_default_model Bits_unstuffing 
Execute       cdfg_preprocess -model Bits_unstuffing 
Execute       rtl_gen_preprocess Bits_unstuffing 
INFO-FLOW: Preprocessing Module: CRC_check_Pipeline_VITIS_LOOP_522_1 ...
Execute       set_default_model CRC_check_Pipeline_VITIS_LOOP_522_1 
Execute       cdfg_preprocess -model CRC_check_Pipeline_VITIS_LOOP_522_1 
Execute       rtl_gen_preprocess CRC_check_Pipeline_VITIS_LOOP_522_1 
INFO-FLOW: Preprocessing Module: CRC_check_Pipeline_VITIS_LOOP_98_1 ...
Execute       set_default_model CRC_check_Pipeline_VITIS_LOOP_98_1 
Execute       cdfg_preprocess -model CRC_check_Pipeline_VITIS_LOOP_98_1 
Execute       rtl_gen_preprocess CRC_check_Pipeline_VITIS_LOOP_98_1 
INFO-FLOW: Preprocessing Module: CRC_check ...
Execute       set_default_model CRC_check 
Execute       cdfg_preprocess -model CRC_check 
Execute       rtl_gen_preprocess CRC_check 
INFO-FLOW: Preprocessing Module: Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 ...
Execute       set_default_model Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 
Execute       cdfg_preprocess -model Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 
Execute       rtl_gen_preprocess Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 
INFO-FLOW: Preprocessing Module: Bytes_flipping_r ...
Execute       set_default_model Bytes_flipping_r 
Execute       cdfg_preprocess -model Bytes_flipping_r 
Execute       rtl_gen_preprocess Bytes_flipping_r 
INFO-FLOW: Preprocessing Module: Information_extraction_Pipeline_VITIS_LOOP_628_7 ...
Execute       set_default_model Information_extraction_Pipeline_VITIS_LOOP_628_7 
Execute       cdfg_preprocess -model Information_extraction_Pipeline_VITIS_LOOP_628_7 
Execute       rtl_gen_preprocess Information_extraction_Pipeline_VITIS_LOOP_628_7 
INFO-FLOW: Preprocessing Module: Information_extraction_Pipeline_VITIS_LOOP_653_8 ...
Execute       set_default_model Information_extraction_Pipeline_VITIS_LOOP_653_8 
Execute       cdfg_preprocess -model Information_extraction_Pipeline_VITIS_LOOP_653_8 
Execute       rtl_gen_preprocess Information_extraction_Pipeline_VITIS_LOOP_653_8 
INFO-FLOW: Preprocessing Module: Information_extraction ...
Execute       set_default_model Information_extraction 
Execute       cdfg_preprocess -model Information_extraction 
Execute       rtl_gen_preprocess Information_extraction 
INFO-FLOW: Preprocessing Module: receiver ...
Execute       set_default_model receiver 
Execute       cdfg_preprocess -model receiver 
Execute       rtl_gen_preprocess receiver 
INFO-FLOW: Preprocessing Module: CPS ...
Execute       set_default_model CPS 
Execute       cdfg_preprocess -model CPS 
Execute       rtl_gen_preprocess CPS 
INFO-FLOW: Preprocessing Module: FPGA_simulator ...
Execute       set_default_model FPGA_simulator 
Execute       cdfg_preprocess -model FPGA_simulator 
Execute       rtl_gen_preprocess FPGA_simulator 
INFO-FLOW: Model list for synthesis: piloting_Block_entry1_proc18 dynamic_data_generation_e_p_c frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 frame_building_e_p_c piloting emitter_Block_entry31_proc19 Read_data Bytes_flipping Compute_CRC_Pipeline_VITIS_LOOP_77_1 Compute_CRC_Pipeline_VITIS_LOOP_81_2 Compute_CRC_Pipeline_VITIS_LOOP_63_1 Compute_CRC_Pipeline_VITIS_LOOP_88_3 Compute_CRC_Pipeline_VITIS_LOOP_92_4 Compute_CRC Bits_stuffing_Pipeline_VITIS_LOOP_113_1 Bits_stuffing_Pipeline_VITIS_LOOP_140_2 Bits_stuffing HDLC_trame_construction16 Trainning_sequence_adding17 NRZI_coding_Pipeline_VITIS_LOOP_200_1 NRZI_coding_Pipeline_VITIS_LOOP_232_2 NRZI_coding_Pipeline_VITIS_LOOP_263_3 NRZI_coding_Pipeline_VITIS_LOOP_295_4 NRZI_coding GMSK_modulation_Pipeline_VITIS_LOOP_414_1 GMSK_modulation_Pipeline_VITIS_LOOP_349_1 GMSK_modulation_Pipeline_VITIS_LOOP_361_3 GMSK_modulation_Pipeline_VITIS_LOOP_381_5 GMSK_modulation_Pipeline_VITIS_LOOP_374_4 GMSK_modulation_Pipeline_VITIS_LOOP_386_6 GMSK_modulation I_Q_coding amplifier_Pipeline_VITIS_LOOP_464_2 amplifier_Pipeline_VITIS_LOOP_451_1 amplifier emitter channel_Block_entry4_proc_Pipeline_1 channel_Block_entry4_proc channel_Block_arrayinit.end_proc_Pipeline_1 channel_Block_arrayinit.end_proc Shift_frequency_Pipeline_VITIS_LOOP_13_1 Shift_frequency Fading_Pipeline_VITIS_LOOP_102_2 Fading_Pipeline_VITIS_LOOP_256_1 Fading sum Noise_adding_Pipeline_VITIS_LOOP_97_1 Noise_adding_Pipeline_VITIS_LOOP_102_2 Noise_adding_Pipeline_VITIS_LOOP_74_1 Noise_adding channel change_dynamic_Pipeline_VITIS_LOOP_14_1 change_dynamic_Pipeline_VITIS_LOOP_45_2 change_dynamic DAC GMSK_demodulation_Pipeline_1 GMSK_demodulation_Pipeline_2 GMSK_demodulation_Pipeline_3 GMSK_demodulation_Pipeline_4 filtered_list_Pipeline_1 filtered_list_Pipeline_VITIS_LOOP_114_1 filtered_list_Pipeline_VITIS_LOOP_122_2 filtered_list angle_computation GMSK_demodulation_Pipeline_5 GMSK_demodulation_Pipeline_VITIS_LOOP_142_1 GMSK_demodulation_Pipeline_VITIS_LOOP_150_2 GMSK_demodulation_Pipeline_8 GMSK_demodulation_Pipeline_VITIS_LOOP_267_1 GMSK_demodulation_Pipeline_VITIS_LOOP_275_2_VITIS_LOOP_279_3 GMSK_demodulation_Pipeline_VITIS_LOOP_315_1 GMSK_demodulation_Pipeline_VITIS_LOOP_335_2 GMSK_demodulation NRZI_decoding Bits_unstuffing_Pipeline_VITIS_LOOP_425_1 Bits_unstuffing_Pipeline_VITIS_LOOP_454_1 Bits_unstuffing_Pipeline_VITIS_LOOP_475_2 Bits_unstuffing CRC_check_Pipeline_VITIS_LOOP_522_1 CRC_check_Pipeline_VITIS_LOOP_98_1 CRC_check Bytes_flipping_r_Pipeline_VITIS_LOOP_495_1 Bytes_flipping_r Information_extraction_Pipeline_VITIS_LOOP_628_7 Information_extraction_Pipeline_VITIS_LOOP_653_8 Information_extraction receiver CPS FPGA_simulator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'piloting_Block_entry1_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model piloting_Block_entry1_proc18 
Execute       schedule -model piloting_Block_entry1_proc18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.142 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting_Block_entry1_proc18.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting_Block_entry1_proc18.sched.adb -f 
INFO-FLOW: Finish scheduling piloting_Block_entry1_proc18.
Execute       set_default_model piloting_Block_entry1_proc18 
Execute       bind -model piloting_Block_entry1_proc18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.143 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting_Block_entry1_proc18.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting_Block_entry1_proc18.bind.adb -f 
INFO-FLOW: Finish binding piloting_Block_entry1_proc18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_data_generation_e_p_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamic_data_generation_e_p_c 
Execute       schedule -model dynamic_data_generation_e_p_c 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.146 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/dynamic_data_generation_e_p_c.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/dynamic_data_generation_e_p_c.sched.adb -f 
INFO-FLOW: Finish scheduling dynamic_data_generation_e_p_c.
Execute       set_default_model dynamic_data_generation_e_p_c 
Execute       bind -model dynamic_data_generation_e_p_c 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.146 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/dynamic_data_generation_e_p_c.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/dynamic_data_generation_e_p_c.bind.adb -f 
INFO-FLOW: Finish binding dynamic_data_generation_e_p_c.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 
Execute       schedule -model frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_324_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_324_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.147 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1.sched.adb -f 
INFO-FLOW: Finish scheduling frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1.
Execute       set_default_model frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 
Execute       bind -model frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.147 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1.bind.adb -f 
INFO-FLOW: Finish binding frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'frame_building_e_p_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model frame_building_e_p_c 
Execute       schedule -model frame_building_e_p_c 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.148 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/frame_building_e_p_c.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/frame_building_e_p_c.sched.adb -f 
INFO-FLOW: Finish scheduling frame_building_e_p_c.
Execute       set_default_model frame_building_e_p_c 
Execute       bind -model frame_building_e_p_c 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.148 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/frame_building_e_p_c.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/frame_building_e_p_c.bind.adb -f 
INFO-FLOW: Finish binding frame_building_e_p_c.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'piloting' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model piloting 
Execute       schedule -model piloting 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.148 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.sched.adb -f 
INFO-FLOW: Finish scheduling piloting.
Execute       set_default_model piloting 
Execute       bind -model piloting 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.148 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.bind.adb -f 
INFO-FLOW: Finish binding piloting.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'emitter_Block_entry31_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model emitter_Block_entry31_proc19 
Execute       schedule -model emitter_Block_entry31_proc19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.148 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter_Block_entry31_proc19.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter_Block_entry31_proc19.sched.adb -f 
INFO-FLOW: Finish scheduling emitter_Block_entry31_proc19.
Execute       set_default_model emitter_Block_entry31_proc19 
Execute       bind -model emitter_Block_entry31_proc19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.148 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter_Block_entry31_proc19.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter_Block_entry31_proc19.bind.adb -f 
INFO-FLOW: Finish binding emitter_Block_entry31_proc19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Read_data 
Execute       schedule -model Read_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.149 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Read_data.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Read_data.sched.adb -f 
INFO-FLOW: Finish scheduling Read_data.
Execute       set_default_model Read_data 
Execute       bind -model Read_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.149 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Read_data.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Read_data.bind.adb -f 
INFO-FLOW: Finish binding Read_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes_flipping' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Bytes_flipping 
Execute       schedule -model Bytes_flipping 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.150 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bytes_flipping.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bytes_flipping.sched.adb -f 
INFO-FLOW: Finish scheduling Bytes_flipping.
Execute       set_default_model Bytes_flipping 
Execute       bind -model Bytes_flipping 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.150 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bytes_flipping.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bytes_flipping.bind.adb -f 
INFO-FLOW: Finish binding Bytes_flipping.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_CRC_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_77_1 
Execute       schedule -model Compute_CRC_Pipeline_VITIS_LOOP_77_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.150 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_77_1.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_77_1.sched.adb -f 
INFO-FLOW: Finish scheduling Compute_CRC_Pipeline_VITIS_LOOP_77_1.
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_77_1 
Execute       bind -model Compute_CRC_Pipeline_VITIS_LOOP_77_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.150 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_77_1.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_77_1.bind.adb -f 
INFO-FLOW: Finish binding Compute_CRC_Pipeline_VITIS_LOOP_77_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_CRC_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_81_2 
Execute       schedule -model Compute_CRC_Pipeline_VITIS_LOOP_81_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.151 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_81_2.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_81_2.sched.adb -f 
INFO-FLOW: Finish scheduling Compute_CRC_Pipeline_VITIS_LOOP_81_2.
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_81_2 
Execute       bind -model Compute_CRC_Pipeline_VITIS_LOOP_81_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.151 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_81_2.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_81_2.bind.adb -f 
INFO-FLOW: Finish binding Compute_CRC_Pipeline_VITIS_LOOP_81_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_CRC_Pipeline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_63_1 
Execute       schedule -model Compute_CRC_Pipeline_VITIS_LOOP_63_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
WARNING: [HLS 200-880] The II Violation in module 'Compute_CRC_Pipeline_VITIS_LOOP_63_1' (loop 'VITIS_LOOP_63_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('fcs_write_ln61', emitter.cpp:61->emitter.cpp:86->emitter.cpp:502) of variable 'fcs', emitter.cpp:65->emitter.cpp:86->emitter.cpp:502 on local variable 'fcs', emitter.cpp:61->emitter.cpp:86->emitter.cpp:502 and 'load' operation 16 bit ('fcs_load', emitter.cpp:63->emitter.cpp:86->emitter.cpp:502) on local variable 'fcs', emitter.cpp:61->emitter.cpp:86->emitter.cpp:502.
WARNING: [HLS 200-880] The II Violation in module 'Compute_CRC_Pipeline_VITIS_LOOP_63_1' (loop 'VITIS_LOOP_63_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('fcs_write_ln61', emitter.cpp:61->emitter.cpp:86->emitter.cpp:502) of variable 'fcs', emitter.cpp:65->emitter.cpp:86->emitter.cpp:502 on local variable 'fcs', emitter.cpp:61->emitter.cpp:86->emitter.cpp:502 and 'load' operation 16 bit ('fcs_load', emitter.cpp:63->emitter.cpp:86->emitter.cpp:502) on local variable 'fcs', emitter.cpp:61->emitter.cpp:86->emitter.cpp:502.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.151 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_63_1.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_63_1.sched.adb -f 
INFO-FLOW: Finish scheduling Compute_CRC_Pipeline_VITIS_LOOP_63_1.
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_63_1 
Execute       bind -model Compute_CRC_Pipeline_VITIS_LOOP_63_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.151 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_63_1.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_63_1.bind.adb -f 
INFO-FLOW: Finish binding Compute_CRC_Pipeline_VITIS_LOOP_63_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_CRC_Pipeline_VITIS_LOOP_88_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_88_3 
Execute       schedule -model Compute_CRC_Pipeline_VITIS_LOOP_88_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_88_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.151 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_88_3.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_88_3.sched.adb -f 
INFO-FLOW: Finish scheduling Compute_CRC_Pipeline_VITIS_LOOP_88_3.
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_88_3 
Execute       bind -model Compute_CRC_Pipeline_VITIS_LOOP_88_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.151 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_88_3.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_88_3.bind.adb -f 
INFO-FLOW: Finish binding Compute_CRC_Pipeline_VITIS_LOOP_88_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_CRC_Pipeline_VITIS_LOOP_92_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_92_4 
Execute       schedule -model Compute_CRC_Pipeline_VITIS_LOOP_92_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_92_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.152 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_92_4.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_92_4.sched.adb -f 
INFO-FLOW: Finish scheduling Compute_CRC_Pipeline_VITIS_LOOP_92_4.
Execute       set_default_model Compute_CRC_Pipeline_VITIS_LOOP_92_4 
Execute       bind -model Compute_CRC_Pipeline_VITIS_LOOP_92_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.152 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_92_4.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC_Pipeline_VITIS_LOOP_92_4.bind.adb -f 
INFO-FLOW: Finish binding Compute_CRC_Pipeline_VITIS_LOOP_92_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_CRC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Compute_CRC 
Execute       schedule -model Compute_CRC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.152 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC.sched.adb -f 
INFO-FLOW: Finish scheduling Compute_CRC.
Execute       set_default_model Compute_CRC 
Execute       bind -model Compute_CRC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.152 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Compute_CRC.bind.adb -f 
INFO-FLOW: Finish binding Compute_CRC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bits_stuffing_Pipeline_VITIS_LOOP_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Bits_stuffing_Pipeline_VITIS_LOOP_113_1 
Execute       schedule -model Bits_stuffing_Pipeline_VITIS_LOOP_113_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.153 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing_Pipeline_VITIS_LOOP_113_1.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing_Pipeline_VITIS_LOOP_113_1.sched.adb -f 
INFO-FLOW: Finish scheduling Bits_stuffing_Pipeline_VITIS_LOOP_113_1.
Execute       set_default_model Bits_stuffing_Pipeline_VITIS_LOOP_113_1 
Execute       bind -model Bits_stuffing_Pipeline_VITIS_LOOP_113_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.153 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing_Pipeline_VITIS_LOOP_113_1.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing_Pipeline_VITIS_LOOP_113_1.bind.adb -f 
INFO-FLOW: Finish binding Bits_stuffing_Pipeline_VITIS_LOOP_113_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bits_stuffing_Pipeline_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Bits_stuffing_Pipeline_VITIS_LOOP_140_2 
Execute       schedule -model Bits_stuffing_Pipeline_VITIS_LOOP_140_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.153 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing_Pipeline_VITIS_LOOP_140_2.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing_Pipeline_VITIS_LOOP_140_2.sched.adb -f 
INFO-FLOW: Finish scheduling Bits_stuffing_Pipeline_VITIS_LOOP_140_2.
Execute       set_default_model Bits_stuffing_Pipeline_VITIS_LOOP_140_2 
Execute       bind -model Bits_stuffing_Pipeline_VITIS_LOOP_140_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.153 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing_Pipeline_VITIS_LOOP_140_2.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing_Pipeline_VITIS_LOOP_140_2.bind.adb -f 
INFO-FLOW: Finish binding Bits_stuffing_Pipeline_VITIS_LOOP_140_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bits_stuffing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Bits_stuffing 
Execute       schedule -model Bits_stuffing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.154 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing.sched.adb -f 
INFO-FLOW: Finish scheduling Bits_stuffing.
Execute       set_default_model Bits_stuffing 
Execute       bind -model Bits_stuffing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.154 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Bits_stuffing.bind.adb -f 
INFO-FLOW: Finish binding Bits_stuffing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HDLC_trame_construction16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model HDLC_trame_construction16 
Execute       schedule -model HDLC_trame_construction16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.154 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/HDLC_trame_construction16.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/HDLC_trame_construction16.sched.adb -f 
INFO-FLOW: Finish scheduling HDLC_trame_construction16.
Execute       set_default_model HDLC_trame_construction16 
Execute       bind -model HDLC_trame_construction16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.154 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/HDLC_trame_construction16.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/HDLC_trame_construction16.bind.adb -f 
INFO-FLOW: Finish binding HDLC_trame_construction16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Trainning_sequence_adding17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Trainning_sequence_adding17 
Execute       schedule -model Trainning_sequence_adding17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.154 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Trainning_sequence_adding17.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Trainning_sequence_adding17.sched.adb -f 
INFO-FLOW: Finish scheduling Trainning_sequence_adding17.
Execute       set_default_model Trainning_sequence_adding17 
Execute       bind -model Trainning_sequence_adding17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.154 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Trainning_sequence_adding17.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/Trainning_sequence_adding17.bind.adb -f 
INFO-FLOW: Finish binding Trainning_sequence_adding17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NRZI_coding_Pipeline_VITIS_LOOP_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_200_1 
Execute       schedule -model NRZI_coding_Pipeline_VITIS_LOOP_200_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_200_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.155 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_200_1.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_200_1.sched.adb -f 
INFO-FLOW: Finish scheduling NRZI_coding_Pipeline_VITIS_LOOP_200_1.
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_200_1 
Execute       bind -model NRZI_coding_Pipeline_VITIS_LOOP_200_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.155 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_200_1.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_200_1.bind.adb -f 
INFO-FLOW: Finish binding NRZI_coding_Pipeline_VITIS_LOOP_200_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NRZI_coding_Pipeline_VITIS_LOOP_232_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_232_2 
Execute       schedule -model NRZI_coding_Pipeline_VITIS_LOOP_232_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_232_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.155 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_232_2.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_232_2.sched.adb -f 
INFO-FLOW: Finish scheduling NRZI_coding_Pipeline_VITIS_LOOP_232_2.
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_232_2 
Execute       bind -model NRZI_coding_Pipeline_VITIS_LOOP_232_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.155 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_232_2.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_232_2.bind.adb -f 
INFO-FLOW: Finish binding NRZI_coding_Pipeline_VITIS_LOOP_232_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NRZI_coding_Pipeline_VITIS_LOOP_263_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_263_3 
Execute       schedule -model NRZI_coding_Pipeline_VITIS_LOOP_263_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_263_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_263_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.156 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_263_3.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_263_3.sched.adb -f 
INFO-FLOW: Finish scheduling NRZI_coding_Pipeline_VITIS_LOOP_263_3.
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_263_3 
Execute       bind -model NRZI_coding_Pipeline_VITIS_LOOP_263_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.156 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_263_3.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_263_3.bind.adb -f 
INFO-FLOW: Finish binding NRZI_coding_Pipeline_VITIS_LOOP_263_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NRZI_coding_Pipeline_VITIS_LOOP_295_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_295_4 
Execute       schedule -model NRZI_coding_Pipeline_VITIS_LOOP_295_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_295_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.157 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_295_4.verbose.sched.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_295_4.sched.adb -f 
INFO-FLOW: Finish scheduling NRZI_coding_Pipeline_VITIS_LOOP_295_4.
Execute       set_default_model NRZI_coding_Pipeline_VITIS_LOOP_295_4 
Execute       bind -model NRZI_coding_Pipeline_VITIS_LOOP_295_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.157 GB.
Execute       syn_report -verbosereport -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_295_4.verbose.bind.rpt 
Execute         list_part -family xc7vx485t-ffg1157-1 
Execute           ap_family_info -name xc7vx485t-ffg1157-1 -data names 
Execute           ap_part_info -quiet -name xc7vx485t-ffg1157-1 -data family 
Execute       db_write -o /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/NRZI_coding_Pipeline_VITIS_LOOP_295_4.bind.adb -f 
INFO-FLOW: Finish binding NRZI_coding_Pipeline_VITIS_LOOP_295_4.
