verilog xil_defaultlib --include "../../../../pj5_temp.srcs/sources_1/bd/ctrl_storage/ipshared/8713/hdl" --include "../../../../pj5_temp.srcs/sources_1/bd/ctrl_storage/ipshared/ec67/hdl" --include "../../../../pj5_temp.srcs/sources_1/bd/ctrl_storage/ipshared/2d50/hdl" --include "../../../../pj5_temp.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_processing_system7_0_0" --include "../../../../pj5_temp.srcs/sources_1/bd/ctrl_storage/ipshared/1b7e/hdl/verilog" --include "../../../../pj5_temp.srcs/sources_1/bd/ctrl_storage/ipshared/122e/hdl/verilog" --include "../../../../pj5_temp.srcs/sources_1/bd/ctrl_storage/ipshared/b205/hdl/verilog" --include "../../../../pj5_temp.srcs/sources_1/bd/ctrl_storage/ipshared/8f82/hdl/verilog" \
"../../../bd/ctrl_storage/ip/ctrl_storage_axis_data_fifo_0_0/sim/ctrl_storage_axis_data_fifo_0_0.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_processing_system7_0_0/sim/ctrl_storage_processing_system7_0_0.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_xlconcat_0_0/sim/ctrl_storage_xlconcat_0_0.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_xbar_0/sim/ctrl_storage_xbar_0.v" \
"../../../bd/ctrl_storage/sim/ctrl_storage.v" \
"../../../bd/ctrl_storage/ipshared/e66b/src/freq_div.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_freq_div_0_0/sim/ctrl_storage_freq_div_0_0.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_util_vector_logic_0_0/sim/ctrl_storage_util_vector_logic_0_0.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_util_vector_logic_0_1/sim/ctrl_storage_util_vector_logic_0_1.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_xlconstant_0_0/sim/ctrl_storage_xlconstant_0_0.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/bd_0/sim/bd_0105.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/bd_0/ip/ip_0/sim/bd_0105_ila_lib_0.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/bd_0/ip/ip_1/bd_0105_g_inst_0_gigantic_mux.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/bd_0/ip/ip_1/sim/bd_0105_g_inst_0.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/sim/ctrl_storage_system_ila_0_1.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_xlconcat_2_0/sim/ctrl_storage_xlconcat_2_0.v" \
"../../../bd/ctrl_storage/ipshared/aec1/src/pretender.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_pretender_1_0/sim/ctrl_storage_pretender_1_0.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_auto_pc_0/sim/ctrl_storage_auto_pc_0.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_auto_pc_1/sim/ctrl_storage_auto_pc_1.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_auto_us_0/sim/ctrl_storage_auto_us_0.v" \
"../../../bd/ctrl_storage/ipshared/766c/src/ctrl_v4.v" \
"../../../bd/ctrl_storage/ip/ctrl_storage_ctrl_mod2_0_0/sim/ctrl_storage_ctrl_mod2_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
