#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021f874eddc0 .scope module, "control" "control" 2 1;
 .timescale 0 0;
v0000021f8757b2b0_0 .var "clk", 0 0;
v0000021f8757bc10_0 .var "immediate_input", 7 0;
v0000021f8757b7b0_0 .var "instruction", 7 0;
v0000021f8757a8b0_0 .var "opcode", 3 0;
S_0000021f87500a00 .scope module, "main" "main" 2 30, 3 1 0, S_0000021f874eddc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "instruction";
    .port_info 2 /INPUT 8 "immediate_input";
v0000021f87579760_0 .var "alu_enable", 0 0;
v0000021f87579080_0 .net "carry_flag", 0 0, v0000021f874edf50_0;  1 drivers
v0000021f87579da0_0 .net "clk", 0 0, v0000021f8757b2b0_0;  1 drivers
v0000021f875791c0_0 .var "data_bus_in", 7 0;
v0000021f87579bc0_0 .net "data_bus_out", 7 0, L_0000021f8757a810;  1 drivers
v0000021f87579940_0 .net "immediate_input", 7 0, v0000021f8757bc10_0;  1 drivers
v0000021f87579260_0 .net "instruction", 3 0, v0000021f8757a8b0_0;  1 drivers
v0000021f875799e0_0 .var "mem_enable", 0 0;
v0000021f87579c60_0 .var "mode", 2 0;
v0000021f87579d00_0 .var "read_write", 0 0;
v0000021f87579e40_0 .var "register_select", 1 0;
v0000021f875793a0_0 .net "sum", 7 0, L_0000021f87512a10;  1 drivers
v0000021f8757a450_0 .net "zero_flag", 0 0, v0000021f874aa0b0_0;  1 drivers
S_0000021f87500b90 .scope module, "alu" "alu" 3 41, 4 1 0, S_0000021f87500a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 3 "mode";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 8 "in_b";
    .port_info 5 /OUTPUT 8 "out";
    .port_info 6 /OUTPUT 1 "flag_zero";
    .port_info 7 /OUTPUT 1 "flag_carry";
P_0000021f8751d8f0 .param/l "N" 0 4 11, +C4<00000000000000000000000000001000>;
L_0000021f87512a10 .functor BUFZ 8, v0000021f874e92a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000021f874e92a0_0 .var "buf_out", 7 0;
v0000021f875170c0_0 .net "clk", 0 0, v0000021f8757b2b0_0;  alias, 1 drivers
v0000021f874e93e0_0 .net "enable", 0 0, v0000021f87579760_0;  1 drivers
v0000021f874edf50_0 .var "flag_carry", 0 0;
v0000021f874aa0b0_0 .var "flag_zero", 0 0;
v0000021f87500d20_0 .net "in_a", 7 0, v0000021f8757bc10_0;  alias, 1 drivers
v0000021f87579a80_0 .net "in_b", 7 0, L_0000021f8757a810;  alias, 1 drivers
v0000021f87579b20_0 .net "mode", 2 0, v0000021f87579c60_0;  1 drivers
v0000021f875796c0_0 .net "out", 7 0, L_0000021f87512a10;  alias, 1 drivers
v0000021f87579440_0 .var "temp_reg", 7 0;
E_0000021f8751d2f0 .event posedge, v0000021f875170c0_0;
S_0000021f874f4940 .scope module, "registers" "registers" 3 39, 5 1 0, S_0000021f87500a00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "register_select";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "mem_enable";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 8 "data_bus_in";
    .port_info 5 /OUTPUT 8 "data_bus_out";
L_0000021f875b0088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021f87579800_0 .net/2u *"_ivl_0", 7 0, L_0000021f875b0088;  1 drivers
v0000021f875794e0_0 .net "clk", 0 0, v0000021f8757b2b0_0;  alias, 1 drivers
v0000021f87579580_0 .net "data_bus_in", 7 0, v0000021f875791c0_0;  1 drivers
v0000021f875798a0_0 .net "data_bus_out", 7 0, L_0000021f8757a810;  alias, 1 drivers
v0000021f87579ee0_0 .net "mem_enable", 0 0, v0000021f875799e0_0;  1 drivers
v0000021f87579620_0 .net "read_write", 0 0, v0000021f87579d00_0;  1 drivers
v0000021f87579120 .array "register_array", 0 1, 7 0;
v0000021f87579300_0 .net "register_select", 1 0, v0000021f87579e40_0;  1 drivers
v0000021f87579f80_0 .var "temp_reg", 7 0;
L_0000021f8757a810 .functor MUXZ 8, L_0000021f875b0088, v0000021f87579f80_0, v0000021f87579d00_0, C4<>;
    .scope S_0000021f874f4940;
T_0 ;
    %wait E_0000021f8751d2f0;
    %load/vec4 v0000021f87579ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000021f87579620_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000021f87579300_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0000021f87579120, 4;
    %store/vec4 v0000021f87579f80_0, 0, 8;
    %load/vec4 v0000021f87579300_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0000021f87579120, 4;
    %vpi_call 5 21 "$display", "READ   - Address=%d, Register_contents: %d", v0000021f87579300_0, S<0,vec4,u8> {1 0 0};
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000021f87579580_0;
    %load/vec4 v0000021f87579300_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0000021f87579120, 4, 0;
    %load/vec4 v0000021f87579300_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0000021f87579120, 4;
    %vpi_call 5 25 "$display", "WRITE   - Address=%d, Register_contents: %d", v0000021f87579300_0, S<0,vec4,u8> {1 0 0};
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021f87500b90;
T_1 ;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f874edf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f874aa0b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021f87579440_0, 0, 8;
    %vpi_call 4 29 "$display", "Entered ALU" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000021f87500b90;
T_2 ;
    %wait E_0000021f8751d2f0;
    %load/vec4 v0000021f874e93e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 4 35 "$display", "Mode Check" {0 0 0};
    %load/vec4 v0000021f87579b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000021f874e92a0_0, 0, 8;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0000021f87500d20_0;
    %pad/u 9;
    %load/vec4 v0000021f87579a80_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0000021f874e92a0_0, 0, 8;
    %store/vec4 v0000021f874edf50_0, 0, 1;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0000021f87500d20_0;
    %pad/u 9;
    %load/vec4 v0000021f87579a80_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000021f87579440_0, 0, 8;
    %store/vec4 v0000021f874edf50_0, 0, 1;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0000021f87500d20_0;
    %pad/u 9;
    %load/vec4 v0000021f87579a80_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000021f874e92a0_0, 0, 8;
    %store/vec4 v0000021f874edf50_0, 0, 1;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0000021f87500d20_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0000021f874e92a0_0, 0, 8;
    %store/vec4 v0000021f874edf50_0, 0, 1;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0000021f87500d20_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0000021f874e92a0_0, 0, 8;
    %store/vec4 v0000021f874edf50_0, 0, 1;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0000021f87500d20_0;
    %load/vec4 v0000021f87579a80_0;
    %and;
    %store/vec4 v0000021f874e92a0_0, 0, 8;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0000021f87500d20_0;
    %load/vec4 v0000021f87579a80_0;
    %or;
    %store/vec4 v0000021f874e92a0_0, 0, 8;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0000021f87500d20_0;
    %load/vec4 v0000021f87579a80_0;
    %xor;
    %store/vec4 v0000021f874e92a0_0, 0, 8;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %vpi_call 4 47 "$display", "Operation Complete!" {0 0 0};
    %load/vec4 v0000021f874e92a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000021f87579440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %pad/s 1;
    %store/vec4 v0000021f874aa0b0_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021f87500a00;
T_3 ;
    %wait E_0000021f8751d2f0;
    %load/vec4 v0000021f87579260_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %vpi_call 3 63 "$display", "Entered Adder Block" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f87579c60_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %vpi_call 3 68 "$display", "Entered Adder Block" {0 0 0};
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %load/vec4 v0000021f875793a0_0;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021f87579c60_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %load/vec4 v0000021f875793a0_0;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021f87579c60_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %load/vec4 v0000021f875793a0_0;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021f87579c60_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %load/vec4 v0000021f875793a0_0;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000021f87579c60_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %load/vec4 v0000021f875793a0_0;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000021f87579c60_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579760_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %load/vec4 v0000021f875793a0_0;
    %store/vec4 v0000021f875791c0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f87579d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f87579e40_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f875799e0_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021f87500a00;
T_4 ;
    %vpi_call 3 135 "$monitor", "time = %2d, instruction = %b, A = %d, data_bus_out = %d, SUM = %b, zero_flag = %b, carry_flag = %b", $time, v0000021f87579260_0, v0000021f87579940_0, v0000021f87579bc0_0, v0000021f875793a0_0, v0000021f8757a450_0, v0000021f87579080_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000021f874eddc0;
T_5 ;
    %pushi/vec4 198, 0, 8;
    %store/vec4 v0000021f8757b7b0_0, 0, 8;
    %load/vec4 v0000021f8757b7b0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000021f8757a8b0_0, 0, 4;
T_5.0 ;
    %delay 20, 0;
    %load/vec4 v0000021f8757b2b0_0;
    %inv;
    %store/vec4 v0000021f8757b2b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000021f874eddc0;
T_6 ;
    %delay 50, 0;
    %load/vec4 v0000021f8757a8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0000021f8757b7b0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021f8757bc10_0, 4, 4;
    %load/vec4 v0000021f8757bc10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.3, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021f8757bc10_0, 4, 4;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0000021f8757b7b0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021f8757bc10_0, 4, 2;
    %load/vec4 v0000021f8757bc10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 63, 0, 6;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021f8757bc10_0, 4, 6;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %vpi_call 2 56 "$display", "Input - %d", v0000021f8757bc10_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "control.v";
    "main.v";
    "alu\alu.v";
    "registers\registers.v";
