# Benchmark "control_merge" written by ABC on Sun Jul 13 14:41:36 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins_valid[0] ins_valid[1] ins_valid[2] \
 ins_valid[3] ins_valid[4] ins_valid[5] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] outs[0] outs[1] outs[2] outs[3] outs[4] outs_valid index[0] \
 index[1] index_valid

.latch       n112 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n117 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n122 control.tehb.dataReg[0]  0
.latch       n127 control.tehb.dataReg[1]  0
.latch       n132 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n72
01 1
.names control.tehb.control.fullReg new_n72 ins_ready[1]
01 1
.names ins_valid[0] new_n72 new_n74
00 1
.names ins_valid[2] new_n74 new_n75
11 1
.names control.tehb.control.fullReg new_n75 ins_ready[2]
01 1
.names ins_valid[3] new_n74 new_n77
11 1
.names new_n75 new_n77 new_n78
01 1
.names control.tehb.control.fullReg new_n78 ins_ready[3]
01 1
.names new_n75 new_n78 new_n80
00 1
.names new_n74 new_n80 new_n81
11 1
.names ins_valid[4] new_n81 new_n82
11 1
.names control.tehb.control.fullReg new_n82 ins_ready[4]
01 1
.names new_n81 new_n82 new_n84
10 1
.names ins_valid[5] new_n84 new_n85
11 1
.names control.tehb.control.fullReg new_n85 ins_ready[5]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n87
11 1
.names control.tehb.control.fullReg new_n80 new_n88
00 1
.names new_n87 new_n88 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n90
11 1
.names new_n72 new_n78 new_n91
00 1
.names new_n82 new_n91 new_n92
00 1
.names new_n85 new_n92 new_n93
00 1
.names control.tehb.control.fullReg new_n93 new_n94
00 1
.names new_n90 new_n94 index[0]
00 0
.names ins[5] index[0] new_n96
11 1
.names ins[0] index[0] new_n97
10 1
.names new_n96 new_n97 new_n98
00 1
.names index[1] new_n98 new_n99
00 1
.names ins[10] index[0] new_n100
10 1
.names ins[15] index[0] new_n101
11 1
.names new_n100 new_n101 new_n102
00 1
.names index[1] new_n102 new_n103
10 1
.names new_n99 new_n103 outs[0]
00 0
.names ins[6] index[0] new_n105
11 1
.names ins[1] index[0] new_n106
10 1
.names new_n105 new_n106 new_n107
00 1
.names index[1] new_n107 new_n108
00 1
.names ins[11] index[0] new_n109
10 1
.names ins[16] index[0] new_n110
11 1
.names new_n109 new_n110 new_n111
00 1
.names index[1] new_n111 new_n112_1
10 1
.names new_n108 new_n112_1 outs[1]
00 0
.names ins[7] index[0] new_n114
11 1
.names ins[2] index[0] new_n115
10 1
.names new_n114 new_n115 new_n116
00 1
.names index[1] new_n116 new_n117_1
00 1
.names ins[12] index[0] new_n118
10 1
.names ins[17] index[0] new_n119
11 1
.names new_n118 new_n119 new_n120
00 1
.names index[1] new_n120 new_n121
10 1
.names new_n117_1 new_n121 outs[2]
00 0
.names ins[8] index[0] new_n123
11 1
.names ins[3] index[0] new_n124
10 1
.names new_n123 new_n124 new_n125
00 1
.names index[1] new_n125 new_n126
00 1
.names ins[18] index[0] new_n127_1
11 1
.names ins[13] index[0] new_n128
10 1
.names new_n127_1 new_n128 new_n129
00 1
.names index[1] new_n129 new_n130
10 1
.names new_n126 new_n130 outs[3]
00 0
.names ins[9] index[0] new_n132_1
11 1
.names ins[4] index[0] new_n133
10 1
.names new_n132_1 new_n133 new_n134
00 1
.names index[1] new_n134 new_n135
00 1
.names ins[19] index[0] new_n136
11 1
.names ins[14] index[0] new_n137
10 1
.names new_n136 new_n137 new_n138
00 1
.names index[1] new_n138 new_n139
10 1
.names new_n135 new_n139 outs[4]
00 0
.names new_n84 new_n85 new_n141
10 1
.names control.tehb.control.fullReg new_n141 new_n142
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n142 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n142 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n145
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n146
01 1
.names new_n145 new_n146 new_n147
00 1
.names rst new_n147 new_n148
00 1
.names new_n142 new_n148 n132
01 1
.names new_n145 n132 n112
01 0
.names new_n146 n132 n117
01 0
.names control.tehb.control.fullReg new_n147 new_n152
00 1
.names new_n141 new_n152 new_n153
01 1
.names control.tehb.dataReg[0] new_n153 new_n154
10 1
.names new_n93 new_n153 new_n155
01 1
.names new_n154 new_n155 new_n156
00 1
.names rst new_n156 n122
00 1
.names control.tehb.dataReg[1] new_n153 new_n158
10 1
.names new_n80 new_n153 new_n159
01 1
.names new_n158 new_n159 new_n160
00 1
.names rst new_n160 n127
00 1
.end
