{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562148792403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562148792403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 18:13:12 2019 " "Processing started: Wed Jul 03 18:13:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562148792403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562148792403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off date -c date " "Command: quartus_map --read_settings_files=on --write_settings_files=off date -c date" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562148792403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1562148792803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "date.v 1 1 " "Found 1 design units, including 1 entities, in source file date.v" { { "Info" "ISGN_ENTITY_NAME" "1 date " "Found entity 1: date" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148792908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148792908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/A/Desktop/data2222222/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148792913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148792913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562148793143 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beep_count top.v(8) " "Verilog HDL or VHDL warning at top.v(8): object \"beep_count\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/A/Desktop/data2222222/top.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562148793143 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beep_count_end top.v(9) " "Verilog HDL or VHDL warning at top.v(9): object \"beep_count_end\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/A/Desktop/data2222222/top.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562148793143 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "temp_disp.v 1 1 " "Using design file temp_disp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 temp_disp " "Found entity 1: temp_disp" {  } { { "temp_disp.v" "" { Text "C:/Users/A/Desktop/data2222222/temp_disp.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148793173 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1562148793173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_disp temp_disp:U2 " "Elaborating entity \"temp_disp\" for hierarchy \"temp_disp:U2\"" {  } { { "top.v" "U2" { Text "C:/Users/A/Desktop/data2222222/top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148793173 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg_led.v 1 1 " "Using design file seg_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148793198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1562148793198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led temp_disp:U2\|seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"temp_disp:U2\|seg_led:u_seg_led\"" {  } { { "temp_disp.v" "u_seg_led" { Text "C:/Users/A/Desktop/data2222222/temp_disp.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148793203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(43) " "Verilog HDL assignment warning at seg_led.v(43): truncated value with size 20 to match size of target (4)" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793203 "|top|temp_disp:U2|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(44) " "Verilog HDL assignment warning at seg_led.v(44): truncated value with size 20 to match size of target (4)" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793203 "|top|temp_disp:U2|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(45) " "Verilog HDL assignment warning at seg_led.v(45): truncated value with size 20 to match size of target (4)" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793203 "|top|temp_disp:U2|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(46) " "Verilog HDL assignment warning at seg_led.v(46): truncated value with size 20 to match size of target (4)" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793203 "|top|temp_disp:U2|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(47) " "Verilog HDL assignment warning at seg_led.v(47): truncated value with size 20 to match size of target (4)" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793203 "|top|temp_disp:U2|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(48) " "Verilog HDL assignment warning at seg_led.v(48): truncated value with size 20 to match size of target (4)" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793203 "|top|temp_disp:U2|seg_led:u_seg_led"}
{ "Warning" "WSGN_SEARCH_FILE" "ds18b20_dri.v 1 1 " "Using design file ds18b20_dri.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_dri " "Found entity 1: ds18b20_dri" {  } { { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148793223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1562148793223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20_dri temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri " "Elaborating entity \"ds18b20_dri\" for hierarchy \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\"" {  } { { "temp_disp.v" "u1_ds18b20_dri" { Text "C:/Users/A/Desktop/data2222222/temp_disp.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148793233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "date date:U1 " "Elaborating entity \"date\" for hierarchy \"date:U1\"" {  } { { "top.v" "U1" { Text "C:/Users/A/Desktop/data2222222/top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148793238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 date.v(34) " "Verilog HDL assignment warning at date.v(34): truncated value with size 32 to match size of target (25)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 date.v(140) " "Verilog HDL assignment warning at date.v(140): truncated value with size 16 to match size of target (15)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 date.v(149) " "Verilog HDL assignment warning at date.v(149): truncated value with size 16 to match size of target (8)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 date.v(150) " "Verilog HDL assignment warning at date.v(150): truncated value with size 16 to match size of target (8)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 date.v(151) " "Verilog HDL assignment warning at date.v(151): truncated value with size 16 to match size of target (8)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 date.v(152) " "Verilog HDL assignment warning at date.v(152): truncated value with size 15 to match size of target (8)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 date.v(167) " "Verilog HDL assignment warning at date.v(167): truncated value with size 16 to match size of target (8)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 date.v(168) " "Verilog HDL assignment warning at date.v(168): truncated value with size 16 to match size of target (8)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 date.v(169) " "Verilog HDL assignment warning at date.v(169): truncated value with size 16 to match size of target (8)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 date.v(170) " "Verilog HDL assignment warning at date.v(170): truncated value with size 15 to match size of target (8)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 date.v(256) " "Verilog HDL assignment warning at date.v(256): truncated value with size 16 to match size of target (15)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 date.v(288) " "Verilog HDL assignment warning at date.v(288): truncated value with size 16 to match size of target (15)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 date.v(294) " "Verilog HDL assignment warning at date.v(294): truncated value with size 16 to match size of target (15)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793243 "|top|date:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 date.v(610) " "Verilog HDL assignment warning at date.v(610): truncated value with size 32 to match size of target (5)" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562148793273 "|top|date:U1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "date:U1\|Ram0 " "RAM logic \"date:U1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "date.v" "Ram0" { Text "C:/Users/A/Desktop/data2222222/date.v" 574 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1562148793974 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1562148793974 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod2\"" {  } { { "date.v" "Mod2" { Text "C:/Users/A/Desktop/data2222222/date.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Div2\"" {  } { { "date.v" "Div2" { Text "C:/Users/A/Desktop/data2222222/date.v" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod9\"" {  } { { "date.v" "Mod9" { Text "C:/Users/A/Desktop/data2222222/date.v" 530 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod1\"" {  } { { "date.v" "Mod1" { Text "C:/Users/A/Desktop/data2222222/date.v" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Div8\"" {  } { { "date.v" "Div8" { Text "C:/Users/A/Desktop/data2222222/date.v" 529 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Div1\"" {  } { { "date.v" "Div1" { Text "C:/Users/A/Desktop/data2222222/date.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod10\"" {  } { { "date.v" "Mod10" { Text "C:/Users/A/Desktop/data2222222/date.v" 548 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod0\"" {  } { { "date.v" "Mod0" { Text "C:/Users/A/Desktop/data2222222/date.v" 162 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Div9\"" {  } { { "date.v" "Div9" { Text "C:/Users/A/Desktop/data2222222/date.v" 547 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Div0\"" {  } { { "date.v" "Div0" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod7\"" {  } { { "date.v" "Mod7" { Text "C:/Users/A/Desktop/data2222222/date.v" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Div7\"" {  } { { "date.v" "Div7" { Text "C:/Users/A/Desktop/data2222222/date.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod6\"" {  } { { "date.v" "Mod6" { Text "C:/Users/A/Desktop/data2222222/date.v" 172 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Div6\"" {  } { { "date.v" "Div6" { Text "C:/Users/A/Desktop/data2222222/date.v" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod5\"" {  } { { "date.v" "Mod5" { Text "C:/Users/A/Desktop/data2222222/date.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod4\"" {  } { { "date.v" "Mod4" { Text "C:/Users/A/Desktop/data2222222/date.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Div5\"" {  } { { "date.v" "Div5" { Text "C:/Users/A/Desktop/data2222222/date.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod3\"" {  } { { "date.v" "Mod3" { Text "C:/Users/A/Desktop/data2222222/date.v" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Div4\"" {  } { { "date.v" "Div4" { Text "C:/Users/A/Desktop/data2222222/date.v" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Div3\"" {  } { { "date.v" "Div3" { Text "C:/Users/A/Desktop/data2222222/date.v" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temp_disp:U2\|seg_led:u_seg_led\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temp_disp:U2\|seg_led:u_seg_led\|Div4\"" {  } { { "seg_led.v" "Div4" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temp_disp:U2\|seg_led:u_seg_led\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temp_disp:U2\|seg_led:u_seg_led\|Mod3\"" {  } { { "seg_led.v" "Mod3" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temp_disp:U2\|seg_led:u_seg_led\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temp_disp:U2\|seg_led:u_seg_led\|Div3\"" {  } { { "seg_led.v" "Div3" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temp_disp:U2\|seg_led:u_seg_led\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temp_disp:U2\|seg_led:u_seg_led\|Mod2\"" {  } { { "seg_led.v" "Mod2" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temp_disp:U2\|seg_led:u_seg_led\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temp_disp:U2\|seg_led:u_seg_led\|Mod4\"" {  } { { "seg_led.v" "Mod4" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temp_disp:U2\|seg_led:u_seg_led\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temp_disp:U2\|seg_led:u_seg_led\|Div2\"" {  } { { "seg_led.v" "Div2" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temp_disp:U2\|seg_led:u_seg_led\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temp_disp:U2\|seg_led:u_seg_led\|Mod1\"" {  } { { "seg_led.v" "Mod1" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:U1\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:U1\|Mod8\"" {  } { { "date.v" "Mod8" { Text "C:/Users/A/Desktop/data2222222/date.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|Mult0\"" {  } { { "ds18b20_dri.v" "Mult0" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|Div0\"" {  } { { "ds18b20_dri.v" "Div0" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794663 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1562148794663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:U1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"date:U1\|lpm_divide:Mod2\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:U1\|lpm_divide:Mod2 " "Instantiated megafunction \"date:U1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148794713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148794713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148794713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148794713 ""}  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148794713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148794773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148794773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148794803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148794803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148794823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148794823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148794893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148794893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148794954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148794954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:U1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"date:U1\|lpm_divide:Div2\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148794964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:U1\|lpm_divide:Div2 " "Instantiated megafunction \"date:U1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148794964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148794964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148794964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148794964 ""}  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148794964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:U1\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"date:U1\|lpm_divide:Mod5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148795244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:U1\|lpm_divide:Mod5 " "Instantiated megafunction \"date:U1\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795244 ""}  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148795244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:U1\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"date:U1\|lpm_divide:Mod4\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148795384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:U1\|lpm_divide:Mod4 " "Instantiated megafunction \"date:U1\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795384 ""}  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148795384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_7bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:U1\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"date:U1\|lpm_divide:Div5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148795533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:U1\|lpm_divide:Div5 " "Instantiated megafunction \"date:U1\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795533 ""}  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148795533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:U1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"date:U1\|lpm_divide:Mod3\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148795703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:U1\|lpm_divide:Mod3 " "Instantiated megafunction \"date:U1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795703 ""}  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148795703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hcm " "Found entity 1: lpm_divide_hcm" {  } { { "db/lpm_divide_hcm.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_hcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:U1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"date:U1\|lpm_divide:Div4\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148795853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:U1\|lpm_divide:Div4 " "Instantiated megafunction \"date:U1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795853 ""}  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148795853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148795971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148795971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:U1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"date:U1\|lpm_divide:Div3\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148795991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:U1\|lpm_divide:Div3 " "Instantiated megafunction \"date:U1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148795991 ""}  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148795991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div4\"" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148796071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div4 " "Instantiated megafunction \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796071 ""}  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148796071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod3\"" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148796212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod3 " "Instantiated megafunction \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796212 ""}  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148796212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div3\"" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148796302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div3 " "Instantiated megafunction \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796302 ""}  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148796302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div2\"" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148796479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div2 " "Instantiated megafunction \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796479 ""}  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148796479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_akm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:U1\|lpm_divide:Mod8 " "Elaborated megafunction instantiation \"date:U1\|lpm_divide:Mod8\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148796652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:U1\|lpm_divide:Mod8 " "Instantiated megafunction \"date:U1\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796652 ""}  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148796652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/lpm_divide_9bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_g7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148796771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148796771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\"" {  } { { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148796831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0 " "Instantiated megafunction \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796831 ""}  } { { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148796831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|multcore:mult_core temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartus_13/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796871 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "g:/quartus_13/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartus_13/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148796941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148797001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148797001 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartus_13/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148797011 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartus_13/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148797011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/Users/A/Desktop/data2222222/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562148797081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562148797081 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|altshift:external_latency_ffs temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartus_13/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148797101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_divide:Div0\"" {  } { { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148797111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_divide:Div0 " "Instantiated megafunction \"temp_disp:U2\|ds18b20_dri:u1_ds18b20_dri\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148797111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148797111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148797111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562148797111 ""}  } { { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 312 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562148797111 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 209 -1 0 } } { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } } { "seg_led.v" "" { Text "C:/Users/A/Desktop/data2222222/seg_led.v" 29 -1 0 } } { "ds18b20_dri.v" "" { Text "C:/Users/A/Desktop/data2222222/ds18b20_dri.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1562148798208 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1562148798208 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_14\[0\] date:U1\|two_14\[0\]~_emulated date:U1\|two_14\[0\]~1 " "Register \"date:U1\|two_14\[0\]\" is converted into an equivalent circuit using register \"date:U1\|two_14\[0\]~_emulated\" and latch \"date:U1\|two_14\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_14[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_13\[0\] date:U1\|two_13\[0\]~_emulated date:U1\|two_13\[0\]~1 " "Register \"date:U1\|two_13\[0\]\" is converted into an equivalent circuit using register \"date:U1\|two_13\[0\]~_emulated\" and latch \"date:U1\|two_13\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_13[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_11\[0\] date:U1\|two_11\[0\]~_emulated date:U1\|two_11\[0\]~1 " "Register \"date:U1\|two_11\[0\]\" is converted into an equivalent circuit using register \"date:U1\|two_11\[0\]~_emulated\" and latch \"date:U1\|two_11\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_11[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_10\[0\] date:U1\|two_10\[0\]~_emulated date:U1\|two_10\[0\]~1 " "Register \"date:U1\|two_10\[0\]\" is converted into an equivalent circuit using register \"date:U1\|two_10\[0\]~_emulated\" and latch \"date:U1\|two_10\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_10[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_8\[0\] date:U1\|two_8\[0\]~_emulated date:U1\|two_8\[0\]~1 " "Register \"date:U1\|two_8\[0\]\" is converted into an equivalent circuit using register \"date:U1\|two_8\[0\]~_emulated\" and latch \"date:U1\|two_8\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_8[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_7\[0\] date:U1\|two_7\[0\]~_emulated date:U1\|two_7\[0\]~1 " "Register \"date:U1\|two_7\[0\]\" is converted into an equivalent circuit using register \"date:U1\|two_7\[0\]~_emulated\" and latch \"date:U1\|two_7\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_7[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_10\[0\] date:U1\|one_10\[0\]~_emulated date:U1\|one_10\[0\]~1 " "Register \"date:U1\|one_10\[0\]\" is converted into an equivalent circuit using register \"date:U1\|one_10\[0\]~_emulated\" and latch \"date:U1\|one_10\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_10[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_9\[0\] date:U1\|one_9\[0\]~_emulated date:U1\|one_9\[0\]~1 " "Register \"date:U1\|one_9\[0\]\" is converted into an equivalent circuit using register \"date:U1\|one_9\[0\]~_emulated\" and latch \"date:U1\|one_9\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_9[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_7\[0\] date:U1\|one_7\[0\]~_emulated date:U1\|one_7\[0\]~1 " "Register \"date:U1\|one_7\[0\]\" is converted into an equivalent circuit using register \"date:U1\|one_7\[0\]~_emulated\" and latch \"date:U1\|one_7\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_7[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_6\[0\] date:U1\|one_6\[0\]~_emulated date:U1\|one_6\[0\]~1 " "Register \"date:U1\|one_6\[0\]\" is converted into an equivalent circuit using register \"date:U1\|one_6\[0\]~_emulated\" and latch \"date:U1\|one_6\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_6[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_4\[0\] date:U1\|one_4\[0\]~_emulated date:U1\|one_4\[0\]~1 " "Register \"date:U1\|one_4\[0\]\" is converted into an equivalent circuit using register \"date:U1\|one_4\[0\]~_emulated\" and latch \"date:U1\|one_4\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_4[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_3\[0\] date:U1\|one_3\[0\]~_emulated date:U1\|one_3\[0\]~1 " "Register \"date:U1\|one_3\[0\]\" is converted into an equivalent circuit using register \"date:U1\|one_3\[0\]~_emulated\" and latch \"date:U1\|one_3\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_2\[0\] date:U1\|one_2\[0\]~_emulated date:U1\|one_2\[0\]~1 " "Register \"date:U1\|one_2\[0\]\" is converted into an equivalent circuit using register \"date:U1\|one_2\[0\]~_emulated\" and latch \"date:U1\|one_2\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_1\[0\] date:U1\|one_1\[0\]~_emulated date:U1\|one_1\[0\]~1 " "Register \"date:U1\|one_1\[0\]\" is converted into an equivalent circuit using register \"date:U1\|one_1\[0\]~_emulated\" and latch \"date:U1\|one_1\[0\]~1\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_14\[1\] date:U1\|two_14\[1\]~_emulated date:U1\|two_14\[1\]~5 " "Register \"date:U1\|two_14\[1\]\" is converted into an equivalent circuit using register \"date:U1\|two_14\[1\]~_emulated\" and latch \"date:U1\|two_14\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_14[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_13\[1\] date:U1\|two_13\[1\]~_emulated date:U1\|two_13\[1\]~5 " "Register \"date:U1\|two_13\[1\]\" is converted into an equivalent circuit using register \"date:U1\|two_13\[1\]~_emulated\" and latch \"date:U1\|two_13\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_13[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_11\[1\] date:U1\|two_11\[1\]~_emulated date:U1\|two_11\[1\]~5 " "Register \"date:U1\|two_11\[1\]\" is converted into an equivalent circuit using register \"date:U1\|two_11\[1\]~_emulated\" and latch \"date:U1\|two_11\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_11[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_10\[1\] date:U1\|two_10\[1\]~_emulated date:U1\|two_10\[1\]~5 " "Register \"date:U1\|two_10\[1\]\" is converted into an equivalent circuit using register \"date:U1\|two_10\[1\]~_emulated\" and latch \"date:U1\|two_10\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_10[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_8\[1\] date:U1\|two_8\[1\]~_emulated date:U1\|two_8\[1\]~5 " "Register \"date:U1\|two_8\[1\]\" is converted into an equivalent circuit using register \"date:U1\|two_8\[1\]~_emulated\" and latch \"date:U1\|two_8\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_8[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_7\[1\] date:U1\|two_7\[1\]~_emulated date:U1\|two_7\[1\]~5 " "Register \"date:U1\|two_7\[1\]\" is converted into an equivalent circuit using register \"date:U1\|two_7\[1\]~_emulated\" and latch \"date:U1\|two_7\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_7[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_10\[1\] date:U1\|one_10\[1\]~_emulated date:U1\|one_10\[1\]~5 " "Register \"date:U1\|one_10\[1\]\" is converted into an equivalent circuit using register \"date:U1\|one_10\[1\]~_emulated\" and latch \"date:U1\|one_10\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_10[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_9\[1\] date:U1\|one_9\[1\]~_emulated date:U1\|one_9\[1\]~5 " "Register \"date:U1\|one_9\[1\]\" is converted into an equivalent circuit using register \"date:U1\|one_9\[1\]~_emulated\" and latch \"date:U1\|one_9\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_9[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_7\[1\] date:U1\|one_7\[1\]~_emulated date:U1\|one_7\[1\]~5 " "Register \"date:U1\|one_7\[1\]\" is converted into an equivalent circuit using register \"date:U1\|one_7\[1\]~_emulated\" and latch \"date:U1\|one_7\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_7[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_6\[1\] date:U1\|one_6\[1\]~_emulated date:U1\|one_6\[1\]~5 " "Register \"date:U1\|one_6\[1\]\" is converted into an equivalent circuit using register \"date:U1\|one_6\[1\]~_emulated\" and latch \"date:U1\|one_6\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_6[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_4\[1\] date:U1\|one_4\[1\]~_emulated date:U1\|one_4\[1\]~5 " "Register \"date:U1\|one_4\[1\]\" is converted into an equivalent circuit using register \"date:U1\|one_4\[1\]~_emulated\" and latch \"date:U1\|one_4\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_3\[1\] date:U1\|one_3\[1\]~_emulated date:U1\|one_3\[1\]~5 " "Register \"date:U1\|one_3\[1\]\" is converted into an equivalent circuit using register \"date:U1\|one_3\[1\]~_emulated\" and latch \"date:U1\|one_3\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_2\[1\] date:U1\|one_2\[1\]~_emulated date:U1\|one_2\[1\]~5 " "Register \"date:U1\|one_2\[1\]\" is converted into an equivalent circuit using register \"date:U1\|one_2\[1\]~_emulated\" and latch \"date:U1\|one_2\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_1\[1\] date:U1\|one_1\[1\]~_emulated date:U1\|one_1\[1\]~5 " "Register \"date:U1\|one_1\[1\]\" is converted into an equivalent circuit using register \"date:U1\|one_1\[1\]~_emulated\" and latch \"date:U1\|one_1\[1\]~5\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_14\[2\] date:U1\|two_14\[2\]~_emulated date:U1\|two_14\[2\]~9 " "Register \"date:U1\|two_14\[2\]\" is converted into an equivalent circuit using register \"date:U1\|two_14\[2\]~_emulated\" and latch \"date:U1\|two_14\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_14[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_13\[2\] date:U1\|two_13\[2\]~_emulated date:U1\|two_13\[2\]~9 " "Register \"date:U1\|two_13\[2\]\" is converted into an equivalent circuit using register \"date:U1\|two_13\[2\]~_emulated\" and latch \"date:U1\|two_13\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_13[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_11\[2\] date:U1\|two_11\[2\]~_emulated date:U1\|two_11\[2\]~9 " "Register \"date:U1\|two_11\[2\]\" is converted into an equivalent circuit using register \"date:U1\|two_11\[2\]~_emulated\" and latch \"date:U1\|two_11\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_11[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_10\[2\] date:U1\|two_10\[2\]~_emulated date:U1\|two_10\[2\]~9 " "Register \"date:U1\|two_10\[2\]\" is converted into an equivalent circuit using register \"date:U1\|two_10\[2\]~_emulated\" and latch \"date:U1\|two_10\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_10[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_8\[2\] date:U1\|two_8\[2\]~_emulated date:U1\|two_8\[2\]~9 " "Register \"date:U1\|two_8\[2\]\" is converted into an equivalent circuit using register \"date:U1\|two_8\[2\]~_emulated\" and latch \"date:U1\|two_8\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_8[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_7\[2\] date:U1\|two_7\[2\]~_emulated date:U1\|two_7\[2\]~9 " "Register \"date:U1\|two_7\[2\]\" is converted into an equivalent circuit using register \"date:U1\|two_7\[2\]~_emulated\" and latch \"date:U1\|two_7\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_7[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_10\[2\] date:U1\|one_10\[2\]~_emulated date:U1\|one_10\[2\]~9 " "Register \"date:U1\|one_10\[2\]\" is converted into an equivalent circuit using register \"date:U1\|one_10\[2\]~_emulated\" and latch \"date:U1\|one_10\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_10[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_9\[2\] date:U1\|one_9\[2\]~_emulated date:U1\|one_9\[2\]~9 " "Register \"date:U1\|one_9\[2\]\" is converted into an equivalent circuit using register \"date:U1\|one_9\[2\]~_emulated\" and latch \"date:U1\|one_9\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_9[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_7\[2\] date:U1\|one_7\[2\]~_emulated date:U1\|one_7\[2\]~9 " "Register \"date:U1\|one_7\[2\]\" is converted into an equivalent circuit using register \"date:U1\|one_7\[2\]~_emulated\" and latch \"date:U1\|one_7\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_7[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_6\[2\] date:U1\|one_6\[2\]~_emulated date:U1\|one_6\[2\]~9 " "Register \"date:U1\|one_6\[2\]\" is converted into an equivalent circuit using register \"date:U1\|one_6\[2\]~_emulated\" and latch \"date:U1\|one_6\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_6[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_4\[2\] date:U1\|one_4\[2\]~_emulated date:U1\|one_4\[2\]~9 " "Register \"date:U1\|one_4\[2\]\" is converted into an equivalent circuit using register \"date:U1\|one_4\[2\]~_emulated\" and latch \"date:U1\|one_4\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_3\[2\] date:U1\|one_3\[2\]~_emulated date:U1\|one_3\[2\]~9 " "Register \"date:U1\|one_3\[2\]\" is converted into an equivalent circuit using register \"date:U1\|one_3\[2\]~_emulated\" and latch \"date:U1\|one_3\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_2\[2\] date:U1\|one_2\[2\]~_emulated date:U1\|one_2\[2\]~9 " "Register \"date:U1\|one_2\[2\]\" is converted into an equivalent circuit using register \"date:U1\|one_2\[2\]~_emulated\" and latch \"date:U1\|one_2\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_1\[2\] date:U1\|one_1\[2\]~_emulated date:U1\|one_1\[2\]~9 " "Register \"date:U1\|one_1\[2\]\" is converted into an equivalent circuit using register \"date:U1\|one_1\[2\]~_emulated\" and latch \"date:U1\|one_1\[2\]~9\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_14\[3\] date:U1\|two_14\[3\]~_emulated date:U1\|two_14\[3\]~13 " "Register \"date:U1\|two_14\[3\]\" is converted into an equivalent circuit using register \"date:U1\|two_14\[3\]~_emulated\" and latch \"date:U1\|two_14\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_14[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_13\[3\] date:U1\|two_13\[3\]~_emulated date:U1\|two_13\[3\]~13 " "Register \"date:U1\|two_13\[3\]\" is converted into an equivalent circuit using register \"date:U1\|two_13\[3\]~_emulated\" and latch \"date:U1\|two_13\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_13[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_11\[3\] date:U1\|two_11\[3\]~_emulated date:U1\|two_11\[3\]~13 " "Register \"date:U1\|two_11\[3\]\" is converted into an equivalent circuit using register \"date:U1\|two_11\[3\]~_emulated\" and latch \"date:U1\|two_11\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_11[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_10\[3\] date:U1\|two_10\[3\]~_emulated date:U1\|two_10\[3\]~13 " "Register \"date:U1\|two_10\[3\]\" is converted into an equivalent circuit using register \"date:U1\|two_10\[3\]~_emulated\" and latch \"date:U1\|two_10\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_10[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_8\[3\] date:U1\|two_8\[3\]~_emulated date:U1\|two_8\[3\]~13 " "Register \"date:U1\|two_8\[3\]\" is converted into an equivalent circuit using register \"date:U1\|two_8\[3\]~_emulated\" and latch \"date:U1\|two_8\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_8[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_7\[3\] date:U1\|two_7\[3\]~_emulated date:U1\|two_7\[3\]~13 " "Register \"date:U1\|two_7\[3\]\" is converted into an equivalent circuit using register \"date:U1\|two_7\[3\]~_emulated\" and latch \"date:U1\|two_7\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_7[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_10\[3\] date:U1\|one_10\[3\]~_emulated date:U1\|one_10\[3\]~13 " "Register \"date:U1\|one_10\[3\]\" is converted into an equivalent circuit using register \"date:U1\|one_10\[3\]~_emulated\" and latch \"date:U1\|one_10\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_10[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_9\[3\] date:U1\|one_9\[3\]~_emulated date:U1\|one_9\[3\]~13 " "Register \"date:U1\|one_9\[3\]\" is converted into an equivalent circuit using register \"date:U1\|one_9\[3\]~_emulated\" and latch \"date:U1\|one_9\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_9[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_7\[3\] date:U1\|one_7\[3\]~_emulated date:U1\|one_7\[3\]~13 " "Register \"date:U1\|one_7\[3\]\" is converted into an equivalent circuit using register \"date:U1\|one_7\[3\]~_emulated\" and latch \"date:U1\|one_7\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_7[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_6\[3\] date:U1\|one_6\[3\]~_emulated date:U1\|one_6\[3\]~13 " "Register \"date:U1\|one_6\[3\]\" is converted into an equivalent circuit using register \"date:U1\|one_6\[3\]~_emulated\" and latch \"date:U1\|one_6\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_6[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_4\[3\] date:U1\|one_4\[3\]~_emulated date:U1\|one_4\[3\]~13 " "Register \"date:U1\|one_4\[3\]\" is converted into an equivalent circuit using register \"date:U1\|one_4\[3\]~_emulated\" and latch \"date:U1\|one_4\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_4[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_3\[3\] date:U1\|one_3\[3\]~_emulated date:U1\|one_3\[3\]~13 " "Register \"date:U1\|one_3\[3\]\" is converted into an equivalent circuit using register \"date:U1\|one_3\[3\]~_emulated\" and latch \"date:U1\|one_3\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_2\[3\] date:U1\|one_2\[3\]~_emulated date:U1\|one_2\[3\]~13 " "Register \"date:U1\|one_2\[3\]\" is converted into an equivalent circuit using register \"date:U1\|one_2\[3\]~_emulated\" and latch \"date:U1\|one_2\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_1\[3\] date:U1\|one_1\[3\]~_emulated date:U1\|one_1\[3\]~13 " "Register \"date:U1\|one_1\[3\]\" is converted into an equivalent circuit using register \"date:U1\|one_1\[3\]~_emulated\" and latch \"date:U1\|one_1\[3\]~13\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_13\[4\] date:U1\|two_13\[4\]~_emulated date:U1\|two_13\[4\]~17 " "Register \"date:U1\|two_13\[4\]\" is converted into an equivalent circuit using register \"date:U1\|two_13\[4\]~_emulated\" and latch \"date:U1\|two_13\[4\]~17\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_13[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_10\[4\] date:U1\|two_10\[4\]~_emulated date:U1\|two_10\[4\]~17 " "Register \"date:U1\|two_10\[4\]\" is converted into an equivalent circuit using register \"date:U1\|two_10\[4\]~_emulated\" and latch \"date:U1\|two_10\[4\]~17\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_10[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_7\[4\] date:U1\|two_7\[4\]~_emulated date:U1\|two_7\[4\]~17 " "Register \"date:U1\|two_7\[4\]\" is converted into an equivalent circuit using register \"date:U1\|two_7\[4\]~_emulated\" and latch \"date:U1\|two_7\[4\]~17\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_7[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_9\[4\] date:U1\|one_9\[4\]~_emulated date:U1\|one_9\[4\]~17 " "Register \"date:U1\|one_9\[4\]\" is converted into an equivalent circuit using register \"date:U1\|one_9\[4\]~_emulated\" and latch \"date:U1\|one_9\[4\]~17\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_9[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_6\[4\] date:U1\|one_6\[4\]~_emulated date:U1\|one_6\[4\]~17 " "Register \"date:U1\|one_6\[4\]\" is converted into an equivalent circuit using register \"date:U1\|one_6\[4\]~_emulated\" and latch \"date:U1\|one_6\[4\]~17\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_6[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_1\[4\] date:U1\|one_1\[4\]~_emulated date:U1\|one_1\[4\]~17 " "Register \"date:U1\|one_1\[4\]\" is converted into an equivalent circuit using register \"date:U1\|one_1\[4\]~_emulated\" and latch \"date:U1\|one_1\[4\]~17\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_13\[5\] date:U1\|two_13\[5\]~_emulated date:U1\|two_13\[4\]~17 " "Register \"date:U1\|two_13\[5\]\" is converted into an equivalent circuit using register \"date:U1\|two_13\[5\]~_emulated\" and latch \"date:U1\|two_13\[4\]~17\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_13[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_10\[5\] date:U1\|two_10\[5\]~_emulated date:U1\|two_10\[5\]~21 " "Register \"date:U1\|two_10\[5\]\" is converted into an equivalent circuit using register \"date:U1\|two_10\[5\]~_emulated\" and latch \"date:U1\|two_10\[5\]~21\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_10[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_7\[5\] date:U1\|two_7\[5\]~_emulated date:U1\|two_7\[4\]~17 " "Register \"date:U1\|two_7\[5\]\" is converted into an equivalent circuit using register \"date:U1\|two_7\[5\]~_emulated\" and latch \"date:U1\|two_7\[4\]~17\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_7[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_9\[5\] date:U1\|one_9\[5\]~_emulated date:U1\|one_9\[4\]~17 " "Register \"date:U1\|one_9\[5\]\" is converted into an equivalent circuit using register \"date:U1\|one_9\[5\]~_emulated\" and latch \"date:U1\|one_9\[4\]~17\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_9[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_6\[5\] date:U1\|one_6\[5\]~_emulated date:U1\|one_6\[4\]~17 " "Register \"date:U1\|one_6\[5\]\" is converted into an equivalent circuit using register \"date:U1\|one_6\[5\]~_emulated\" and latch \"date:U1\|one_6\[4\]~17\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_6[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_1\[5\] date:U1\|one_1\[5\]~_emulated date:U1\|one_1\[5\]~21 " "Register \"date:U1\|one_1\[5\]\" is converted into an equivalent circuit using register \"date:U1\|one_1\[5\]~_emulated\" and latch \"date:U1\|one_1\[5\]~21\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_13\[6\] date:U1\|two_13\[6\]~_emulated date:U1\|two_13\[6\]~23 " "Register \"date:U1\|two_13\[6\]\" is converted into an equivalent circuit using register \"date:U1\|two_13\[6\]~_emulated\" and latch \"date:U1\|two_13\[6\]~23\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_13[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|two_7\[6\] date:U1\|two_7\[6\]~_emulated date:U1\|two_7\[6\]~23 " "Register \"date:U1\|two_7\[6\]\" is converted into an equivalent circuit using register \"date:U1\|two_7\[6\]~_emulated\" and latch \"date:U1\|two_7\[6\]~23\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|two_7[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_9\[6\] date:U1\|one_9\[6\]~_emulated date:U1\|one_9\[6\]~23 " "Register \"date:U1\|one_9\[6\]\" is converted into an equivalent circuit using register \"date:U1\|one_9\[6\]~_emulated\" and latch \"date:U1\|one_9\[6\]~23\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_9[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_6\[6\] date:U1\|one_6\[6\]~_emulated date:U1\|one_6\[6\]~23 " "Register \"date:U1\|one_6\[6\]\" is converted into an equivalent circuit using register \"date:U1\|one_6\[6\]~_emulated\" and latch \"date:U1\|one_6\[6\]~23\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_6[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:U1\|one_1\[6\] date:U1\|one_1\[6\]~_emulated date:U1\|one_1\[6\]~25 " "Register \"date:U1\|one_1\[6\]\" is converted into an equivalent circuit using register \"date:U1\|one_1\[6\]~_emulated\" and latch \"date:U1\|one_1\[6\]~25\"" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562148798218 "|top|date:U1|one_1[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1562148798218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/A/Desktop/data2222222/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562148799392 "|top|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1562148799392 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "date:U1\|two_14\[4\] High " "Register date:U1\|two_14\[4\] will power up to High" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1562148799422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "date:U1\|two_11\[4\] High " "Register date:U1\|two_11\[4\] will power up to High" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1562148799422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "date:U1\|two_8\[4\] High " "Register date:U1\|two_8\[4\] will power up to High" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1562148799422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "date:U1\|one_10\[4\] High " "Register date:U1\|one_10\[4\] will power up to High" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1562148799422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "date:U1\|one_2\[4\] High " "Register date:U1\|one_2\[4\] will power up to High" {  } { { "date.v" "" { Text "C:/Users/A/Desktop/data2222222/date.v" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1562148799422 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1562148799422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1562148799681 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1562148801310 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "date:U1\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"date:U1\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "date:U1\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"date:U1\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_a4f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "date:U1\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"date:U1\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_a4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "date:U1\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"date:U1\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "date:U1\|lpm_divide:Div9\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"date:U1\|lpm_divide:Div9\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_a4f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "date:U1\|lpm_divide:Div9\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"date:U1\|lpm_divide:Div9\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_a4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "date:U1\|lpm_divide:Div9\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"date:U1\|lpm_divide:Div9\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[1\]~14 " "Logic cell \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[1\]~14\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[1\]~14" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_akm:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_o9f:divider\|add_sub_15_result_int\[2\]~18 " "Logic cell \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_akm:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_o9f:divider\|add_sub_15_result_int\[2\]~18\"" {  } { { "db/alt_u_div_o9f.tdf" "add_sub_15_result_int\[2\]~18" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_o9f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_akm:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_o9f:divider\|add_sub_15_result_int\[1\]~20 " "Logic cell \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_akm:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_o9f:divider\|add_sub_15_result_int\[1\]~20\"" {  } { { "db/alt_u_div_o9f.tdf" "add_sub_15_result_int\[1\]~20" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_o9f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""} { "Info" "ISCL_SCL_CELL_NAME" "temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"temp_disp:U2\|seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/A/Desktop/data2222222/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148801330 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1562148801330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562148802056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562148802056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4214 " "Implemented 4214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562148802357 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562148802357 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1562148802357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4172 " "Implemented 4172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562148802357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562148802357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562148802397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 18:13:22 2019 " "Processing ended: Wed Jul 03 18:13:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562148802397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562148802397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562148802397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562148802397 ""}
