-- VHDL test case input
port map (A, B)
