{"vcs1":{"timestamp_begin":1726091336.457759557, "rt":1.65, "ut":0.72, "st":0.30}}
{"vcselab":{"timestamp_begin":1726091338.178194284, "rt":0.96, "ut":0.25, "st":0.03}}
{"link":{"timestamp_begin":1726091339.202364964, "rt":0.43, "ut":0.27, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726091335.957821609}
{"VCS_COMP_START_TIME": 1726091335.957821609}
{"VCS_COMP_END_TIME": 1726091352.907012708}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 354956}}
{"stitch_vcselab": {"peak_mem": 242104}}
