// Seed: 420762251
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2
);
  logic id_3 = id_1;
endmodule
