Source Block: oh/src/mio/hdl/mtx_fifo.v@30:40@HdlIdDef
   wire [71:0] 	   fifo_packet_out;
   wire 	   fifo_access_in;
   wire [71:0] 	   fifo_packet_in;
   wire [63:0] 	   data_wide;
   wire [191:0]    packet_wide;   
   reg [1:0] 	   emesh_cycle;
   wire [7:0] 	   valid;
   wire 	   emesh_wait;
   wire [63:0] 	   fifo_data_in;
      
   /*AUTOWIRE*/

Diff Content:
- 35    reg [1:0] 	   emesh_cycle;

Clone Blocks:
Clone Blocks 1:
oh/src/mio/hdl/mtx_fifo.v@29:39
   wire 	   fifo_access_out;
   wire [71:0] 	   fifo_packet_out;
   wire 	   fifo_access_in;
   wire [71:0] 	   fifo_packet_in;
   wire [63:0] 	   data_wide;
   wire [191:0]    packet_wide;   
   reg [1:0] 	   emesh_cycle;
   wire [7:0] 	   valid;
   wire 	   emesh_wait;
   wire [63:0] 	   fifo_data_in;
      

Clone Blocks 2:
oh/src/mio/hdl/mtx_fifo.v@28:38
   //local wires
   wire 	   fifo_access_out;
   wire [71:0] 	   fifo_packet_out;
   wire 	   fifo_access_in;
   wire [71:0] 	   fifo_packet_in;
   wire [63:0] 	   data_wide;
   wire [191:0]    packet_wide;   
   reg [1:0] 	   emesh_cycle;
   wire [7:0] 	   valid;
   wire 	   emesh_wait;
   wire [63:0] 	   fifo_data_in;

Clone Blocks 3:
oh/src/mio/hdl/mtx_fifo.v@25:35
    input 	   io_wait // pushback from IO
    );
   
   //local wires
   wire 	   fifo_access_out;
   wire [71:0] 	   fifo_packet_out;
   wire 	   fifo_access_in;
   wire [71:0] 	   fifo_packet_in;
   wire [63:0] 	   data_wide;
   wire [191:0]    packet_wide;   
   reg [1:0] 	   emesh_cycle;

Clone Blocks 4:
oh/src/mio/hdl/mtx_fifo.v@31:41
   wire 	   fifo_access_in;
   wire [71:0] 	   fifo_packet_in;
   wire [63:0] 	   data_wide;
   wire [191:0]    packet_wide;   
   reg [1:0] 	   emesh_cycle;
   wire [7:0] 	   valid;
   wire 	   emesh_wait;
   wire [63:0] 	   fifo_data_in;
      
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)

Clone Blocks 5:
oh/src/mio/hdl/mtx_fifo.v@27:37
   
   //local wires
   wire 	   fifo_access_out;
   wire [71:0] 	   fifo_packet_out;
   wire 	   fifo_access_in;
   wire [71:0] 	   fifo_packet_in;
   wire [63:0] 	   data_wide;
   wire [191:0]    packet_wide;   
   reg [1:0] 	   emesh_cycle;
   wire [7:0] 	   valid;
   wire 	   emesh_wait;

Clone Blocks 6:
oh/src/mio/hdl/mtx_fifo.v@26:36
    );
   
   //local wires
   wire 	   fifo_access_out;
   wire [71:0] 	   fifo_packet_out;
   wire 	   fifo_access_in;
   wire [71:0] 	   fifo_packet_in;
   wire [63:0] 	   data_wide;
   wire [191:0]    packet_wide;   
   reg [1:0] 	   emesh_cycle;
   wire [7:0] 	   valid;

Clone Blocks 7:
oh/src/mio/hdl/mtx_fifo.v@33:43
   wire [63:0] 	   data_wide;
   wire [191:0]    packet_wide;   
   reg [1:0] 	   emesh_cycle;
   wire [7:0] 	   valid;
   wire 	   emesh_wait;
   wire [63:0] 	   fifo_data_in;
      
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [4:0]		ctrlmode_in;		// From p2e of packet2emesh.v
   wire [AW-1:0]	data_in;		// From p2e of packet2emesh.v

Clone Blocks 8:
oh/src/mio/hdl/mtx_fifo.v@32:42
   wire [71:0] 	   fifo_packet_in;
   wire [63:0] 	   data_wide;
   wire [191:0]    packet_wide;   
   reg [1:0] 	   emesh_cycle;
   wire [7:0] 	   valid;
   wire 	   emesh_wait;
   wire [63:0] 	   fifo_data_in;
      
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [4:0]		ctrlmode_in;		// From p2e of packet2emesh.v

