$date
        2019-Dec-06 18:36:30
$end
$version
        Vivado v2019.1.3 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 32 " pcie/design_1_i/myip_0_slv_reg0 [31:0] $end
$var reg 32 B pcie/design_1_i/myip_0_slv_reg1 [31:0] $end
$var reg 32 b pcie/design_1_i/to_slv_reg2_0_1 [31:0] $end
$var reg 32 $" pcie/design_1_i/to_slv_reg3_0_1 [31:0] $end
$var reg 32 D" pcie/design_1_i/probe4_0_1 [31:0] $end
$var reg 1 d" _TRIGGER $end
$var reg 1 e" _WINDOW $end
$var reg 1 f" _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000 "
b0 B
b0 b
b101010000 $"
b10000000000000001 D"
0d"
1e"
0f"
$end
#1
1d"
