<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>
defines: 
time_elapsed: 0.924s
ram usage: 45708 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpbpsvbks7/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:28</a>: No timescale set for &#34;ctu_clsp_synch_jldl&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:28</a>: Compile module &#34;work@ctu_clsp_synch_jldl&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>: Implicit port type (wire) for &#34;ctu_dram13_dram_cken_dl&#34;,
there are 22 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:28</a>: Top level module &#34;work@ctu_clsp_synch_jldl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::dffrle_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 24.

[NTE:EL0511] Nb leaf instances: 23.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 23.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 26
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpbpsvbks7/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ctu_clsp_synch_jldl
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpbpsvbks7/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpbpsvbks7/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ctu_clsp_synch_jldl)
 |vpiName:work@ctu_clsp_synch_jldl
 |uhdmallPackages:
 \_package: builtin, parent:work@ctu_clsp_synch_jldl
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@ctu_clsp_synch_jldl, file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28, parent:work@ctu_clsp_synch_jldl
   |vpiDefName:work@ctu_clsp_synch_jldl
   |vpiFullName:work@ctu_clsp_synch_jldl
   |vpiPort:
   \_port: (ctu_dram13_dram_cken_dl), line:30
     |vpiName:ctu_dram13_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_dram_cken_dl), line:30
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dram02_dram_cken_dl), line:30
     |vpiName:ctu_dram02_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_dram_cken_dl), line:30
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dll3_byp_val), line:30
     |vpiName:ctu_dll3_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val), line:30
         |vpiName:ctu_dll3_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val
   |vpiPort:
   \_port: (ctu_dll3_byp_l), line:31
     |vpiName:ctu_dll3_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l), line:31
         |vpiName:ctu_dll3_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l
   |vpiPort:
   \_port: (ctu_dll2_byp_val), line:31
     |vpiName:ctu_dll2_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val), line:31
         |vpiName:ctu_dll2_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val
   |vpiPort:
   \_port: (ctu_dll2_byp_l), line:31
     |vpiName:ctu_dll2_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l), line:31
         |vpiName:ctu_dll2_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l
   |vpiPort:
   \_port: (ctu_dll1_byp_val), line:31
     |vpiName:ctu_dll1_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val), line:31
         |vpiName:ctu_dll1_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val
   |vpiPort:
   \_port: (ctu_dll1_byp_l), line:32
     |vpiName:ctu_dll1_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l), line:32
         |vpiName:ctu_dll1_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l
   |vpiPort:
   \_port: (ctu_dll0_byp_val), line:32
     |vpiName:ctu_dll0_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val), line:32
         |vpiName:ctu_dll0_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val
   |vpiPort:
   \_port: (ctu_dll0_byp_l), line:32
     |vpiName:ctu_dll0_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l), line:32
         |vpiName:ctu_dll0_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l
   |vpiPort:
   \_port: (ctu_ddr3_dram_cken_dl), line:33
     |vpiName:ctu_ddr3_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dram_cken_dl), line:33
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr), line:33
     |vpiName:ctu_ddr3_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr), line:33
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr2_dram_cken_dl), line:33
     |vpiName:ctu_ddr2_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dram_cken_dl), line:33
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr), line:34
     |vpiName:ctu_ddr2_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr), line:34
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr1_dram_cken_dl), line:34
     |vpiName:ctu_ddr1_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dram_cken_dl), line:34
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr), line:34
     |vpiName:ctu_ddr1_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr), line:34
         |vpiName:ctu_ddr1_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr0_dram_cken_dl), line:35
     |vpiName:ctu_ddr0_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dram_cken_dl), line:35
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr), line:35
     |vpiName:ctu_ddr0_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr), line:35
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_l), line:35
     |vpiName:ctu_ddr0_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_l), line:35
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_l), line:36
     |vpiName:ctu_ddr1_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_l), line:36
         |vpiName:ctu_ddr1_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_l), line:36
     |vpiName:ctu_ddr2_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_l), line:36
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_l), line:36
     |vpiName:ctu_ddr3_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_l), line:36
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_l
   |vpiPort:
   \_port: (start_clk_dl), line:37
     |vpiName:start_clk_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_dl), line:37
         |vpiName:start_clk_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_dl
   |vpiPort:
   \_port: (ctu_dram13_cken_cl), line:39
     |vpiName:ctu_dram13_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_cken_cl), line:39
         |vpiName:ctu_dram13_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_cken_cl
   |vpiPort:
   \_port: (ctu_dram02_cken_cl), line:39
     |vpiName:ctu_dram02_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_cken_cl), line:39
         |vpiName:ctu_dram02_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_cken_cl
   |vpiPort:
   \_port: (ctu_dll3_byp_val_jl), line:39
     |vpiName:ctu_dll3_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val_jl), line:39
         |vpiName:ctu_dll3_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll3_byp_l_jl), line:40
     |vpiName:ctu_dll3_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l_jl), line:40
         |vpiName:ctu_dll3_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_val_jl), line:40
     |vpiName:ctu_dll2_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val_jl), line:40
         |vpiName:ctu_dll2_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_l_jl), line:40
     |vpiName:ctu_dll2_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l_jl), line:40
         |vpiName:ctu_dll2_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_val_jl), line:41
     |vpiName:ctu_dll1_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val_jl), line:41
         |vpiName:ctu_dll1_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_l_jl), line:41
     |vpiName:ctu_dll1_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l_jl), line:41
         |vpiName:ctu_dll1_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_val_jl), line:41
     |vpiName:ctu_dll0_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val_jl), line:41
         |vpiName:ctu_dll0_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_l_jl), line:42
     |vpiName:ctu_dll0_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l_jl), line:42
         |vpiName:ctu_dll0_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l_jl
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_jl_l), line:42
     |vpiName:ctu_ddr3_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42
         |vpiName:ctu_ddr3_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr_jl), line:42
     |vpiName:ctu_ddr3_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42
         |vpiName:ctu_ddr3_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr3_cken_cl), line:43
     |vpiName:ctu_ddr3_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_cken_cl), line:43
         |vpiName:ctu_ddr3_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_cken_cl
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_jl_l), line:43
     |vpiName:ctu_ddr2_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43
         |vpiName:ctu_ddr2_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr_jl), line:43
     |vpiName:ctu_ddr2_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43
         |vpiName:ctu_ddr2_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr2_cken_cl), line:44
     |vpiName:ctu_ddr2_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_cken_cl), line:44
         |vpiName:ctu_ddr2_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_cken_cl
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_jl_l), line:44
     |vpiName:ctu_ddr1_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44
         |vpiName:ctu_ddr1_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr_jl), line:44
     |vpiName:ctu_ddr1_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44
         |vpiName:ctu_ddr1_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr1_cken_cl), line:45
     |vpiName:ctu_ddr1_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_cken_cl), line:45
         |vpiName:ctu_ddr1_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_cken_cl
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_jl_l), line:45
     |vpiName:ctu_ddr0_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45
         |vpiName:ctu_ddr0_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr_jl), line:45
     |vpiName:ctu_ddr0_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45
         |vpiName:ctu_ddr0_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr0_cken_cl), line:46
     |vpiName:ctu_ddr0_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_cken_cl), line:46
         |vpiName:ctu_ddr0_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_cken_cl
   |vpiPort:
   \_port: (coin_edge), line:46
     |vpiName:coin_edge
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (coin_edge), line:46
         |vpiName:coin_edge
         |vpiFullName:work@ctu_clsp_synch_jldl.coin_edge
   |vpiPort:
   \_port: (cmp_clk), line:46
     |vpiName:cmp_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_clk), line:46
         |vpiName:cmp_clk
         |vpiFullName:work@ctu_clsp_synch_jldl.cmp_clk
   |vpiPort:
   \_port: (jbus_rx_sync), line:46
     |vpiName:jbus_rx_sync
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_rx_sync), line:46
         |vpiName:jbus_rx_sync
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync
   |vpiPort:
   \_port: (start_clk_cl), line:46
     |vpiName:start_clk_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_cl), line:46
         |vpiName:start_clk_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_cl
   |vpiPort:
   \_port: (io_pwron_rst_l), line:47
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:47
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.io_pwron_rst_l
   |vpiPort:
   \_port: (ctu_dram_tx_sync_early), line:47
     |vpiName:ctu_dram_tx_sync_early
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram_tx_sync_early), line:47
         |vpiName:ctu_dram_tx_sync_early
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram_tx_sync_early
   |vpiContAssign:
   \_cont_assign: , line:113
     |vpiRhs:
     \_operation: , line:113
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (jbus_rx_sync), line:113
         |vpiName:jbus_rx_sync
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync
       |vpiOperand:
       \_ref_obj: (start_clk_cl), line:113
         |vpiName:start_clk_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_cl
     |vpiLhs:
     \_ref_obj: (jbus_rx_sync_gated), line:113
       |vpiName:jbus_rx_sync_gated
       |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync_gated
       |vpiActual:
       \_logic_net: (jbus_rx_sync_gated), line:110
         |vpiName:jbus_rx_sync_gated
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync_gated
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (jbus_rx_sync_gated), line:110
   |vpiNet:
   \_logic_net: (ctu_dram13_dram_cken_dl), line:30
   |vpiNet:
   \_logic_net: (ctu_dram02_dram_cken_dl), line:30
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val), line:30
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l), line:31
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val), line:31
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l), line:31
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val), line:31
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l), line:32
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val), line:32
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l), line:32
   |vpiNet:
   \_logic_net: (ctu_ddr3_dram_cken_dl), line:33
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr), line:33
   |vpiNet:
   \_logic_net: (ctu_ddr2_dram_cken_dl), line:33
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr), line:34
   |vpiNet:
   \_logic_net: (ctu_ddr1_dram_cken_dl), line:34
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr), line:34
   |vpiNet:
   \_logic_net: (ctu_ddr0_dram_cken_dl), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_l), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_l), line:36
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_l), line:36
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_l), line:36
   |vpiNet:
   \_logic_net: (start_clk_dl), line:37
   |vpiNet:
   \_logic_net: (ctu_dram13_cken_cl), line:39
   |vpiNet:
   \_logic_net: (ctu_dram02_cken_cl), line:39
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val_jl), line:39
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val_jl), line:41
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l_jl), line:41
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val_jl), line:41
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l_jl), line:42
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42
   |vpiNet:
   \_logic_net: (ctu_ddr3_cken_cl), line:43
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43
   |vpiNet:
   \_logic_net: (ctu_ddr2_cken_cl), line:44
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44
   |vpiNet:
   \_logic_net: (ctu_ddr1_cken_cl), line:45
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45
   |vpiNet:
   \_logic_net: (ctu_ddr0_cken_cl), line:46
   |vpiNet:
   \_logic_net: (coin_edge), line:46
   |vpiNet:
   \_logic_net: (cmp_clk), line:46
   |vpiNet:
   \_logic_net: (jbus_rx_sync), line:46
   |vpiNet:
   \_logic_net: (start_clk_cl), line:46
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:47
   |vpiNet:
   \_logic_net: (ctu_dram_tx_sync_early), line:47
 |uhdmtopModules:
 \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiDefName:work@ctu_clsp_synch_jldl
   |vpiName:work@ctu_clsp_synch_jldl
   |vpiPort:
   \_port: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram13_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram02_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val
   |vpiPort:
   \_port: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l
   |vpiPort:
   \_port: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val
   |vpiPort:
   \_port: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l
   |vpiPort:
   \_port: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val
   |vpiPort:
   \_port: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l
   |vpiPort:
   \_port: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val
   |vpiPort:
   \_port: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l
   |vpiPort:
   \_port: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_l
   |vpiPort:
   \_port: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
     |vpiName:start_clk_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
         |vpiName:start_clk_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_dl
   |vpiPort:
   \_port: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram13_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram13_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_cken_cl
   |vpiPort:
   \_port: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram02_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram02_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_cken_cl
   |vpiPort:
   \_port: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l_jl
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_cken_cl
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_cken_cl
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_cken_cl
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_cken_cl
   |vpiPort:
   \_port: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:coin_edge
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:coin_edge
         |vpiFullName:work@ctu_clsp_synch_jldl.coin_edge
   |vpiPort:
   \_port: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:cmp_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:cmp_clk
         |vpiFullName:work@ctu_clsp_synch_jldl.cmp_clk
   |vpiPort:
   \_port: (jbus_rx_sync), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:jbus_rx_sync
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_rx_sync), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:jbus_rx_sync
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync
   |vpiPort:
   \_port: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:start_clk_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:start_clk_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_cl
   |vpiPort:
   \_port: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.io_pwron_rst_l
   |vpiPort:
   \_port: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram_tx_sync_early
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram_tx_sync_early
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram_tx_sync_early
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::dffrle_ns (u_start_clk_dl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:117, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::dffrle_ns
     |vpiName:u_start_clk_dl
     |vpiFullName:work@ctu_clsp_synch_jldl.u_start_clk_dl
     |vpiPort:
     \_port: (din), parent:u_start_clk_dl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (start_clk_cl), line:118
         |vpiName:start_clk_cl
         |vpiActual:
         \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (q), parent:u_start_clk_dl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (start_clk_dl), line:119
         |vpiName:start_clk_dl
         |vpiActual:
         \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (en), parent:u_start_clk_dl
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:120
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (rst_l), parent:u_start_clk_dl
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (start_clk_cl), line:121
         |vpiName:start_clk_cl
         |vpiActual:
         \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (clk), parent:u_start_clk_dl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:122
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_dram02_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:132, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_dram02_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dram02_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dram02_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram02_dram_cken_dl), line:134
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dram02_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:136
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_dram02_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:137
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dram02_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram02_cken_cl), line:138
         |vpiName:ctu_dram02_cken_cl
         |vpiActual:
         \_logic_net: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_dram13_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:139, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_dram13_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dram13_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dram13_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram13_dram_cken_dl), line:141
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dram13_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:143
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_dram13_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:144
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dram13_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram13_cken_cl), line:145
         |vpiName:ctu_dram13_cken_cl
         |vpiActual:
         \_logic_net: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr0_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:156, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr0_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr0_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:157
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
           |vpiName:jbus_rx_sync_gated
           |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync_gated
           |vpiNetType:1
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dll_delayctr), line:160
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:162
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:163
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:164
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dll_delayctr_jl), line:165
         |vpiName:ctu_ddr0_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr1_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:166, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr1_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr1_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:167
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dll_delayctr), line:170
         |vpiName:ctu_ddr1_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:172
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:173
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:174
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dll_delayctr_jl), line:175
         |vpiName:ctu_ddr1_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr2_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:176, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr2_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr2_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:177
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dll_delayctr), line:180
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:182
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:183
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:184
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dll_delayctr_jl), line:185
         |vpiName:ctu_ddr2_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr3_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:186, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr3_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr3_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:187
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dll_delayctr), line:190
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:192
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:193
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:194
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dll_delayctr_jl), line:195
         |vpiName:ctu_ddr3_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll0_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:205, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll0_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll0_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll0_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:206
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll0_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_l), line:209
         |vpiName:ctu_dll0_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll0_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:211
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll0_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:212
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll0_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:213
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll0_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_l_jl), line:214
         |vpiName:ctu_dll0_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll1_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:215, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll1_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll1_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll1_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:216
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll1_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_l), line:219
         |vpiName:ctu_dll1_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll1_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:221
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll1_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:222
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll1_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:223
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll1_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_l_jl), line:224
         |vpiName:ctu_dll1_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll2_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:225, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll2_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll2_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll2_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:226
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll2_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_l), line:229
         |vpiName:ctu_dll2_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll2_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:231
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll2_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:232
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll2_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:233
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll2_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_l_jl), line:234
         |vpiName:ctu_dll2_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll3_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:235, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll3_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll3_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll3_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:236
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll3_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_l), line:239
         |vpiName:ctu_dll3_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll3_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:241
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll3_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:242
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll3_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:243
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll3_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_l_jl), line:244
         |vpiName:ctu_dll3_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll0_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:254, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll0_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll0_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll0_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:255
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll0_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_val), line:258
         |vpiName:ctu_dll0_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll0_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:260
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll0_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:261
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll0_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:262
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll0_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_val_jl), line:263
         |vpiName:ctu_dll0_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll1_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:264, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll1_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll1_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll1_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:265
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll1_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_val), line:268
         |vpiName:ctu_dll1_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll1_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:270
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll1_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:271
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll1_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:272
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll1_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_val_jl), line:273
         |vpiName:ctu_dll1_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll2_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:274, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll2_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll2_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll2_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:275
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll2_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_val), line:278
         |vpiName:ctu_dll2_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll2_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:280
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll2_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:281
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll2_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:282
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll2_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_val_jl), line:283
         |vpiName:ctu_dll2_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll3_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:284, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll3_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll3_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll3_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:285
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll3_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_val), line:288
         |vpiName:ctu_dll3_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll3_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:290
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll3_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:291
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll3_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:292
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll3_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_val_jl), line:293
         |vpiName:ctu_dll3_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr0_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:301, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr0_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr0_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr0_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dram_cken_dl), line:303
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr0_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:305
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr0_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:306
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr0_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_cken_cl), line:307
         |vpiName:ctu_ddr0_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr1_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:308, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr1_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr1_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr1_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dram_cken_dl), line:310
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr1_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:312
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr1_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:313
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr1_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_cken_cl), line:314
         |vpiName:ctu_ddr1_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr2_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:315, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr2_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr2_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr2_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dram_cken_dl), line:317
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr2_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:319
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr2_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:320
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr2_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_cken_cl), line:321
         |vpiName:ctu_ddr2_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr3_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:322, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr3_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr3_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr3_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dram_cken_dl), line:324
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr3_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:326
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr3_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:327
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr3_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_cken_cl), line:328
         |vpiName:ctu_ddr3_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr0_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:338, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr0_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr0_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:339
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_iodll_rst_l), line:342
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:344
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:345
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:346
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_iodll_rst_jl_l), line:347
         |vpiName:ctu_ddr0_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr1_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:348, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr1_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr1_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:349
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_iodll_rst_l), line:352
         |vpiName:ctu_ddr1_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:354
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:355
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:356
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_iodll_rst_jl_l), line:357
         |vpiName:ctu_ddr1_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr2_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:358, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr2_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr2_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:359
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_iodll_rst_l), line:362
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:364
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:365
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:366
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_iodll_rst_jl_l), line:367
         |vpiName:ctu_ddr2_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr3_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:368, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr3_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr3_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:369
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_iodll_rst_l), line:372
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:374
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:375
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:376
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_iodll_rst_jl_l), line:377
         |vpiName:ctu_ddr3_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiNet:
   \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (jbus_rx_sync), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
Object: \work_ctu_clsp_synch_jldl of type 3000
Object: \work_ctu_clsp_synch_jldl of type 32
Object: \ctu_dram13_dram_cken_dl of type 44
Object: \ctu_dram02_dram_cken_dl of type 44
Object: \ctu_dll3_byp_val of type 44
Object: \ctu_dll3_byp_l of type 44
Object: \ctu_dll2_byp_val of type 44
Object: \ctu_dll2_byp_l of type 44
Object: \ctu_dll1_byp_val of type 44
Object: \ctu_dll1_byp_l of type 44
Object: \ctu_dll0_byp_val of type 44
Object: \ctu_dll0_byp_l of type 44
Object: \ctu_ddr3_dram_cken_dl of type 44
Object: \ctu_ddr3_dll_delayctr of type 44
Object: \ctu_ddr2_dram_cken_dl of type 44
Object: \ctu_ddr2_dll_delayctr of type 44
Object: \ctu_ddr1_dram_cken_dl of type 44
Object: \ctu_ddr1_dll_delayctr of type 44
Object: \ctu_ddr0_dram_cken_dl of type 44
Object: \ctu_ddr0_dll_delayctr of type 44
Object: \ctu_ddr0_iodll_rst_l of type 44
Object: \ctu_ddr1_iodll_rst_l of type 44
Object: \ctu_ddr2_iodll_rst_l of type 44
Object: \ctu_ddr3_iodll_rst_l of type 44
Object: \start_clk_dl of type 44
Object: \ctu_dram13_cken_cl of type 44
Object: \ctu_dram02_cken_cl of type 44
Object: \ctu_dll3_byp_val_jl of type 44
Object: \ctu_dll3_byp_l_jl of type 44
Object: \ctu_dll2_byp_val_jl of type 44
Object: \ctu_dll2_byp_l_jl of type 44
Object: \ctu_dll1_byp_val_jl of type 44
Object: \ctu_dll1_byp_l_jl of type 44
Object: \ctu_dll0_byp_val_jl of type 44
Object: \ctu_dll0_byp_l_jl of type 44
Object: \ctu_ddr3_iodll_rst_jl_l of type 44
Object: \ctu_ddr3_dll_delayctr_jl of type 44
Object: \ctu_ddr3_cken_cl of type 44
Object: \ctu_ddr2_iodll_rst_jl_l of type 44
Object: \ctu_ddr2_dll_delayctr_jl of type 44
Object: \ctu_ddr2_cken_cl of type 44
Object: \ctu_ddr1_iodll_rst_jl_l of type 44
Object: \ctu_ddr1_dll_delayctr_jl of type 44
Object: \ctu_ddr1_cken_cl of type 44
Object: \ctu_ddr0_iodll_rst_jl_l of type 44
Object: \ctu_ddr0_dll_delayctr_jl of type 44
Object: \ctu_ddr0_cken_cl of type 44
Object: \coin_edge of type 44
Object: \cmp_clk of type 44
Object: \jbus_rx_sync of type 44
Object: \start_clk_cl of type 44
Object: \io_pwron_rst_l of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \u_start_clk_dl of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \rst_l of type 44
Object: \clk of type 44
Object: \u_ctu_dram02_dram_cken of type 32
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dram13_dram_cken of type 32
Object: \u_ctu_ddr0_dll_delayctr of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr1_dll_delayctr of type 32
Object: \u_ctu_ddr2_dll_delayctr of type 32
Object: \u_ctu_ddr3_dll_delayctr of type 32
Object: \u_ctu_dll0_byp_l of type 32
Object: \u_ctu_dll1_byp_l of type 32
Object: \u_ctu_dll2_byp_l of type 32
Object: \u_ctu_dll3_byp_l of type 32
Object: \u_ctu_dll0_byp_val of type 32
Object: \u_ctu_dll1_byp_val of type 32
Object: \u_ctu_dll2_byp_val of type 32
Object: \u_ctu_dll3_byp_val of type 32
Object: \u_ctu_ddr0_dram_cken of type 32
Object: \u_ctu_ddr1_dram_cken of type 32
Object: \u_ctu_ddr2_dram_cken of type 32
Object: \u_ctu_ddr3_dram_cken of type 32
Object: \u_ctu_ddr0_iodll_rst_dl_l of type 32
Object: \u_ctu_ddr1_iodll_rst_dl_l of type 32
Object: \u_ctu_ddr2_iodll_rst_dl_l of type 32
Object: \u_ctu_ddr3_iodll_rst_dl_l of type 32
Object: \jbus_rx_sync_gated of type 36
Object: \ctu_dram13_dram_cken_dl of type 36
Object: \ctu_dram02_dram_cken_dl of type 36
Object: \ctu_dll3_byp_val of type 36
Object: \ctu_dll3_byp_l of type 36
Object: \ctu_dll2_byp_val of type 36
Object: \ctu_dll2_byp_l of type 36
Object: \ctu_dll1_byp_val of type 36
Object: \ctu_dll1_byp_l of type 36
Object: \ctu_dll0_byp_val of type 36
Object: \ctu_dll0_byp_l of type 36
Object: \ctu_ddr3_dram_cken_dl of type 36
Object: \ctu_ddr3_dll_delayctr of type 36
Object: \ctu_ddr2_dram_cken_dl of type 36
Object: \ctu_ddr2_dll_delayctr of type 36
Object: \ctu_ddr1_dram_cken_dl of type 36
Object: \ctu_ddr1_dll_delayctr of type 36
Object: \ctu_ddr0_dram_cken_dl of type 36
Object: \ctu_ddr0_dll_delayctr of type 36
Object: \ctu_ddr0_iodll_rst_l of type 36
Object: \ctu_ddr1_iodll_rst_l of type 36
Object: \ctu_ddr2_iodll_rst_l of type 36
Object: \ctu_ddr3_iodll_rst_l of type 36
Object: \start_clk_dl of type 36
Object: \ctu_dram13_cken_cl of type 36
Object: \ctu_dram02_cken_cl of type 36
Object: \ctu_dll3_byp_val_jl of type 36
Object: \ctu_dll3_byp_l_jl of type 36
Object: \ctu_dll2_byp_val_jl of type 36
Object: \ctu_dll2_byp_l_jl of type 36
Object: \ctu_dll1_byp_val_jl of type 36
Object: \ctu_dll1_byp_l_jl of type 36
Object: \ctu_dll0_byp_val_jl of type 36
Object: \ctu_dll0_byp_l_jl of type 36
Object: \ctu_ddr3_iodll_rst_jl_l of type 36
Object: \ctu_ddr3_dll_delayctr_jl of type 36
Object: \ctu_ddr3_cken_cl of type 36
Object: \ctu_ddr2_iodll_rst_jl_l of type 36
Object: \ctu_ddr2_dll_delayctr_jl of type 36
Object: \ctu_ddr2_cken_cl of type 36
Object: \ctu_ddr1_iodll_rst_jl_l of type 36
Object: \ctu_ddr1_dll_delayctr_jl of type 36
Object: \ctu_ddr1_cken_cl of type 36
Object: \ctu_ddr0_iodll_rst_jl_l of type 36
Object: \ctu_ddr0_dll_delayctr_jl of type 36
Object: \ctu_ddr0_cken_cl of type 36
Object: \coin_edge of type 36
Object: \cmp_clk of type 36
Object: \jbus_rx_sync of type 36
Object: \start_clk_cl of type 36
Object: \io_pwron_rst_l of type 36
Object: \ctu_dram_tx_sync_early of type 36
Object: \work_ctu_clsp_synch_jldl of type 32
Object:  of type 8
Object: \jbus_rx_sync_gated of type 608
Object: \jbus_rx_sync_gated of type 36
Object:  of type 39
Object: \jbus_rx_sync of type 608
Object: \start_clk_cl of type 608
Object: \jbus_rx_sync_gated of type 36
Object: \ctu_dram13_dram_cken_dl of type 36
Object: \ctu_dram02_dram_cken_dl of type 36
Object: \ctu_dll3_byp_val of type 36
Object: \ctu_dll3_byp_l of type 36
Object: \ctu_dll2_byp_val of type 36
Object: \ctu_dll2_byp_l of type 36
Object: \ctu_dll1_byp_val of type 36
Object: \ctu_dll1_byp_l of type 36
Object: \ctu_dll0_byp_val of type 36
Object: \ctu_dll0_byp_l of type 36
Object: \ctu_ddr3_dram_cken_dl of type 36
Object: \ctu_ddr3_dll_delayctr of type 36
Object: \ctu_ddr2_dram_cken_dl of type 36
Object: \ctu_ddr2_dll_delayctr of type 36
Object: \ctu_ddr1_dram_cken_dl of type 36
Object: \ctu_ddr1_dll_delayctr of type 36
Object: \ctu_ddr0_dram_cken_dl of type 36
Object: \ctu_ddr0_dll_delayctr of type 36
Object: \ctu_ddr0_iodll_rst_l of type 36
Object: \ctu_ddr1_iodll_rst_l of type 36
Object: \ctu_ddr2_iodll_rst_l of type 36
Object: \ctu_ddr3_iodll_rst_l of type 36
Object: \start_clk_dl of type 36
Object: \ctu_dram13_cken_cl of type 36
Object: \ctu_dram02_cken_cl of type 36
Object: \ctu_dll3_byp_val_jl of type 36
Object: \ctu_dll3_byp_l_jl of type 36
Object: \ctu_dll2_byp_val_jl of type 36
Object: \ctu_dll2_byp_l_jl of type 36
Object: \ctu_dll1_byp_val_jl of type 36
Object: \ctu_dll1_byp_l_jl of type 36
Object: \ctu_dll0_byp_val_jl of type 36
Object: \ctu_dll0_byp_l_jl of type 36
Object: \ctu_ddr3_iodll_rst_jl_l of type 36
Object: \ctu_ddr3_dll_delayctr_jl of type 36
Object: \ctu_ddr3_cken_cl of type 36
Object: \ctu_ddr2_iodll_rst_jl_l of type 36
Object: \ctu_ddr2_dll_delayctr_jl of type 36
Object: \ctu_ddr2_cken_cl of type 36
Object: \ctu_ddr1_iodll_rst_jl_l of type 36
Object: \ctu_ddr1_dll_delayctr_jl of type 36
Object: \ctu_ddr1_cken_cl of type 36
Object: \ctu_ddr0_iodll_rst_jl_l of type 36
Object: \ctu_ddr0_dll_delayctr_jl of type 36
Object: \ctu_ddr0_cken_cl of type 36
Object: \coin_edge of type 36
Object: \cmp_clk of type 36
Object: \jbus_rx_sync of type 36
Object: \start_clk_cl of type 36
Object: \io_pwron_rst_l of type 36
Object: \ctu_dram_tx_sync_early of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2595c60] str=&#39;\work_ctu_clsp_synch_jldl&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2595f10] str=&#39;\ctu_dram13_dram_cken_dl&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2596380] str=&#39;\ctu_dram02_dram_cken_dl&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2596560] str=&#39;\ctu_dll3_byp_val&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2596720] str=&#39;\ctu_dll3_byp_l&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x25968c0] str=&#39;\ctu_dll2_byp_val&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2596a80] str=&#39;\ctu_dll2_byp_l&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2596c40] str=&#39;\ctu_dll1_byp_val&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2596e00] str=&#39;\ctu_dll1_byp_l&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2596fc0] str=&#39;\ctu_dll0_byp_val&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2597210] str=&#39;\ctu_dll0_byp_l&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x25973d0] str=&#39;\ctu_ddr3_dram_cken_dl&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x2597590] str=&#39;\ctu_ddr3_dll_delayctr&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x2597750] str=&#39;\ctu_ddr2_dram_cken_dl&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2597910] str=&#39;\ctu_ddr2_dll_delayctr&#39; output reg port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2597ad0] str=&#39;\ctu_ddr1_dram_cken_dl&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2597c90] str=&#39;\ctu_ddr1_dll_delayctr&#39; output reg port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x2597e50] str=&#39;\ctu_ddr0_dram_cken_dl&#39; output reg port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x2598120] str=&#39;\ctu_ddr0_dll_delayctr&#39; output reg port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x25982a0] str=&#39;\ctu_ddr0_iodll_rst_l&#39; output reg port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x2598420] str=&#39;\ctu_ddr1_iodll_rst_l&#39; output reg port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x2598600] str=&#39;\ctu_ddr2_iodll_rst_l&#39; output reg port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x25987c0] str=&#39;\ctu_ddr3_iodll_rst_l&#39; output reg port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:37</a>.0-37.0&gt; [0x2598980] str=&#39;\start_clk_dl&#39; output reg port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2598b40] str=&#39;\ctu_dram13_cken_cl&#39; input port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2598d00] str=&#39;\ctu_dram02_cken_cl&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2598ec0] str=&#39;\ctu_dll3_byp_val_jl&#39; input port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2599080] str=&#39;\ctu_dll3_byp_l_jl&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2599240] str=&#39;\ctu_dll2_byp_val_jl&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2599400] str=&#39;\ctu_dll2_byp_l_jl&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x25995c0] str=&#39;\ctu_dll1_byp_val_jl&#39; input port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x2599780] str=&#39;\ctu_dll1_byp_l_jl&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x2599940] str=&#39;\ctu_dll0_byp_val_jl&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2599b00] str=&#39;\ctu_dll0_byp_l_jl&#39; input port=33
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2599ed0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39; input port=34
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2599ff0] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39; input port=35
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x259a170] str=&#39;\ctu_ddr3_cken_cl&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x259a310] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39; input port=37
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x259a4d0] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39; input port=38
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x259a690] str=&#39;\ctu_ddr2_cken_cl&#39; input port=39
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x259a850] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39; input port=40
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x259aa10] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39; input port=41
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x259abd0] str=&#39;\ctu_ddr1_cken_cl&#39; input port=42
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x259ad90] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39; input port=43
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x259af50] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x259b110] str=&#39;\ctu_ddr0_cken_cl&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x259b2d0] str=&#39;\coin_edge&#39; input port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x259b490] str=&#39;\cmp_clk&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x259b650] str=&#39;\jbus_rx_sync&#39; input port=48
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x259b810] str=&#39;\start_clk_cl&#39; input port=49
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x259b9d0] str=&#39;\io_pwron_rst_l&#39; input port=50
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x259bb90] str=&#39;\ctu_dram_tx_sync_early&#39; input port=51
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259bd50] str=&#39;\u_start_clk_dl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259c640] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259c760] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259c880] str=&#39;\start_clk_cl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259caa0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259cbc0] str=&#39;\start_clk_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259cdc0] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259cee0] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259d100] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259d220] str=&#39;\start_clk_cl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259d490] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259d5b0] str=&#39;\cmp_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259d7b0] str=&#39;\u_ctu_dram02_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259dff0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e110] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e230] str=&#39;\ctu_dram02_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e490] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e5b0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e7b0] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e8d0] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259eaf0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259ec10] str=&#39;\ctu_dram02_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259ee60] str=&#39;\u_ctu_dram13_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259efe0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f140] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f260] str=&#39;\ctu_dram13_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f4c0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f5e0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f7e0] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f900] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259fb20] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259fc40] str=&#39;\ctu_dram13_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x259fe90] str=&#39;\u_ctu_ddr0_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a0950] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a0a70] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a0b90] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a0df0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a0f10] str=&#39;\ctu_ddr0_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1110] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1230] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1450] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1570] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a17e0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1900] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1b20] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1c40] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a1e40] str=&#39;\u_ctu_ddr1_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a1fc0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2120] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2240] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a24a0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a25c0] str=&#39;\ctu_ddr1_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a27c0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a28e0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2b00] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2c20] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2e90] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2fb0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a31d0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a32f0] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a34f0] str=&#39;\u_ctu_ddr2_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a3670] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a37d0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a38f0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a3b50] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a3c70] str=&#39;\ctu_ddr2_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a3e70] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a3f90] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a41b0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a42d0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a4540] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a4660] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a4880] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a49a0] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a4ba0] str=&#39;\u_ctu_ddr3_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a4d20] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a4e80] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a4fa0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5200] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5320] str=&#39;\ctu_ddr3_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5520] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5640] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5860] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5980] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5bf0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5d10] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5f30] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a6050] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6250] str=&#39;\u_ctu_dll0_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a63d0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6530] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6650] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a68b0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a69d0] str=&#39;\ctu_dll0_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6bd0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6cf0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6f10] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a7030] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a72a0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a73c0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a75e0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a7700] str=&#39;\ctu_dll0_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a7900] str=&#39;\u_ctu_dll1_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a7a80] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a7be0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a7d00] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a7f60] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8080] str=&#39;\ctu_dll1_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8280] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a83a0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a85c0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a86e0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8950] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8a70] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8c90] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8db0] str=&#39;\ctu_dll1_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a8f50] str=&#39;\u_ctu_dll2_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a9070] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9190] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a92b0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a93d0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a94f0] str=&#39;\ctu_dll2_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9610] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9730] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9850] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9970] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9a90] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9bb0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9cd0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9df0] str=&#39;\ctu_dll2_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25a9f10] str=&#39;\u_ctu_dll3_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25aa030] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa150] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa270] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa490] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa5b0] str=&#39;\ctu_dll3_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa790] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa8b0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aaa90] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aabb0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aade0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aaf00] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25ab0e0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25ab200] str=&#39;\ctu_dll3_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ab3e0] str=&#39;\u_ctu_dll0_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ab560] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ab680] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ab7a0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ab9c0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25abae0] str=&#39;\ctu_dll0_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25abcc0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25abde0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25abfc0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ac0e0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ac310] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ac430] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ac610] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ac730] str=&#39;\ctu_dll0_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ac910] str=&#39;\u_ctu_dll1_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25aca90] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25acbb0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25accd0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25acef0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad010] str=&#39;\ctu_dll1_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad1f0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad310] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad4f0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad610] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad840] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad960] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25adb40] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25adc60] str=&#39;\ctu_dll1_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ade40] str=&#39;\u_ctu_dll2_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25adfc0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae0e0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae200] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae420] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae540] str=&#39;\ctu_dll2_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae720] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae840] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25aea20] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25aeb40] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25aed70] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25aee90] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25af070] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25af190] str=&#39;\ctu_dll2_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2599cc0] str=&#39;\u_ctu_dll3_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25af720] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25af840] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25af960] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25afac0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25afbe0] str=&#39;\ctu_dll3_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25afdc0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25afee0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b00c0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b01e0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b0410] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b0530] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b0710] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b0830] str=&#39;\ctu_dll3_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b0a10] str=&#39;\u_ctu_ddr0_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b0b90] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b0cb0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b0dd0] str=&#39;\ctu_ddr0_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b0ff0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b1110] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b12f0] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b1410] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b15f0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b1710] str=&#39;\ctu_ddr0_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b1940] str=&#39;\u_ctu_ddr1_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b1ac0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b1be0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b1d00] str=&#39;\ctu_ddr1_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b1f20] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b2040] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b2220] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b2340] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b2520] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b2640] str=&#39;\ctu_ddr1_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b2870] str=&#39;\u_ctu_ddr2_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b29f0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b2b10] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b2c30] str=&#39;\ctu_ddr2_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b2e50] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b2f70] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b3150] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b3270] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b3450] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b3570] str=&#39;\ctu_ddr2_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b37a0] str=&#39;\u_ctu_ddr3_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b3920] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b3a40] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b3b60] str=&#39;\ctu_ddr3_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b3d80] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b3ea0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b4080] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b41a0] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b4380] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b44a0] str=&#39;\ctu_ddr3_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b46d0] str=&#39;\u_ctu_ddr0_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b4850] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b4970] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b4a90] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b4cb0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b4dd0] str=&#39;\ctu_ddr0_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b4fb0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b50d0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b52b0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b53d0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b5600] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b5720] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b5900] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b5a20] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b5c00] str=&#39;\u_ctu_ddr1_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b5d80] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b5ea0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b5fc0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b61e0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6300] str=&#39;\ctu_ddr1_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b64e0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6600] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b67e0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6900] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6b30] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6c50] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6e30] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6f50] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7130] str=&#39;\u_ctu_ddr2_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b72b0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b73d0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b74f0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7710] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7830] str=&#39;\ctu_ddr2_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7a10] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7b30] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7d10] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7e30] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b8060] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b8180] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b8360] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b8480] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8660] str=&#39;\u_ctu_ddr3_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b87e0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8900] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8a20] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8c40] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8d60] str=&#39;\ctu_ddr3_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8f80] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b90a0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b92c0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b93e0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b9650] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b9770] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b9990] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b9ab0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-110" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:110</a>.0-110.0&gt; [0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x25b9fa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x25ba0e0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x25ba4a0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x25ba5e0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x25ba7e0] str=&#39;\start_clk_cl&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2595c60] str=&#39;\work_ctu_clsp_synch_jldl&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2595f10] str=&#39;\ctu_dram13_dram_cken_dl&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2596380] str=&#39;\ctu_dram02_dram_cken_dl&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2596560] str=&#39;\ctu_dll3_byp_val&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2596720] str=&#39;\ctu_dll3_byp_l&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x25968c0] str=&#39;\ctu_dll2_byp_val&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2596a80] str=&#39;\ctu_dll2_byp_l&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2596c40] str=&#39;\ctu_dll1_byp_val&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2596e00] str=&#39;\ctu_dll1_byp_l&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2596fc0] str=&#39;\ctu_dll0_byp_val&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2597210] str=&#39;\ctu_dll0_byp_l&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x25973d0] str=&#39;\ctu_ddr3_dram_cken_dl&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x2597590] str=&#39;\ctu_ddr3_dll_delayctr&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x2597750] str=&#39;\ctu_ddr2_dram_cken_dl&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2597910] str=&#39;\ctu_ddr2_dll_delayctr&#39; output reg basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2597ad0] str=&#39;\ctu_ddr1_dram_cken_dl&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2597c90] str=&#39;\ctu_ddr1_dll_delayctr&#39; output reg basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x2597e50] str=&#39;\ctu_ddr0_dram_cken_dl&#39; output reg basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x2598120] str=&#39;\ctu_ddr0_dll_delayctr&#39; output reg basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x25982a0] str=&#39;\ctu_ddr0_iodll_rst_l&#39; output reg basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x2598420] str=&#39;\ctu_ddr1_iodll_rst_l&#39; output reg basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x2598600] str=&#39;\ctu_ddr2_iodll_rst_l&#39; output reg basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x25987c0] str=&#39;\ctu_ddr3_iodll_rst_l&#39; output reg basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:37</a>.0-37.0&gt; [0x2598980] str=&#39;\start_clk_dl&#39; output reg basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2598b40] str=&#39;\ctu_dram13_cken_cl&#39; input basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2598d00] str=&#39;\ctu_dram02_cken_cl&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2598ec0] str=&#39;\ctu_dll3_byp_val_jl&#39; input basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2599080] str=&#39;\ctu_dll3_byp_l_jl&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2599240] str=&#39;\ctu_dll2_byp_val_jl&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2599400] str=&#39;\ctu_dll2_byp_l_jl&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x25995c0] str=&#39;\ctu_dll1_byp_val_jl&#39; input basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x2599780] str=&#39;\ctu_dll1_byp_l_jl&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x2599940] str=&#39;\ctu_dll0_byp_val_jl&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2599b00] str=&#39;\ctu_dll0_byp_l_jl&#39; input basic_prep port=33 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2599ed0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39; input basic_prep port=34 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2599ff0] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39; input basic_prep port=35 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x259a170] str=&#39;\ctu_ddr3_cken_cl&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x259a310] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39; input basic_prep port=37 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x259a4d0] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39; input basic_prep port=38 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x259a690] str=&#39;\ctu_ddr2_cken_cl&#39; input basic_prep port=39 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x259a850] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39; input basic_prep port=40 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x259aa10] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39; input basic_prep port=41 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x259abd0] str=&#39;\ctu_ddr1_cken_cl&#39; input basic_prep port=42 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x259ad90] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39; input basic_prep port=43 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x259af50] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x259b110] str=&#39;\ctu_ddr0_cken_cl&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x259b2d0] str=&#39;\coin_edge&#39; input basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x259b490] str=&#39;\cmp_clk&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x259b650] str=&#39;\jbus_rx_sync&#39; input basic_prep port=48 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x259b810] str=&#39;\start_clk_cl&#39; input basic_prep port=49 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x259b9d0] str=&#39;\io_pwron_rst_l&#39; input basic_prep port=50 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x259bb90] str=&#39;\ctu_dram_tx_sync_early&#39; input basic_prep port=51 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259bd50] str=&#39;\u_start_clk_dl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259c640] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259c760] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259c880 -&gt; 0x259b810] str=&#39;\start_clk_cl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259caa0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259cbc0 -&gt; 0x2598980] str=&#39;\start_clk_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259cdc0] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259cee0 -&gt; 0x259bb90] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259d100] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259d220 -&gt; 0x259b810] str=&#39;\start_clk_cl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259d490] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x259d5b0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259d7b0] str=&#39;\u_ctu_dram02_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259dff0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e110] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e230 -&gt; 0x2596380] str=&#39;\ctu_dram02_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e490] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e5b0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e7b0] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259e8d0 -&gt; 0x259bb90] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259eaf0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x259ec10 -&gt; 0x2598d00] str=&#39;\ctu_dram02_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259ee60] str=&#39;\u_ctu_dram13_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259efe0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f140] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f260 -&gt; 0x2595f10] str=&#39;\ctu_dram13_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f4c0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f5e0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f7e0] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259f900 -&gt; 0x259bb90] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259fb20] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x259fc40 -&gt; 0x2598b40] str=&#39;\ctu_dram13_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x259fe90] str=&#39;\u_ctu_ddr0_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a0950] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a0a70] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a0b90 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a0df0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a0f10 -&gt; 0x2598120] str=&#39;\ctu_ddr0_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1110] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1230 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1450] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1570 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a17e0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1900 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1b20] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x25a1c40 -&gt; 0x259af50] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a1e40] str=&#39;\u_ctu_ddr1_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a1fc0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2120] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2240 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a24a0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a25c0 -&gt; 0x2597c90] str=&#39;\ctu_ddr1_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a27c0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a28e0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2b00] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2c20 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2e90] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a2fb0 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a31d0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x25a32f0 -&gt; 0x259aa10] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a34f0] str=&#39;\u_ctu_ddr2_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a3670] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a37d0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a38f0 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a3b50] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a3c70 -&gt; 0x2597910] str=&#39;\ctu_ddr2_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a3e70] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a3f90 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a41b0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a42d0 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a4540] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a4660 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a4880] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x25a49a0 -&gt; 0x259a4d0] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a4ba0] str=&#39;\u_ctu_ddr3_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a4d20] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a4e80] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a4fa0 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5200] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5320 -&gt; 0x2597590] str=&#39;\ctu_ddr3_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5520] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5640 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5860] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5980 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5bf0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5d10 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a5f30] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x25a6050 -&gt; 0x2599ff0] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6250] str=&#39;\u_ctu_dll0_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a63d0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6530] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6650 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a68b0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a69d0 -&gt; 0x2597210] str=&#39;\ctu_dll0_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6bd0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6cf0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a6f10] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a7030 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a72a0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a73c0 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a75e0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x25a7700 -&gt; 0x2599b00] str=&#39;\ctu_dll0_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a7900] str=&#39;\u_ctu_dll1_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a7a80] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a7be0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a7d00 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a7f60] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8080 -&gt; 0x2596e00] str=&#39;\ctu_dll1_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8280] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a83a0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a85c0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a86e0 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8950] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8a70 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8c90] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x25a8db0 -&gt; 0x2599780] str=&#39;\ctu_dll1_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a8f50] str=&#39;\u_ctu_dll2_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a9070] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9190] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a92b0 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a93d0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a94f0 -&gt; 0x2596a80] str=&#39;\ctu_dll2_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9610] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9730 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9850] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9970 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9a90] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9bb0 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9cd0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x25a9df0 -&gt; 0x2599400] str=&#39;\ctu_dll2_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25a9f10] str=&#39;\u_ctu_dll3_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25aa030] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa150] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa270 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa490] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa5b0 -&gt; 0x2596720] str=&#39;\ctu_dll3_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa790] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aa8b0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aaa90] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aabb0 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aade0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25aaf00 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25ab0e0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x25ab200 -&gt; 0x2599080] str=&#39;\ctu_dll3_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ab3e0] str=&#39;\u_ctu_dll0_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ab560] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ab680] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ab7a0 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ab9c0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25abae0 -&gt; 0x2596fc0] str=&#39;\ctu_dll0_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25abcc0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25abde0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25abfc0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ac0e0 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ac310] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ac430 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ac610] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x25ac730 -&gt; 0x2599940] str=&#39;\ctu_dll0_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ac910] str=&#39;\u_ctu_dll1_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25aca90] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25acbb0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25accd0 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25acef0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad010 -&gt; 0x2596c40] str=&#39;\ctu_dll1_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad1f0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad310 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad4f0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad610 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad840] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25ad960 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25adb40] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x25adc60 -&gt; 0x25995c0] str=&#39;\ctu_dll1_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ade40] str=&#39;\u_ctu_dll2_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25adfc0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae0e0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae200 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae420] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae540 -&gt; 0x25968c0] str=&#39;\ctu_dll2_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae720] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25ae840 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25aea20] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25aeb40 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25aed70] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25aee90 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25af070] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x25af190 -&gt; 0x2599240] str=&#39;\ctu_dll2_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2599cc0] str=&#39;\u_ctu_dll3_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25af720] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25af840] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25af960 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25afac0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25afbe0 -&gt; 0x2596560] str=&#39;\ctu_dll3_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25afdc0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25afee0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b00c0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b01e0 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b0410] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b0530 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b0710] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x25b0830 -&gt; 0x2598ec0] str=&#39;\ctu_dll3_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b0a10] str=&#39;\u_ctu_ddr0_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b0b90] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b0cb0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b0dd0 -&gt; 0x2597e50] str=&#39;\ctu_ddr0_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b0ff0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b1110 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b12f0] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b1410 -&gt; 0x259bb90] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b15f0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x25b1710 -&gt; 0x259b110] str=&#39;\ctu_ddr0_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b1940] str=&#39;\u_ctu_ddr1_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b1ac0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b1be0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b1d00 -&gt; 0x2597ad0] str=&#39;\ctu_ddr1_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b1f20] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b2040 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b2220] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b2340 -&gt; 0x259bb90] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b2520] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x25b2640 -&gt; 0x259abd0] str=&#39;\ctu_ddr1_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b2870] str=&#39;\u_ctu_ddr2_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b29f0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b2b10] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b2c30 -&gt; 0x2597750] str=&#39;\ctu_ddr2_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b2e50] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b2f70 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b3150] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b3270 -&gt; 0x259bb90] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b3450] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x25b3570 -&gt; 0x259a690] str=&#39;\ctu_ddr2_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b37a0] str=&#39;\u_ctu_ddr3_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b3920] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b3a40] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b3b60 -&gt; 0x25973d0] str=&#39;\ctu_ddr3_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b3d80] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b3ea0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b4080] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b41a0 -&gt; 0x259bb90] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b4380] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x25b44a0 -&gt; 0x259a170] str=&#39;\ctu_ddr3_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b46d0] str=&#39;\u_ctu_ddr0_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b4850] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b4970] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b4a90 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b4cb0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b4dd0 -&gt; 0x25982a0] str=&#39;\ctu_ddr0_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b4fb0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b50d0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b52b0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b53d0 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b5600] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b5720 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b5900] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x25b5a20 -&gt; 0x259ad90] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b5c00] str=&#39;\u_ctu_ddr1_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b5d80] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b5ea0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b5fc0 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b61e0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6300 -&gt; 0x2598420] str=&#39;\ctu_ddr1_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b64e0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6600 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b67e0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6900 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6b30] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6c50 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6e30] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x25b6f50 -&gt; 0x259a850] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7130] str=&#39;\u_ctu_ddr2_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b72b0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b73d0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b74f0 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7710] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7830 -&gt; 0x2598600] str=&#39;\ctu_ddr2_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7a10] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7b30 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7d10] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b7e30 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b8060] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b8180 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b8360] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x25b8480 -&gt; 0x259a310] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8660] str=&#39;\u_ctu_ddr3_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25b87e0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8900] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8a20 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8c40] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8d60 -&gt; 0x25987c0] str=&#39;\ctu_ddr3_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b8f80] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b90a0 -&gt; 0x259b490] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b92c0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b93e0 -&gt; 0x259b2d0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b9650] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b9770 -&gt; 0x259b9d0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b9990] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x25b9ab0 -&gt; 0x2599ed0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-110" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:110</a>.0-110.0&gt; [0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x25b9fa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x25ba0e0 -&gt; 0x25b9d00] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x25ba4a0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x25ba5e0 -&gt; 0x259b650] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x25ba7e0 -&gt; 0x259b810] str=&#39;\start_clk_cl&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259d930] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259da50] str=&#39;\syncdata&#39; port=57
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259dbd0] str=&#39;\cmp_clk&#39; port=58
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259dd10] str=&#39;\ctu_dram_tx_sync_early&#39; port=59
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259de30] str=&#39;\presyncdata&#39; port=60
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259d930] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259da50] str=&#39;\syncdata&#39; basic_prep port=57 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259dbd0] str=&#39;\cmp_clk&#39; basic_prep port=58 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259dd10] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep port=59 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259de30] str=&#39;\presyncdata&#39; basic_prep port=60 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259ffb0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a00d0] str=&#39;\jbus_rx_sync&#39; port=61
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a0250] str=&#39;\syncdata&#39; port=62
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a0390] str=&#39;\cmp_clk&#39; port=63
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a04b0] str=&#39;\coin_edge&#39; port=64
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a05d0] str=&#39;\arst_l&#39; port=65
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a0740] str=&#39;\presyncdata&#39; port=66
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259ffb0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a00d0] str=&#39;\jbus_rx_sync&#39; basic_prep port=61 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a0250] str=&#39;\syncdata&#39; basic_prep port=62 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a0390] str=&#39;\cmp_clk&#39; basic_prep port=63 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a04b0] str=&#39;\coin_edge&#39; basic_prep port=64 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a05d0] str=&#39;\arst_l&#39; basic_prep port=65 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a0740] str=&#39;\presyncdata&#39; basic_prep port=66 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl::dffrle_ns&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259be70] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259bfb0] str=&#39;\din&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259c0f0] str=&#39;\q&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259c230] str=&#39;\en&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259c350] str=&#39;\rst_l&#39; port=55
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259c470] str=&#39;\clk&#39; port=56
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259be70] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259bfb0] str=&#39;\din&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259c0f0] str=&#39;\q&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259c230] str=&#39;\en&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259c350] str=&#39;\rst_l&#39; basic_prep port=55 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x259c470] str=&#39;\clk&#39; basic_prep port=56 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; referenced in module `work_ctu_clsp_synch_jldl&#39; in cell `u_ctu_ddr3_iodll_rst_dl_l&#39; does not have a port named &#39;presyncdata&#39;.

</pre>
</body>