2x2 Matrix multiplication implemented in Verilog HDL
