Partition Merge report for soc_system
Mon Jun  1 16:12:14 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Mon Jun  1 16:12:14 2020           ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Standard Edition ;
; Revision Name                   ; soc_system                                      ;
; Top-level Entity Name           ; ghrd_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 4,210 / 32,070 ( 13 % )                         ;
; Total registers                 ; 6280                                            ;
; Total pins                      ; 368 / 457 ( 81 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 657,408 / 4,065,280 ( 16 % )                    ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                     ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File              ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                                                                    ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                                                           ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------+
; Top                            ; Engaged                ; 99.93% (8921 / 8927)           ; 92.63% (8269 / 8927)          ;                                                                                                 ;
; sld_hub:auto_hub               ; Engaged                ; 98.06% (708 / 722)             ; 48.48% (350 / 722)            ;                                                                                                 ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 93.41% (4307 / 4611)           ; 77.32% (3565 / 4611)          ;                                                                                                 ;
; hard_block:auto_generated_inst ; Disengaged             ; 100.00% (432 / 432)            ; 0.00% (0 / 432)               ; Rapid Recompile disengaged: Rapid Recompile does not preserve a modified hard_block partition.  ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                ; Number of Changed Nodes ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                       ; 7                       ;
; |ghrd_top                                                                                                                                                                                                                                                                                                             ; 6                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub              ; 28                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tk84:auto_generated                                                                                                                                            ; 314                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; 59                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                        ; 42                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lai:auto_generated                                                        ; 36                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; 24                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; 20                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; 10                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; 3                       ;
; |ghrd_top                                                                                                                                                                                                                                                                                                             ; 56                      ;
; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                       ; 7                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                                                                                 ; Previous Value ; Current Value      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[0]       ; --             ; acq_trigger_in[34] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[0]       ; --             ; acq_data_in[34]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[1]       ; --             ; acq_trigger_in[35] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[1]       ; --             ; acq_data_in[35]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[2]       ; --             ; acq_trigger_in[36] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[2]       ; --             ; acq_data_in[36]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[3]       ; --             ; acq_trigger_in[37] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[3]       ; --             ; acq_data_in[37]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[4]       ; --             ; acq_trigger_in[38] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[4]       ; --             ; acq_data_in[38]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|i2s_sample_ready ; --             ; acq_trigger_in[39] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|i2s_sample_ready ; --             ; acq_data_in[39]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_sample_ready_latch         ; --             ; acq_trigger_in[40] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_sample_ready_latch         ; --             ; acq_data_in[40]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[0]                                                  ; --             ; acq_trigger_in[41] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[0]                                                  ; --             ; acq_data_in[41]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[10]                                                 ; --             ; acq_trigger_in[42] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[10]                                                 ; --             ; acq_data_in[42]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[11]                                                 ; --             ; acq_trigger_in[43] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[11]                                                 ; --             ; acq_data_in[43]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[12]                                                 ; --             ; acq_trigger_in[44] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[12]                                                 ; --             ; acq_data_in[44]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[13]                                                 ; --             ; acq_trigger_in[45] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[13]                                                 ; --             ; acq_data_in[45]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[14]                                                 ; --             ; acq_trigger_in[46] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[14]                                                 ; --             ; acq_data_in[46]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[15]                                                 ; --             ; acq_trigger_in[47] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[15]                                                 ; --             ; acq_data_in[47]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[16]                                                 ; --             ; acq_trigger_in[48] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[16]                                                 ; --             ; acq_data_in[48]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[17]                                                 ; --             ; acq_trigger_in[49] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[17]                                                 ; --             ; acq_data_in[49]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[18]                                                 ; --             ; acq_trigger_in[50] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[18]                                                 ; --             ; acq_data_in[50]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[19]                                                 ; --             ; acq_trigger_in[51] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[19]                                                 ; --             ; acq_data_in[51]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[1]                                                  ; --             ; acq_trigger_in[52] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[1]                                                  ; --             ; acq_data_in[52]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[20]                                                 ; --             ; acq_trigger_in[53] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[20]                                                 ; --             ; acq_data_in[53]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[2]                                                  ; --             ; acq_trigger_in[54] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[2]                                                  ; --             ; acq_data_in[54]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[3]                                                  ; --             ; acq_trigger_in[55] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[3]                                                  ; --             ; acq_data_in[55]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[4]                                                  ; --             ; acq_trigger_in[56] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[4]                                                  ; --             ; acq_data_in[56]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[5]                                                  ; --             ; acq_trigger_in[57] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[5]                                                  ; --             ; acq_data_in[57]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[6]                                                  ; --             ; acq_trigger_in[58] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[6]                                                  ; --             ; acq_data_in[58]    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 538 changed assignments


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                    ; Details ;
+--------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_CS                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_microphone_interface_0_avalon_slave_translator|av_begintransfer~0 ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_CS                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_microphone_interface_0_avalon_slave_translator|av_begintransfer~0 ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READ                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_microphone_interface_0_avalon_slave_agent|m0_read~1                    ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READ                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_microphone_interface_0_avalon_slave_agent|m0_read~1                    ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[0]~1                                                                            ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[0]~1                                                                            ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[10]~2                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[10]~2                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[11]~3                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[11]~3                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[12]~4                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[12]~4                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[13]~5                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[13]~5                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[14]~6                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[14]~6                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[15]~7                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[15]~7                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[16]~8                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[16]~8                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[17]~9                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[17]~9                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[18]~10                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[18]~10                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[19]~11                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[19]~11                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[1]~12                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[1]~12                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[20]~13                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[20]~13                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[21]~14                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[21]~14                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[22]~15                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[22]~15                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[23]~16                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[23]~16                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[24]~17                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[24]~17                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[25]~18                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[25]~18                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[26]~19                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[26]~19                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[27]~20                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[27]~20                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[28]~21                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[28]~21                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[29]~22                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[29]~22                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[2]~23                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[2]~23                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[30]~24                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[30]~24                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[31]~25                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[31]~25                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[3]~26                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[3]~26                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[4]~27                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[4]~27                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[5]~28                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[5]~28                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[6]~29                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[6]~29                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[7]~30                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[7]~30                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[8]~31                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[8]~31                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[9]~32                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|AVL_READDATA[9]~32                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[0]                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[0]                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[1]                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[1]                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[2]                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[2]                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[3]                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[3]                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[4]                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|counter[4]                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|i2s_sample_ready ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|i2s_sample_ready                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|i2s_sample_ready ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_master:m0|i2s_sample_ready                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_sample_ready_latch         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_sample_ready_latch                                                                       ; N/A     ;
; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_sample_ready_latch         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_interface:avalon_microphone_interface_0|i2s_sample_ready_latch                                                                       ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[0]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[0]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[0]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[0]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[10]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[10]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[10]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[10]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[11]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[11]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[11]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[11]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[12]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[12]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[12]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[12]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[13]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[13]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[13]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[13]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[14]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[14]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[14]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[14]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[15]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[15]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[15]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[15]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[16]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[16]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[16]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[16]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[17]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[17]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[17]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[17]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[18]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[18]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[18]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[18]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[19]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[19]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[19]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[19]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[1]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[1]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[1]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[1]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[20]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[20]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[20]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[20]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[2]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[2]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[2]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[2]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[3]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[3]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[3]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[3]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[4]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[4]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[4]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[4]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[5]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[5]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[5]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[5]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[6]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[6]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[6]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[6]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[7]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[7]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[7]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[7]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[8]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[8]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[8]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[8]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[9]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[9]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARADDR[9]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[9]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARREADY                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0                       ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARREADY                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0                       ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARVALID                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARVALID[0]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_ARVALID                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARVALID[0]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[0]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[0]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[0]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[0]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[10]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[10]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[10]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[10]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[11]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[11]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[11]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[11]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[12]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[12]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[12]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[12]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[13]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[13]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[13]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[13]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[14]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[14]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[14]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[14]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[15]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[15]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[15]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[15]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[16]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[16]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[16]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[16]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[17]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[17]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[17]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[17]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[18]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[18]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[18]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[18]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[19]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[19]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[19]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[19]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[1]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[1]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[1]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[1]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[20]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[20]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[20]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[20]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[2]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[2]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[2]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[2]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[3]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[3]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[3]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[3]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[4]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[4]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[4]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[4]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[5]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[5]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[5]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[5]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[6]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[6]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[6]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[6]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[7]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[7]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[7]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[7]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[8]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[8]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[8]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[8]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[9]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[9]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWADDR[9]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[9]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWREADY                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWREADY                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWVALID                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWVALID[0]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_AWVALID                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWVALID[0]                                                              ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_BREADY                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_BREADY[0]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_BREADY                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_BREADY[0]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_BVALID                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1                                                    ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_BVALID                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1                                                    ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[0]~4                                          ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[0]~4                                          ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[10]~7                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[10]~7                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[11]~9                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[11]~9                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[12]~12                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[12]~12                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[13]~15                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[13]~15                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[14]~18                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[14]~18                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[15]~21                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[15]~21                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[16]~24                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[16]~24                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[17]~27                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[17]~27                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[18]~30                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[18]~30                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[19]~33                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[19]~33                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[1]~38                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[1]~38                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[20]~41                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[20]~41                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[21]~44                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[21]~44                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[22]~47                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[22]~47                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[23]~49                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[23]~49                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[24]~51                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[24]~51                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[25]~53                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[25]~53                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[26]~55                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[26]~55                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[27]~57                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[27]~57                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[28]~59                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[28]~59                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[29]~61                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[29]~61                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[2]~66                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[2]~66                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[30]~68                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[30]~68                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[31]~70                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[31]~70                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[3]~75                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[3]~75                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[4]~79                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[4]~79                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[5]~83                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[5]~83                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[6]~88                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[6]~88                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[7]~92                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[7]~92                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[8]~99                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[8]~99                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[9]~106                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RDATA[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[9]~106                                        ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RLAST                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_payload[0]                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RLAST                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|src_payload[0]                                         ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RREADY                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_RREADY[0]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RREADY                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_RREADY[0]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RVALID                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|WideOr1                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_RVALID                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|WideOr1                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[0]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[0]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[10]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[10]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[11]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[11]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[12]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[12]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[13]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[13]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[14]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[14]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[15]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[15]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[16]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[16]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[17]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[17]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[18]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[18]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[19]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[19]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[1]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[1]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[20]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[20]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[21]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[21]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[22]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[22]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[23]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[23]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[24]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[24]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[25]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[25]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[26]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[26]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[27]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[27]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[28]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[28]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[29]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[29]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[2]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[2]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[30]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[30]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[31]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[31]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[3]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[3]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[4]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[4]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[5]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[5]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[6]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[6]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[7]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[7]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[8]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[8]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[9]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WDATA[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[9]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WLAST                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WLAST[0]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WLAST                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WLAST[0]                                                                ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WREADY                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WREADY                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WVALID                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WVALID[0]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_WVALID                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WVALID[0]                                                               ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_axi_clk                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                             ; N/A     ;
; soc_system:u0|soc_system_hps_0:hps_0|h2f_lw_axi_clk                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                  ; N/A     ;
+--------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location           ; Status                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X22_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADC_CS_N~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X22_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; IOPAD_X20_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; IOIBUF_X20_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X20_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X20_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X8_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X8_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; IOPAD_X8_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X8_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X16_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X16_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X16_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X16_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; IOPAD_X24_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X24_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X2_Y81_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X2_Y81_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X56_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X56_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X89_Y25_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X89_Y25_N4  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X32_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X32_Y81_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X40_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X40_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X26_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X26_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X30_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X30_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X40_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X40_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X30_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X30_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X38_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X38_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X24_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X24_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X28_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X28_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X28_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X28_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X24_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X24_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X32_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X32_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X38_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X38_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X26_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X26_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X22_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X38_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X38_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X18_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X18_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X36_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X36_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X38_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X38_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X18_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X18_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X24_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X24_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; IOPAD_X30_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X30_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; IOPAD_X18_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X18_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; IOPAD_X32_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X32_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; IOPAD_X32_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X32_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; IOPAD_X26_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X26_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; IOPAD_X24_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X24_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X26_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X26_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X28_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X28_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X28_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X28_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X30_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X30_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X18_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X18_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X34_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X34_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X34_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X34_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X34_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X34_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X34_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X34_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X20_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X20_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X22_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X36_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X36_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X20_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X20_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; FAN_CTRL                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- FAN_CTRL                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X12_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- FAN_CTRL~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X12_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X12_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X12_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; IOPAD_X12_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_I2C_SDAT~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X12_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X56_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X56_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X56_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X56_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X50_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X50_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X52_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X52_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X52_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X52_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X50_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X50_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X68_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X72_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X72_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X50_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X50_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X76_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X76_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X68_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X58_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X58_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X62_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X62_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X54_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X54_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X68_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X76_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X76_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X66_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X66_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X70_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X70_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X70_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X70_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X64_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X62_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X62_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X54_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X54_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X50_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X50_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X62_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X62_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X58_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X58_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X62_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X62_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X72_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X72_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X54_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X54_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X58_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X58_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X60_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X60_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X58_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X58_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X54_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X54_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X56_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X56_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X84_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X84_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X64_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X84_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X84_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X80_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X80_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X76_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X76_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X76_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X76_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X78_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N3   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X74_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X74_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X72_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X72_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X64_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X72_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X72_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X70_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X70_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X68_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X70_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X70_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X66_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X66_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N20  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X74_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X74_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X78_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X84_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X84_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X86_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X86_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N37  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X78_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N52   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N54  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X86_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X86_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X78_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y8_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y8_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y11_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y11_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y11_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y11_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y4_N77   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y4_N79  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y13_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y13_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y13_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y13_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y4_N94   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y4_N96  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y6_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y6_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y6_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y6_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y16_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y16_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y16_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y16_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y15_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y15_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y15_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y15_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y8_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y8_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y9_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y9_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y23_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y23_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y23_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y23_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y20_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y25_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y25_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y20_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y25_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y25_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y16_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y16_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y16_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y16_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y4_N43   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y4_N45  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y4_N60   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y4_N62  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y21_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y21_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y11_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y11_N62 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y9_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y9_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y11_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y11_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y13_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y13_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y13_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y13_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y8_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y8_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y15_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y15_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y15_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y15_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y20_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y20_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N62 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y21_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y21_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y25_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y25_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y23_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y23_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y9_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y9_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y23_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y23_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y9_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y9_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y71_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y71_N79 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X89_Y79_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X89_Y79_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X89_Y79_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X89_Y79_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X89_Y80_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X89_Y80_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y71_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y71_N96 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y73_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y73_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y73_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y73_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; IOPAD_X89_Y74_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; IOOBUF_X89_Y74_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; IOPAD_X89_Y74_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; IOOBUF_X89_Y74_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; IOPAD_X89_Y74_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; IOOBUF_X89_Y74_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; IOPAD_X89_Y77_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; IOOBUF_X89_Y77_N79 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X89_Y57_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X89_Y57_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X89_Y79_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X89_Y79_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X89_Y65_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X89_Y65_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; IOPAD_X89_Y77_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; IOOBUF_X89_Y77_N96 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y51_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y51_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; IOPAD_X89_Y80_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; IOIBUF_X89_Y80_N55 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X89_Y80_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X89_Y80_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X69_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X69_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X68_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X68_Y81_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; IOPAD_X69_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; IOIBUF_X69_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; IOPAD_X68_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; IOIBUF_X68_Y81_N11 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; IOPAD_X66_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; IOIBUF_X66_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; IOPAD_X66_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; IOIBUF_X66_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; IOPAD_X68_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; IOIBUF_X68_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; IOPAD_X69_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X69_Y81_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; IOPAD_X68_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; IOOBUF_X68_Y81_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; IOPAD_X60_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; IOOBUF_X60_Y81_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; IOPAD_X63_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; IOOBUF_X63_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X55_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X55_Y81_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X76_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X76_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; IOPAD_X74_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; IOIBUF_X74_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X74_Y81_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; IOPAD_X79_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; IOIBUF_X79_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X79_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X79_Y81_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; IOPAD_X52_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; IOIBUF_X52_Y81_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; IOPAD_X49_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; IOIBUF_X49_Y81_N1  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; IOPAD_X49_Y81_N6   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; IOIBUF_X49_Y81_N7  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X52_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X52_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; IOPAD_X89_Y21_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; IOIBUF_X89_Y21_N21 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X89_Y21_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X89_Y21_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; IOPAD_X36_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; IOIBUF_X36_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; IOPAD_X36_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; IOIBUF_X36_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; IOPAD_X40_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; IOIBUF_X40_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; IOPAD_X40_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; IOIBUF_X40_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X52_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X52_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X52_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X52_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X60_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X80_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X60_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X80_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X84_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X84_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y6_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y6_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y8_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y8_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y6_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y6_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; IOPAD_X6_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X6_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X2_Y0_N74    ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X2_Y0_N76   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; IOPAD_X6_Y0_N17    ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X6_Y0_N19   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X2_Y0_N91    ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X2_Y0_N93   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; IOPAD_X40_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; IOIBUF_X40_Y81_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X12_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X12_Y81_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X16_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X16_Y81_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X8_Y81_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X8_Y81_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X16_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X16_Y81_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X6_Y81_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X6_Y81_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X6_Y81_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X6_Y81_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X12_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X12_Y81_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X14_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X14_Y81_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X26_Y81_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X26_Y81_N92 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X2_Y81_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X2_Y81_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X24_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X24_Y81_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X6_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X6_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X40_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X40_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X28_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X28_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X20_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X20_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X36_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X36_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X28_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X28_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X36_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X36_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X40_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X40_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X32_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X32_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X38_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X38_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X4_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X4_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X4_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X4_Y81_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X20_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X20_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X6_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X6_Y81_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X10_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X10_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X10_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X10_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X18_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X18_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X18_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X18_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X36_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X36_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X40_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X40_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X38_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X38_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X26_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X26_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X38_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X38_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X36_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X36_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X22_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X22_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X22_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X22_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X26_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X26_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X28_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X28_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X34_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X34_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_clr                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ena                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_0_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_1_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_2_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_3_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_0_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_1_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_2_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_3_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cdr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cir                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_e1dr                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_sdr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_tlr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_udr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_uir                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_raw_tck                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdi                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdo                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_usr1                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_clr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ena                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_in_0_                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_out_0_                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_rti                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_raw_tck                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdi                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdo                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_usr1                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_non_sec_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_CS                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READ                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_0_                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_10_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_11_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_12_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_13_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_14_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_15_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_16_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_17_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_18_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_19_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_1_                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_20_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_21_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_22_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_23_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_24_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_25_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_26_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_27_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_28_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_29_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_2_                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_30_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_31_                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_3_                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_4_                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_5_                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_6_                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_7_                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_8_                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_AVL_READDATA_9_                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_i2s_sample_ready_latch                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_m0_counter_0_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_m0_counter_1_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_m0_counter_2_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_m0_counter_3_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_m0_counter_4_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_avalon_microphone_interface_0_m0_i2s_sample_ready                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_0_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_10_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_11_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_12_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_13_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_14_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_15_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_16_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_17_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_18_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_19_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_1_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_20_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_2_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_3_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_4_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_5_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_6_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_7_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_8_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARADDR_9_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARREADY                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_ARVALID                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_0_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_10_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_11_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_12_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_13_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_14_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_15_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_16_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_17_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_18_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_19_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_1_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_20_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_2_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_3_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_4_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_5_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_6_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_7_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_8_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWADDR_9_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWREADY                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_AWVALID                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_BREADY                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_BVALID                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_0_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_10_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_11_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_12_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_13_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_14_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_15_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_16_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_17_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_18_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_19_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_1_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_20_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_21_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_22_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_23_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_24_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_25_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_26_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_27_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_28_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_29_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_2_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_30_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_31_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_3_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_4_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_5_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_6_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_7_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_8_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RDATA_9_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RLAST                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RREADY                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_RVALID                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_0_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_10_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_11_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_12_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_13_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_14_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_15_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_16_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_17_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_18_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_19_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_1_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_20_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_21_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_22_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_23_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_24_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_25_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_26_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_27_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_28_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_29_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_2_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_30_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_31_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_3_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_4_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_5_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_6_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_7_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_8_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WDATA_9_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WLAST                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WREADY                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_WVALID                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.u0_hps_0_h2f_lw_axi_clk                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;                    ;                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 4484           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4412           ;
;     -- 7 input functions                    ; 46             ;
;     -- 6 input functions                    ; 775            ;
;     -- 5 input functions                    ; 974            ;
;     -- 4 input functions                    ; 918            ;
;     -- <=3 input functions                  ; 1699           ;
;                                             ;                ;
; Dedicated logic registers                   ; 6094           ;
;                                             ;                ;
; I/O pins                                    ; 368            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 657408         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 4533           ;
; Total fan-out                               ; 47340          ;
; Average fan-out                             ; 3.57           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tk84:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 4096         ; 160          ; 4096         ; 160          ; 655360 ; None ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition
    Info: Processing started: Mon Jun  1 16:11:58 2020
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off soc_system -c soc_system --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 155
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 353 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance soc_system:u0|soc_system_pll_i2s_bclk:pll_i2s_bclk|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/john/intelFPGA/19.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance soc_system:u0|soc_system_pll_i2s_bclk:pll_i2s_bclk|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/john/intelFPGA/19.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 42
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 46
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 54
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 57
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 60
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 165
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 186
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/john/Code/augmented_listening_sum2020/de1_soc_GHRD/ghrd_top.v Line: 188
Info (21057): Implemented 10412 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 158 output pins
    Info (21060): Implemented 167 bidirectional pins
    Info (21061): Implemented 9228 logic cells
    Info (21064): Implemented 164 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
Warning (20013): Ignored 1 assignments for entity "altsyncram_2l84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_2l84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1577 megabytes
    Info: Processing ended: Mon Jun  1 16:12:15 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:16


