INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
WARNING: [VRFC 10-3676] redeclaration of ansi port 'currentstate' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'nextstate' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'BR_out_0' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'BR_out_1' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'BR_out_2' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'BR_out_3' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'BS_out_0' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'BS_out_1' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'BS_out_2' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'BS_out_3' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dout_0' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dout_1' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dout_2' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dout_3' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cnt' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ena0' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ena1' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ena2' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ena3' is not allowed [D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
