
---------- Begin Simulation Statistics ----------
final_tick                               118329475000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166126                       # Simulator instruction rate (inst/s)
host_mem_usage                                 790728                       # Number of bytes of host memory used
host_op_rate                                   166453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   601.95                       # Real time elapsed on the host
host_tick_rate                              196576531                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118329                       # Number of seconds simulated
sim_ticks                                118329475000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.366589                       # CPI: cycles per instruction
system.cpu.discardedOps                        175772                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        98699645                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.422549                       # IPC: instructions per cycle
system.cpu.numCycles                        236658950                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       137959305                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       653723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1834069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1576972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3173729                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2334                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4458621                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3717483                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80969                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2088621                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2087496                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.946137                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   64452                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             648                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              359                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50604554                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50604554                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50604669                       # number of overall hits
system.cpu.dcache.overall_hits::total        50604669                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1750801                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1750801                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1759105                       # number of overall misses
system.cpu.dcache.overall_misses::total       1759105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  97093723900                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  97093723900                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  97093723900                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  97093723900                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52355355                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52355355                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52363774                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52363774                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033594                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033594                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55456.744599                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55456.744599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55194.956469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55194.956469                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               299                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.224080                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1203388                       # number of writebacks
system.cpu.dcache.writebacks::total           1203388                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       165756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       165756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       165756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       165756                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1585045                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1585045                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1593349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1593349                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  86270364900                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  86270364900                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  86892097900                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  86892097900                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030275                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030275                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030428                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54427.707037                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54427.707037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54534.253262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54534.253262                       # average overall mshr miss latency
system.cpu.dcache.replacements                1576969                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40643447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40643447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       731181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        731181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  32566850900                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32566850900                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41374628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41374628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44540.067234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44540.067234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       731175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       731175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  31835215400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31835215400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43539.802920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43539.802920                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9898619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9898619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       717128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       717128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54990530500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54990530500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10615747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10615747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.067553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.067553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76681.611233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76681.611233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       165750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       165750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       551378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       551378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  45201299000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45201299000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81978.785878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81978.785878                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          115                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           115                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8304                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8304                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.986340                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.986340                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8304                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8304                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    621733000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    621733000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.986340                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.986340                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74871.507707                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74871.507707                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        62488                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        62488                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data       302492                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       302492                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   9536342500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   9536342500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       364980                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       364980                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.828791                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.828791                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31525.932917                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31525.932917                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data       302492                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       302492                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   9233850500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   9233850500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.828791                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.828791                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30525.932917                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30525.932917                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       317000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       317000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         16115.520222                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52198094                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1593353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.759906                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data 16115.520222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         8973                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         6009                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1677236553                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1677236553                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42570160                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43384577                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10998961                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     34640466                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34640466                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34640466                       # number of overall hits
system.cpu.icache.overall_hits::total        34640466                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3407                       # number of overall misses
system.cpu.icache.overall_misses::total          3407                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    259061500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    259061500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    259061500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    259061500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34643873                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34643873                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34643873                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34643873                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000098                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000098                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76038.009979                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76038.009979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76038.009979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76038.009979                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3407                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    255654500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    255654500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    255654500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    255654500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75038.009979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75038.009979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75038.009979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75038.009979                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34640466                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34640466                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3407                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    259061500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    259061500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34643873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34643873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76038.009979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76038.009979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    255654500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    255654500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75038.009979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75038.009979                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2324.575597                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34643873                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3407                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10168.439389                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2324.575597                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.141881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.141881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3407                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          852                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2555                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.207947                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         138578899                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        138578899                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 118329475000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               416371                       # number of demand (read+write) hits
system.l2.demand_hits::total                   416405                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data              416371                       # number of overall hits
system.l2.overall_hits::total                  416405                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             874224                       # number of demand (read+write) misses
system.l2.demand_misses::total                 877597                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3373                       # number of overall misses
system.l2.overall_misses::.cpu.data            874224                       # number of overall misses
system.l2.overall_misses::total                877597                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    250156500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  71337202500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      71587359000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    250156500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  71337202500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     71587359000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3407                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1290595                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1294002                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3407                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1290595                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1294002                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.990021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.677381                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.678204                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.990021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.677381                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.678204                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74164.393715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81600.599503                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81572.018820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74164.393715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81600.599503                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81572.018820                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              333650                       # number of writebacks
system.l2.writebacks::total                    333650                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        874223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            877595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       874223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           877595                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    216418000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  62594903500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62811321500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    216418000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  62594903500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62811321500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.989727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.677380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.678202                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.989727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.677380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.678202                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64180.901542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71600.613917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71572.105014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64180.901542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71600.613917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71572.105014                       # average overall mshr miss latency
system.l2.replacements                         656056                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1203388                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1203388                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1203388                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1203388                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             48052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48052                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          503060                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              503060                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  43860958500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43860958500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        551112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            551112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.912809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87188.324454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87188.324454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       503060                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         503060                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  38830358500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38830358500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.912809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77188.324454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77188.324454                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    250156500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    250156500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3407                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3407                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.990021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74164.393715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74164.393715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3372                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3372                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    216418000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    216418000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.989727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64180.901542                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64180.901542                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        368319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            368319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       371164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          371164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  27476244000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27476244000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       739483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        739483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.501924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.501924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74027.233245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74027.233245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       371163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       371163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  23764545000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23764545000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.501922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.501922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64027.246789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64027.246789                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data       302752                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total          302752                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data       302758                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        302758                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999980                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999980                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data       302752                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total       302752                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   5756356500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   5756356500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999980                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999980                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19013.438392                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19013.438392                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 471677.032055                       # Cycle average of tags in use
system.l2.tags.total_refs                     2870937                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1180348                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432280                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   146485.972374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       827.543819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     324363.515862                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.279400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.618674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.899653                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        524286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        37198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       487088                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999996                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 102738460                       # Number of tag accesses
system.l2.tags.data_accesses                102738460                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    184318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    874223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008594774500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11111                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11111                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2099513                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             173485                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      877595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     333650                       # Number of write requests accepted
system.mem_ctrls.readBursts                    877595                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   333650                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                149332                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                877595                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               333650                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  780482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   89334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.984340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.227778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.076153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         10848     97.63%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.05%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.03%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      0.05%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          241      2.17%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11111                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.587436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.560716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7798     70.18%     70.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              653      5.88%     76.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2150     19.35%     95.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              469      4.22%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               38      0.34%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11111                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 7020760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2669200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     59.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  116177982000                       # Total gap between requests
system.mem_ctrls.avgGap                      95916.17                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        26976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6993784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1474424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 227973.630407808349                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 59104327.134046696126                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 12460327.403632948175                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3372                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       874223                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       333650                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     78753500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  26729336750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2769330086750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23355.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30574.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8300105.16                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        26976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6993784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       7020760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        26976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        26976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2669200                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2669200                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3372                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       874223                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         877595                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       333650                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        333650                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       227974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     59104327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         59332301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       227974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       227974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     22557355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        22557355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     22557355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       227974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     59104327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        81889656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               877595                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              184303                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        55169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        55360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        54987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        54850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        54931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        53697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        53808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        53987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        55138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        53670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        55634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        55603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        55592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        55605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        54939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        54625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        11932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12095                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        11684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        11162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10966                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10353184000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4387975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        26808090250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11797.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30547.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              606769                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             107184                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           58.16                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       347945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   195.322456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.973869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   292.466227                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       245323     70.51%     70.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        44720     12.85%     83.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5591      1.61%     84.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5016      1.44%     86.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9021      2.59%     89.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1030      0.30%     89.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5117      1.47%     90.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          891      0.26%     91.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        31236      8.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       347945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              56166080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11795392                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              474.658406                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               99.682619                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.49                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1252548780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       665745465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     3118673460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     494756820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9340684080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  31564696770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18857721120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   65294826495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   551.805258                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48566937000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3951220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  65811318000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1231778520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       654705810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     3147354840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     467304840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9340684080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31059980580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  19282745280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   65184553950                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   550.873347                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  49667381500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3951220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  64710873500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             374535                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       333650                       # Transaction distribution
system.membus.trans_dist::CleanEvict           320072                       # Transaction distribution
system.membus.trans_dist::ReadExReq            503060                       # Transaction distribution
system.membus.trans_dist::ReadExResp           503060                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        374535                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        302752                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2711664                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2711664                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9689960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9689960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1180347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1180347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1180347                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2269911000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2086678750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            742890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1537038                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          695987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           551112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          551112                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3407                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       739483                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       302758                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       302758                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6814                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4763675                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4770489                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19951864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               19979120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          656056                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2669200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2252816                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032452                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2250441     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2375      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2252816                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 118329475000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2188558500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3407499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1441974499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
