page_link	,	V_81
ENOMEM	,	V_86
spin_lock_init	,	F_39
DMA_IN_PROGRESS	,	V_68
dma_addr_t	,	T_2
to_imxdma_chan	,	F_1
imxdmac	,	V_4
channel	,	V_10
dma_transfer_direction	,	V_64
ENOSYS	,	V_46
imxdma_remove	,	F_45
DMA_CYCLIC	,	V_91
imxdma_handle	,	F_3
imxdma_alloc_chan_resources	,	F_19
"unable to register\n"	,	L_4
DMA_SLAVE_CONFIG	,	V_25
imxdma_progression	,	F_6
dev	,	V_78
imxdma_control	,	F_7
lock	,	V_55
word_size	,	V_32
IMX_DMA_LENGTH_LOOP	,	V_83
device_tx_status	,	V_100
dma_address	,	V_72
imx_dma_setup_progression_handler	,	F_28
for_each_sg	,	F_24
cookie	,	V_9
imx_dma_config_channel	,	F_9
"dmaengine"	,	L_3
imxdma_assign_cookie	,	F_14
device_prep_slave_sg	,	V_101
txstate	,	V_50
"Failed to setup the DMA handler\n"	,	L_2
dma_request	,	V_45
imx_dma_setup_sg	,	F_25
dma_addr	,	V_73
sg_list	,	V_61
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_41
__func__	,	V_79
DMA_SUCCESS	,	V_13
cmd	,	V_18
GFP_KERNEL	,	V_80
imxdma_issue_pending	,	F_32
dst_maxburst	,	V_35
device	,	V_96
dma_async_device_unregister	,	F_47
status	,	V_12
ENODEV	,	V_94
device_prep_dma_cyclic	,	V_102
DMA_TERMINATE_ALL	,	V_24
src_addr_width	,	V_33
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_39
imxdma_channel	,	V_1
IMX_DMA_TYPE_LINEAR	,	V_44
kfree	,	F_22
flags	,	V_59
dma_async_tx_descriptor_init	,	F_20
list_add_tail	,	F_40
dma_parms	,	V_105
imx_dma_setup_handlers	,	F_38
device_node	,	V_97
device_issue_pending	,	V_104
sg	,	V_16
arg	,	V_19
periods	,	V_77
spin_unlock_irq	,	F_18
scatterlist	,	V_15
dma_set_tx_state	,	F_13
imxdma_driver	,	V_106
imx_dma_data	,	V_56
src_addr	,	V_29
i	,	V_65
kcalloc	,	F_30
platform_driver_probe	,	F_49
dma_async_device_register	,	F_43
EINVAL	,	V_47
DMA_DEV_TO_MEM	,	V_27
dst_addr_width	,	V_36
__init	,	T_4
__exit	,	T_5
per_address	,	V_28
dma_status	,	V_48
period_len	,	V_75
chan	,	V_3
platform_device	,	V_84
dma_device	,	V_87
DMA_MODE_WRITE	,	V_71
data	,	V_11
tx	,	V_54
imxdma_irq_handler	,	F_4
size_t	,	T_3
dev_dbg	,	F_27
dmaengine_cfg	,	V_21
imxdma_tx_status	,	F_11
IMX_DMA_MEMSIZE_8	,	V_38
INIT_LIST_HEAD	,	F_35
mode	,	V_23
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_37
pdev	,	V_85
imxdma_tx_submit	,	F_15
"%s channel: %d buf_len=%d period_len=%d\n"	,	L_1
dst_addr	,	V_34
spin_lock_irq	,	F_16
sgl	,	V_62
IMX_DMA_MEMSIZE_16	,	V_40
ret	,	V_22
imx_dma_free	,	F_44
last_completed	,	V_8
dma_cookie_t	,	T_1
offset	,	V_82
IMX_DMA_MEMSIZE_32	,	V_42
dma_async_is_complete	,	F_12
imx_dma_config_burstlen	,	F_10
imxdma_free_chan_resources	,	F_21
imxdma_probe	,	F_33
dma_slave_config	,	V_20
DMA_ERROR	,	V_14
dma_length	,	V_66
watermark_level	,	V_30
dma_async_tx_descriptor	,	V_53
channels	,	V_88
callback_param	,	V_7
DMA_SLAVE	,	V_89
desc	,	V_5
sg_len	,	V_63
sg_init_table	,	F_31
platform_set_drvdata	,	F_41
imxdma	,	V_52
dma_ctrl_cmd	,	V_17
private	,	V_57
platform_get_drvdata	,	F_46
device_control	,	V_103
last_used	,	V_51
imx_dma_disable	,	F_8
dev_err	,	F_29
dma_cap_set	,	F_36
imxdma_prep_slave_sg	,	F_23
dma_chan	,	V_2
kzalloc	,	F_34
imxdma_err_handler	,	F_5
device_free_chan_resources	,	V_99
src_maxburst	,	V_31
buf_len	,	V_74
DMA_CTRL_ACK	,	V_60
IMX_DMA_TYPE_FIFO	,	V_43
dma_set_max_seg_size	,	F_42
direction	,	V_26
dmamode	,	V_67
DMA_MODE_READ	,	V_70
dma_tx_state	,	V_49
cap_mask	,	V_90
tx_submit	,	V_58
length	,	V_69
imx_dma_request_by_prio	,	F_37
DMA_PRIO_MEDIUM	,	V_93
device_alloc_chan_resources	,	V_98
imxdma_module_init	,	F_48
imxdma_prep_dma_cyclic	,	F_26
container_of	,	F_2
MAX_DMA_CHANNELS	,	V_92
callback	,	V_6
imx_dma_enable	,	F_17
err_init	,	V_95
imxdma_engine	,	V_76
