#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bd0fa1d230 .scope module, "uart_tb" "uart_tb" 2 5;
 .timescale -9 -12;
v0x55bd0fa3ea20_0 .var "reset", 0 0;
v0x55bd0fa3eae0_0 .net "rx_data", 0 0, v0x55bd0fa3da90_0;  1 drivers
v0x55bd0fa3eb80_0 .net "rx_error", 0 0, v0x55bd0fa3db50_0;  1 drivers
v0x55bd0fa3ec80_0 .var "rxclk", 0 0;
v0x55bd0fa3ed50_0 .var "tx_data", 8 0;
v0x55bd0fa3ee40_0 .var "tx_enable", 0 0;
v0x55bd0fa3ef10_0 .var "tx_load", 0 0;
v0x55bd0fa3efe0_0 .net "tx_out", 0 0, v0x55bd0fa3e380_0;  1 drivers
v0x55bd0fa3f0d0_0 .var "txclk", 0 0;
S_0x55bd0fa1d3b0 .scope module, "U_uart" "uart" 2 29, 3 3 0, S_0x55bd0fa1d230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "tx_out"
    .port_info 1 /OUTPUT 1 "rx_data"
    .port_info 2 /OUTPUT 1 "rx_error"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "txclk"
    .port_info 5 /INPUT 1 "tx_enable"
    .port_info 6 /INPUT 1 "tx_load"
    .port_info 7 /INPUT 9 "tx_data"
    .port_info 8 /INPUT 1 "rxclk"
    .port_info 9 /INPUT 1 "rx_in"
P_0x55bd0fa18350 .param/l "IDLE" 0 3 54, +C4<00000000000000000000000000000000>;
P_0x55bd0fa18390 .param/l "SHIFT_MODE" 0 3 55, +C4<00000000000000000000000000000001>;
v0x55bd0fa13c20_0 .net "reset", 0 0, v0x55bd0fa3ea20_0;  1 drivers
v0x55bd0fa16fa0_0 .var "rx_busy", 0 0;
v0x55bd0fa17040_0 .var "rx_cnt", 3 0;
v0x55bd0fa3da90_0 .var "rx_data", 0 0;
v0x55bd0fa3db50_0 .var "rx_error", 0 0;
v0x55bd0fa3dc60_0 .net "rx_in", 0 0, v0x55bd0fa3e380_0;  alias, 1 drivers
v0x55bd0fa3dd20_0 .var "rx_sample_cnt", 4 0;
v0x55bd0fa3de00_0 .var "rx_state", 0 0;
v0x55bd0fa3dec0_0 .net "rxclk", 0 0, v0x55bd0fa3ec80_0;  1 drivers
v0x55bd0fa3df80_0 .var "tx_cnt", 3 0;
v0x55bd0fa3e060_0 .net "tx_data", 8 0, v0x55bd0fa3ed50_0;  1 drivers
v0x55bd0fa3e140_0 .var "tx_done", 0 0;
v0x55bd0fa3e200_0 .net "tx_enable", 0 0, v0x55bd0fa3ee40_0;  1 drivers
v0x55bd0fa3e2c0_0 .net "tx_load", 0 0, v0x55bd0fa3ef10_0;  1 drivers
v0x55bd0fa3e380_0 .var "tx_out", 0 0;
v0x55bd0fa3e420_0 .var "tx_parity", 0 0;
v0x55bd0fa3e4c0_0 .var "tx_reg", 8 0;
v0x55bd0fa3e5a0_0 .var "tx_state", 0 0;
v0x55bd0fa3e660_0 .net "txclk", 0 0, v0x55bd0fa3f0d0_0;  1 drivers
E_0x55bd0f9fd970 .event posedge, v0x55bd0fa3dec0_0;
E_0x55bd0f9fd790 .event edge, v0x55bd0fa16fa0_0, v0x55bd0fa13c20_0;
E_0x55bd0f9fe990/0 .event edge, v0x55bd0fa13c20_0;
E_0x55bd0f9fe990/1 .event posedge, v0x55bd0fa3e660_0;
E_0x55bd0f9fe990 .event/or E_0x55bd0f9fe990/0, E_0x55bd0f9fe990/1;
E_0x55bd0f9fcb60 .event edge, v0x55bd0fa3e140_0, v0x55bd0fa3e200_0, v0x55bd0fa13c20_0;
S_0x55bd0fa1d6d0 .scope begin, "FSM_RX" "FSM_RX" 3 140, 3 140 0, S_0x55bd0fa1d3b0;
 .timescale 0 0;
S_0x55bd0fa1d8a0 .scope begin, "FSM_TX" "FSM_TX" 3 62, 3 62 0, S_0x55bd0fa1d3b0;
 .timescale 0 0;
S_0x55bd0fa1da70 .scope begin, "Transmision" "Transmision" 3 96, 3 96 0, S_0x55bd0fa1d3b0;
 .timescale 0 0;
S_0x55bd0fa1dc40 .scope begin, "rx_counter" "rx_counter" 3 178, 3 178 0, S_0x55bd0fa1d3b0;
 .timescale 0 0;
S_0x55bd0fa1de10 .scope begin, "tx_counter" "tx_counter" 3 123, 3 123 0, S_0x55bd0fa1d3b0;
 .timescale 0 0;
S_0x55bd0fa3e860 .scope task, "tx" "tx" 2 44, 2 44 0, S_0x55bd0fa1d230;
 .timescale -9 -12;
E_0x55bd0fa1c400 .event posedge, v0x55bd0fa3e660_0;
TD_uart_tb.tx ;
    %wait E_0x55bd0fa1c400;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd0fa3ee40_0, 0;
    %wait E_0x55bd0fa1c400;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd0fa3ef10_0, 0;
    %end;
    .scope S_0x55bd0fa1d3b0;
T_1 ;
    %wait E_0x55bd0f9fcb60;
    %fork t_1, S_0x55bd0fa1d8a0;
    %jmp t_0;
    .scope S_0x55bd0fa1d8a0;
t_1 ;
    %load/vec4 v0x55bd0fa13c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3e5a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55bd0fa3e5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3e5a0_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55bd0fa3e200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd0fa3e5a0_0, 0;
    %load/vec4 v0x55bd0fa3e060_0;
    %assign/vec4 v0x55bd0fa3e4c0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3e5a0_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x55bd0fa3e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3e5a0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd0fa3e5a0_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %end;
    .scope S_0x55bd0fa1d3b0;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55bd0fa1d3b0;
T_2 ;
    %wait E_0x55bd0f9fe990;
    %fork t_3, S_0x55bd0fa1da70;
    %jmp t_2;
    .scope S_0x55bd0fa1da70;
t_3 ;
    %load/vec4 v0x55bd0fa13c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd0fa3e380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3e420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3e140_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55bd0fa3e5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55bd0fa3df80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3e380_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55bd0fa3df80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55bd0fa3df80_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55bd0fa3e4c0_0;
    %load/vec4 v0x55bd0fa3df80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x55bd0fa3e380_0, 0;
    %load/vec4 v0x55bd0fa3e420_0;
    %load/vec4 v0x55bd0fa3e4c0_0;
    %load/vec4 v0x55bd0fa3df80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %xor;
    %assign/vec4 v0x55bd0fa3e420_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55bd0fa3df80_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x55bd0fa3e420_0;
    %assign/vec4 v0x55bd0fa3e380_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x55bd0fa3df80_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3e380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd0fa3e140_0, 0;
T_2.10 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %end;
    .scope S_0x55bd0fa1d3b0;
t_2 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55bd0fa1d3b0;
T_3 ;
    %wait E_0x55bd0f9fe990;
    %fork t_5, S_0x55bd0fa1de10;
    %jmp t_4;
    .scope S_0x55bd0fa1de10;
t_5 ;
    %load/vec4 v0x55bd0fa13c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bd0fa3df80_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55bd0fa3e5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55bd0fa3df80_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x55bd0fa3df80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55bd0fa3df80_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55bd0fa3df80_0;
    %assign/vec4 v0x55bd0fa3df80_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55bd0fa3df80_0;
    %assign/vec4 v0x55bd0fa3df80_0, 0;
T_3.3 ;
T_3.1 ;
    %end;
    .scope S_0x55bd0fa1d3b0;
t_4 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bd0fa1d3b0;
T_4 ;
    %wait E_0x55bd0f9fd790;
    %fork t_7, S_0x55bd0fa1d6d0;
    %jmp t_6;
    .scope S_0x55bd0fa1d6d0;
t_7 ;
    %load/vec4 v0x55bd0fa13c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd0fa3de00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55bd0fa3de00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3de00_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x55bd0fa16fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd0fa3de00_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3de00_0, 0;
T_4.7 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x55bd0fa16fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd0fa3de00_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd0fa3de00_0, 0;
T_4.9 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %end;
    .scope S_0x55bd0fa1d3b0;
t_6 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55bd0fa1d3b0;
T_5 ;
    %wait E_0x55bd0f9fd970;
    %fork t_9, S_0x55bd0fa1dc40;
    %jmp t_8;
    .scope S_0x55bd0fa1dc40;
t_9 ;
    %load/vec4 v0x55bd0fa13c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bd0fa17040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55bd0fa3dd20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bd0fa3de00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bd0fa17040_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55bd0fa17040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x55bd0fa3dd20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x55bd0fa17040_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55bd0fa17040_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bd0fa3dd20_0, 0, 5;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55bd0fa17040_0;
    %assign/vec4 v0x55bd0fa17040_0, 0;
    %load/vec4 v0x55bd0fa3dd20_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55bd0fa3dd20_0, 0, 5;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55bd0fa3dd20_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x55bd0fa17040_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55bd0fa17040_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bd0fa3dd20_0, 0, 5;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x55bd0fa17040_0;
    %assign/vec4 v0x55bd0fa17040_0, 0;
    %load/vec4 v0x55bd0fa3dd20_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55bd0fa3dd20_0, 0, 5;
T_5.9 ;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_0x55bd0fa1d3b0;
t_8 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bd0fa1d3b0;
T_6 ;
    %vpi_call 3 234 "$display", "-I- VCD dump started..." {0 0 0};
    %vpi_call 3 235 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call 3 236 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bd0fa1d230 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55bd0fa1d230;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bd0fa3f0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bd0fa3ec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bd0fa3ea20_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bd0fa3ea20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bd0fa3ea20_0, 0, 1;
    %pushi/vec4 7, 0, 9;
    %store/vec4 v0x55bd0fa3ed50_0, 0, 9;
    %fork TD_uart_tb.tx, S_0x55bd0fa3e860;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55bd0fa1d230;
T_8 ;
    %delay 16000, 0;
    %load/vec4 v0x55bd0fa3f0d0_0;
    %inv;
    %store/vec4 v0x55bd0fa3f0d0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bd0fa1d230;
T_9 ;
    %delay 1000, 0;
    %load/vec4 v0x55bd0fa3ec80_0;
    %inv;
    %store/vec4 v0x55bd0fa3ec80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart.v";
