<stg><name>convex_hull_accel_Pipeline_VITIS_LOOP_143_17</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_img_data, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %hs_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hs

]]></Node>
<StgValue><ssdm name="hs_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %store_ln143 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body214

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body214:0 %i_1 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="31">
<![CDATA[
for.body214:1 %zext_ln143 = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body214:2 %icmp_ln143 = icmp_slt  i32 %zext_ln143, i32 %hs_read

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body214:3 %add_ln143 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body214:4 %br_ln143 = br i1 %icmp_ln143, void %VITIS_LOOP_154_18.loopexit.exitStub, void %for.body214.split

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="31">
<![CDATA[
for.body214.split:0 %trunc_ln143 = trunc i31 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body214.split:4 %lshr_ln9 = partselect i4 @_ssdm_op_PartSelect.i4.i31.i32.i32, i31 %i_1, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
for.body214.split:5 %zext_ln143_1 = zext i4 %lshr_ln9

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body214.split:6 %hull_x_addr = getelementptr i32 %hull_x, i64 0, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="hull_x_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body214.split:7 %hull_x_1_addr = getelementptr i32 %hull_x_1, i64 0, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="hull_x_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body214.split:8 %hull_x_2_addr = getelementptr i32 %hull_x_2, i64 0, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="hull_x_2_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body214.split:9 %hull_x_3_addr = getelementptr i32 %hull_x_3, i64 0, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="hull_x_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body214.split:10 %hull_y_addr = getelementptr i32 %hull_y, i64 0, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="hull_y_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body214.split:11 %hull_y_1_addr = getelementptr i32 %hull_y_1, i64 0, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="hull_y_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body214.split:12 %hull_y_2_addr = getelementptr i32 %hull_y_2, i64 0, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="hull_y_2_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body214.split:13 %hull_y_3_addr = getelementptr i32 %hull_y_3, i64 0, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="hull_y_3_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:14 %hull_x_load = load i4 %hull_x_addr

]]></Node>
<StgValue><ssdm name="hull_x_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:15 %hull_x_1_load = load i4 %hull_x_1_addr

]]></Node>
<StgValue><ssdm name="hull_x_1_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:16 %hull_x_2_load = load i4 %hull_x_2_addr

]]></Node>
<StgValue><ssdm name="hull_x_2_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:17 %hull_x_3_load = load i4 %hull_x_3_addr

]]></Node>
<StgValue><ssdm name="hull_x_3_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:19 %hull_y_load = load i4 %hull_y_addr

]]></Node>
<StgValue><ssdm name="hull_y_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:20 %hull_y_1_load = load i4 %hull_y_1_addr

]]></Node>
<StgValue><ssdm name="hull_y_1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:21 %hull_y_2_load = load i4 %hull_y_2_addr

]]></Node>
<StgValue><ssdm name="hull_y_2_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:22 %hull_y_3_load = load i4 %hull_y_3_addr

]]></Node>
<StgValue><ssdm name="hull_y_3_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc235:0 %store_ln143 = store i31 %add_ln143, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.inc235:1 %br_ln143 = br void %for.body214

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:14 %hull_x_load = load i4 %hull_x_addr

]]></Node>
<StgValue><ssdm name="hull_x_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:15 %hull_x_1_load = load i4 %hull_x_1_addr

]]></Node>
<StgValue><ssdm name="hull_x_1_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:16 %hull_x_2_load = load i4 %hull_x_2_addr

]]></Node>
<StgValue><ssdm name="hull_x_2_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:17 %hull_x_3_load = load i4 %hull_x_3_addr

]]></Node>
<StgValue><ssdm name="hull_x_3_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.body214.split:18 %p_x = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %hull_x_load, i2 1, i32 %hull_x_1_load, i2 2, i32 %hull_x_2_load, i2 3, i32 %hull_x_3_load, i32 0, i2 %trunc_ln143

]]></Node>
<StgValue><ssdm name="p_x"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:19 %hull_y_load = load i4 %hull_y_addr

]]></Node>
<StgValue><ssdm name="hull_y_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:20 %hull_y_1_load = load i4 %hull_y_1_addr

]]></Node>
<StgValue><ssdm name="hull_y_1_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:21 %hull_y_2_load = load i4 %hull_y_2_addr

]]></Node>
<StgValue><ssdm name="hull_y_2_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
for.body214.split:22 %hull_y_3_load = load i4 %hull_y_3_addr

]]></Node>
<StgValue><ssdm name="hull_y_3_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.body214.split:23 %p_y = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %hull_y_load, i2 1, i32 %hull_y_1_load, i2 2, i32 %hull_y_2_load, i2 3, i32 %hull_y_3_load, i32 0, i2 %trunc_ln143

]]></Node>
<StgValue><ssdm name="p_y"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body214.split:24 %icmp_ln147 = icmp_slt  i32 %p_x, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body214.split:25 %icmp_ln147_1 = icmp_slt  i32 %p_y, i32 %rows_read

]]></Node>
<StgValue><ssdm name="icmp_ln147_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body214.split:1 %specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln144"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body214.split:2 %speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 64, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln145"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body214.split:3 %specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln143"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body214.split:26 %or_ln147 = or i32 %p_y, i32 %p_x

]]></Node>
<StgValue><ssdm name="or_ln147"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body214.split:27 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln147, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body214.split:28 %xor_ln147 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body214.split:29 %and_ln147 = and i1 %icmp_ln147_1, i1 %icmp_ln147

]]></Node>
<StgValue><ssdm name="and_ln147"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body214.split:30 %and_ln147_1 = and i1 %and_ln147, i1 %xor_ln147

]]></Node>
<StgValue><ssdm name="and_ln147_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body214.split:31 %br_ln147 = br i1 %and_ln147_1, void %for.inc235, void %if.then228

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
VITIS_LOOP_154_18.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then228:0 %write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %out_img_data, i8 255

]]></Node>
<StgValue><ssdm name="write_ln553"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.then228:1 %br_ln149 = br void %for.inc235

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="hs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="hs"/></StgValue>
</port>
<port id="78" name="hull_x" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="hull_x"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="hull_x_1" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="hull_x_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="hull_x_2" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="hull_x_2"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="hull_x_3" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="hull_x_3"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="hull_y" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="hull_y"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="hull_y_1" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="hull_y_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="hull_y_2" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="hull_y_2"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="hull_y_3" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="hull_y_3"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols"/></StgValue>
</port>
<port id="87" name="rows" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rows"/></StgValue>
</port>
<port id="88" name="out_img_data" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="out_img_data"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="StgValue_89" to="i" fromId="89" toId="7">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="91" toId="8">
</dataflow>
<dataflow id="93" from="out_img_data" to="specinterface_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="95" from="empty_8" to="specinterface_ln0" fromId="94" toId="8">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="8">
</dataflow>
<dataflow id="98" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="8">
</dataflow>
<dataflow id="100" from="empty_16" to="specinterface_ln0" fromId="99" toId="8">
</dataflow>
<dataflow id="101" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="8">
</dataflow>
<dataflow id="102" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="8">
</dataflow>
<dataflow id="103" from="empty_16" to="specinterface_ln0" fromId="99" toId="8">
</dataflow>
<dataflow id="104" from="empty_16" to="specinterface_ln0" fromId="99" toId="8">
</dataflow>
<dataflow id="105" from="empty_16" to="specinterface_ln0" fromId="99" toId="8">
</dataflow>
<dataflow id="106" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="8">
</dataflow>
<dataflow id="107" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="8">
</dataflow>
<dataflow id="108" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="8">
</dataflow>
<dataflow id="109" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="8">
</dataflow>
<dataflow id="110" from="empty_16" to="specinterface_ln0" fromId="99" toId="8">
</dataflow>
<dataflow id="111" from="empty_16" to="specinterface_ln0" fromId="99" toId="8">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="8">
</dataflow>
<dataflow id="114" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="8">
</dataflow>
<dataflow id="116" from="_ssdm_op_Read.ap_auto.i32" to="rows_read" fromId="115" toId="9">
</dataflow>
<dataflow id="117" from="rows" to="rows_read" fromId="87" toId="9">
</dataflow>
<dataflow id="118" from="_ssdm_op_Read.ap_auto.i32" to="cols_read" fromId="115" toId="10">
</dataflow>
<dataflow id="119" from="cols" to="cols_read" fromId="86" toId="10">
</dataflow>
<dataflow id="120" from="_ssdm_op_Read.ap_auto.i32" to="hs_read" fromId="115" toId="11">
</dataflow>
<dataflow id="121" from="hs" to="hs_read" fromId="77" toId="11">
</dataflow>
<dataflow id="123" from="StgValue_122" to="store_ln143" fromId="122" toId="12">
</dataflow>
<dataflow id="124" from="i" to="store_ln143" fromId="7" toId="12">
</dataflow>
<dataflow id="125" from="i" to="i_1" fromId="7" toId="14">
</dataflow>
<dataflow id="126" from="i_1" to="zext_ln143" fromId="14" toId="15">
</dataflow>
<dataflow id="127" from="zext_ln143" to="icmp_ln143" fromId="15" toId="16">
</dataflow>
<dataflow id="128" from="hs_read" to="icmp_ln143" fromId="11" toId="16">
</dataflow>
<dataflow id="129" from="i_1" to="add_ln143" fromId="14" toId="17">
</dataflow>
<dataflow id="131" from="StgValue_130" to="add_ln143" fromId="130" toId="17">
</dataflow>
<dataflow id="132" from="icmp_ln143" to="br_ln143" fromId="16" toId="18">
</dataflow>
<dataflow id="133" from="i_1" to="trunc_ln143" fromId="14" toId="19">
</dataflow>
<dataflow id="135" from="_ssdm_op_PartSelect.i4.i31.i32.i32" to="lshr_ln9" fromId="134" toId="20">
</dataflow>
<dataflow id="136" from="i_1" to="lshr_ln9" fromId="14" toId="20">
</dataflow>
<dataflow id="138" from="StgValue_137" to="lshr_ln9" fromId="137" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_139" to="lshr_ln9" fromId="139" toId="20">
</dataflow>
<dataflow id="141" from="lshr_ln9" to="zext_ln143_1" fromId="20" toId="21">
</dataflow>
<dataflow id="142" from="hull_x" to="hull_x_addr" fromId="78" toId="22">
</dataflow>
<dataflow id="144" from="StgValue_143" to="hull_x_addr" fromId="143" toId="22">
</dataflow>
<dataflow id="145" from="zext_ln143_1" to="hull_x_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="146" from="hull_x_1" to="hull_x_1_addr" fromId="79" toId="23">
</dataflow>
<dataflow id="147" from="StgValue_143" to="hull_x_1_addr" fromId="143" toId="23">
</dataflow>
<dataflow id="148" from="zext_ln143_1" to="hull_x_1_addr" fromId="21" toId="23">
</dataflow>
<dataflow id="149" from="hull_x_2" to="hull_x_2_addr" fromId="80" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_143" to="hull_x_2_addr" fromId="143" toId="24">
</dataflow>
<dataflow id="151" from="zext_ln143_1" to="hull_x_2_addr" fromId="21" toId="24">
</dataflow>
<dataflow id="152" from="hull_x_3" to="hull_x_3_addr" fromId="81" toId="25">
</dataflow>
<dataflow id="153" from="StgValue_143" to="hull_x_3_addr" fromId="143" toId="25">
</dataflow>
<dataflow id="154" from="zext_ln143_1" to="hull_x_3_addr" fromId="21" toId="25">
</dataflow>
<dataflow id="155" from="hull_y" to="hull_y_addr" fromId="82" toId="26">
</dataflow>
<dataflow id="156" from="StgValue_143" to="hull_y_addr" fromId="143" toId="26">
</dataflow>
<dataflow id="157" from="zext_ln143_1" to="hull_y_addr" fromId="21" toId="26">
</dataflow>
<dataflow id="158" from="hull_y_1" to="hull_y_1_addr" fromId="83" toId="27">
</dataflow>
<dataflow id="159" from="StgValue_143" to="hull_y_1_addr" fromId="143" toId="27">
</dataflow>
<dataflow id="160" from="zext_ln143_1" to="hull_y_1_addr" fromId="21" toId="27">
</dataflow>
<dataflow id="161" from="hull_y_2" to="hull_y_2_addr" fromId="84" toId="28">
</dataflow>
<dataflow id="162" from="StgValue_143" to="hull_y_2_addr" fromId="143" toId="28">
</dataflow>
<dataflow id="163" from="zext_ln143_1" to="hull_y_2_addr" fromId="21" toId="28">
</dataflow>
<dataflow id="164" from="hull_y_3" to="hull_y_3_addr" fromId="85" toId="29">
</dataflow>
<dataflow id="165" from="StgValue_143" to="hull_y_3_addr" fromId="143" toId="29">
</dataflow>
<dataflow id="166" from="zext_ln143_1" to="hull_y_3_addr" fromId="21" toId="29">
</dataflow>
<dataflow id="167" from="hull_x_addr" to="hull_x_load" fromId="22" toId="30">
</dataflow>
<dataflow id="168" from="hull_x_1_addr" to="hull_x_1_load" fromId="23" toId="31">
</dataflow>
<dataflow id="169" from="hull_x_2_addr" to="hull_x_2_load" fromId="24" toId="32">
</dataflow>
<dataflow id="170" from="hull_x_3_addr" to="hull_x_3_load" fromId="25" toId="33">
</dataflow>
<dataflow id="171" from="hull_y_addr" to="hull_y_load" fromId="26" toId="34">
</dataflow>
<dataflow id="172" from="hull_y_1_addr" to="hull_y_1_load" fromId="27" toId="35">
</dataflow>
<dataflow id="173" from="hull_y_2_addr" to="hull_y_2_load" fromId="28" toId="36">
</dataflow>
<dataflow id="174" from="hull_y_3_addr" to="hull_y_3_load" fromId="29" toId="37">
</dataflow>
<dataflow id="175" from="add_ln143" to="store_ln143" fromId="17" toId="38">
</dataflow>
<dataflow id="176" from="i" to="store_ln143" fromId="7" toId="38">
</dataflow>
<dataflow id="177" from="hull_x_addr" to="hull_x_load" fromId="22" toId="40">
</dataflow>
<dataflow id="178" from="hull_x_1_addr" to="hull_x_1_load" fromId="23" toId="41">
</dataflow>
<dataflow id="179" from="hull_x_2_addr" to="hull_x_2_load" fromId="24" toId="42">
</dataflow>
<dataflow id="180" from="hull_x_3_addr" to="hull_x_3_load" fromId="25" toId="43">
</dataflow>
<dataflow id="182" from="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2" to="p_x" fromId="181" toId="44">
</dataflow>
<dataflow id="184" from="StgValue_183" to="p_x" fromId="183" toId="44">
</dataflow>
<dataflow id="185" from="hull_x_load" to="p_x" fromId="40" toId="44">
</dataflow>
<dataflow id="187" from="StgValue_186" to="p_x" fromId="186" toId="44">
</dataflow>
<dataflow id="188" from="hull_x_1_load" to="p_x" fromId="41" toId="44">
</dataflow>
<dataflow id="190" from="StgValue_189" to="p_x" fromId="189" toId="44">
</dataflow>
<dataflow id="191" from="hull_x_2_load" to="p_x" fromId="42" toId="44">
</dataflow>
<dataflow id="193" from="StgValue_192" to="p_x" fromId="192" toId="44">
</dataflow>
<dataflow id="194" from="hull_x_3_load" to="p_x" fromId="43" toId="44">
</dataflow>
<dataflow id="196" from="StgValue_195" to="p_x" fromId="195" toId="44">
</dataflow>
<dataflow id="197" from="trunc_ln143" to="p_x" fromId="19" toId="44">
</dataflow>
<dataflow id="198" from="hull_y_addr" to="hull_y_load" fromId="26" toId="45">
</dataflow>
<dataflow id="199" from="hull_y_1_addr" to="hull_y_1_load" fromId="27" toId="46">
</dataflow>
<dataflow id="200" from="hull_y_2_addr" to="hull_y_2_load" fromId="28" toId="47">
</dataflow>
<dataflow id="201" from="hull_y_3_addr" to="hull_y_3_load" fromId="29" toId="48">
</dataflow>
<dataflow id="202" from="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2" to="p_y" fromId="181" toId="49">
</dataflow>
<dataflow id="203" from="StgValue_183" to="p_y" fromId="183" toId="49">
</dataflow>
<dataflow id="204" from="hull_y_load" to="p_y" fromId="45" toId="49">
</dataflow>
<dataflow id="205" from="StgValue_186" to="p_y" fromId="186" toId="49">
</dataflow>
<dataflow id="206" from="hull_y_1_load" to="p_y" fromId="46" toId="49">
</dataflow>
<dataflow id="207" from="StgValue_189" to="p_y" fromId="189" toId="49">
</dataflow>
<dataflow id="208" from="hull_y_2_load" to="p_y" fromId="47" toId="49">
</dataflow>
<dataflow id="209" from="StgValue_192" to="p_y" fromId="192" toId="49">
</dataflow>
<dataflow id="210" from="hull_y_3_load" to="p_y" fromId="48" toId="49">
</dataflow>
<dataflow id="211" from="StgValue_195" to="p_y" fromId="195" toId="49">
</dataflow>
<dataflow id="212" from="trunc_ln143" to="p_y" fromId="19" toId="49">
</dataflow>
<dataflow id="213" from="p_x" to="icmp_ln147" fromId="44" toId="50">
</dataflow>
<dataflow id="214" from="cols_read" to="icmp_ln147" fromId="10" toId="50">
</dataflow>
<dataflow id="215" from="p_y" to="icmp_ln147_1" fromId="49" toId="51">
</dataflow>
<dataflow id="216" from="rows_read" to="icmp_ln147_1" fromId="9" toId="51">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecPipeline" to="specpipeline_ln144" fromId="217" toId="52">
</dataflow>
<dataflow id="219" from="StgValue_89" to="specpipeline_ln144" fromId="89" toId="52">
</dataflow>
<dataflow id="220" from="StgValue_96" to="specpipeline_ln144" fromId="96" toId="52">
</dataflow>
<dataflow id="221" from="StgValue_96" to="specpipeline_ln144" fromId="96" toId="52">
</dataflow>
<dataflow id="222" from="StgValue_96" to="specpipeline_ln144" fromId="96" toId="52">
</dataflow>
<dataflow id="223" from="empty_16" to="specpipeline_ln144" fromId="99" toId="52">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln145" fromId="224" toId="53">
</dataflow>
<dataflow id="227" from="StgValue_226" to="speclooptripcount_ln145" fromId="226" toId="53">
</dataflow>
<dataflow id="229" from="StgValue_228" to="speclooptripcount_ln145" fromId="228" toId="53">
</dataflow>
<dataflow id="231" from="StgValue_230" to="speclooptripcount_ln145" fromId="230" toId="53">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecLoopName" to="specloopname_ln143" fromId="232" toId="54">
</dataflow>
<dataflow id="235" from="empty_11" to="specloopname_ln143" fromId="234" toId="54">
</dataflow>
<dataflow id="236" from="p_y" to="or_ln147" fromId="49" toId="55">
</dataflow>
<dataflow id="237" from="p_x" to="or_ln147" fromId="44" toId="55">
</dataflow>
<dataflow id="239" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="238" toId="56">
</dataflow>
<dataflow id="240" from="or_ln147" to="tmp" fromId="55" toId="56">
</dataflow>
<dataflow id="242" from="StgValue_241" to="tmp" fromId="241" toId="56">
</dataflow>
<dataflow id="243" from="tmp" to="xor_ln147" fromId="56" toId="57">
</dataflow>
<dataflow id="245" from="StgValue_244" to="xor_ln147" fromId="244" toId="57">
</dataflow>
<dataflow id="246" from="icmp_ln147_1" to="and_ln147" fromId="51" toId="58">
</dataflow>
<dataflow id="247" from="icmp_ln147" to="and_ln147" fromId="50" toId="58">
</dataflow>
<dataflow id="248" from="and_ln147" to="and_ln147_1" fromId="58" toId="59">
</dataflow>
<dataflow id="249" from="xor_ln147" to="and_ln147_1" fromId="57" toId="59">
</dataflow>
<dataflow id="250" from="and_ln147_1" to="br_ln147" fromId="59" toId="60">
</dataflow>
<dataflow id="252" from="_ssdm_op_Write.ap_fifo.volatile.i8P0A" to="write_ln553" fromId="251" toId="61">
</dataflow>
<dataflow id="253" from="out_img_data" to="write_ln553" fromId="88" toId="61">
</dataflow>
<dataflow id="255" from="StgValue_254" to="write_ln553" fromId="254" toId="61">
</dataflow>
<dataflow id="256" from="icmp_ln143" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="257" from="and_ln147_1" to="StgValue_5" fromId="59" toId="5">
</dataflow>
<dataflow id="258" from="icmp_ln143" to="StgValue_4" fromId="16" toId="4">
</dataflow>
</dataflows>


</stg>
