INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mruiz/Practica1_Redes/Practica1_Redes.sim/sim_1/synth/func/xsim/tb_emisorr_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unbitstuffingFSM'
