//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 nn1114@EEWS104A-002 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Wed May 13 12:03:58 2015
# -------------------------------------------------
# Logging session transcript to file "C:\Users\nn1114\AppData\Local\Temp\log46362472d94.0"
# Loading options from registry.
# Warning: set_working_dir: Directory 'C:/Windows/System32' not writable, using C:/Users/nn1114/AppData/Local/Temp
project new -name blur
set_working_dir {H:/LAB/FINAL PROJECT/PROJECT/FINAL PROJECT/catapult_proj/vga_blur}
solution file add ./blur.h
# /INPUTFILES/1
solution file add ./bmp_io.cpp
# /INPUTFILES/2
solution file add ./bmp_io.h
# /INPUTFILES/3
solution file add ./shift_class.h
# /INPUTFILES/4
solution file add ./blur.c
# /INPUTFILES/5
solution file add ./tb_blur.cpp
# /INPUTFILES/6
go analyze
# Creating project directory 'H:\LAB\FINAL PROJECT\PROJECT\FINAL PROJECT\catapult_proj\vga_blur\blur'. (PRJ-1)
# Moving session transcript to file "H:\LAB\FINAL PROJECT\PROJECT\FINAL PROJECT\catapult_proj\vga_blur\catapult.log"
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {H:\LAB\FINAL PROJECT\PROJECT\FINAL PROJECT\catapult_proj\vga_blur\tb_blur.cpp} {H:\LAB\FINAL PROJECT\PROJECT\FINAL PROJECT\catapult_proj\vga_blur\blur.c} {H:\LAB\FINAL PROJECT\PROJECT\FINAL PROJECT\catapult_proj\vga_blur\shift_class.h} {H:\LAB\FINAL PROJECT\PROJECT\FINAL PROJECT\catapult_proj\vga_blur\bmp_io.h} {H:\LAB\FINAL PROJECT\PROJECT\FINAL PROJECT\catapult_proj\vga_blur\bmp_io.cpp} {H:\LAB\FINAL PROJECT\PROJECT\FINAL PROJECT\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/tb_blur.cpp(262): $PROJECT_HOME/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning: $PROJECT_HOME/tb_blur.cpp(263): $PROJECT_HOME/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning: $PROJECT_HOME/tb_blur.cpp(264): $PROJECT_HOME/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning: $PROJECT_HOME/tb_blur.cpp(265): $PROJECT_HOME/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning: $PROJECT_HOME/bmp_io.cpp(1699): $PROJECT_HOME/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "H:\LAB\FINAL PROJECT\PROJECT\FINAL PROJECT\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/bmp_io.cpp(1700): $PROJECT_HOME/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "H:\LAB\FINAL PROJECT\PROJECT\FINAL PROJECT\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/blur.c(49): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.88 seconds, memory usage 155896kB, peak memory usage 275852kB (SOL-9)
directive set -TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C16F484C}}}}
# /TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C16F484C}}}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 37.037037037 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 18.52 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 37.037037037 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 18.52 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go compile
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/blur.c(50): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/blur.c(50): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/blur.c(50): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/blur.c(50): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/blur.c(50): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/blur.c(50): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 423, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 423, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 423, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 423, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 423, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 423, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 382, Real ops = 79, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 359, Real ops = 79, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 359, Real ops = 79, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 359, Real ops = 79, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 359, Real ops = 79, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 77, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 357, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 357, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 357, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# $PROJECT_HOME/blur.c(68): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.c(77): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.c(100): Loop '/mean_vga/core/ACC2' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.c(63): Loop '/mean_vga/core/FRAME' iterated at most 307200 times. (LOOP-2)
# $PROJECT_HOME/blur.c(69): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.c(70): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.c(71): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 350, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 323, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 323, Real ops = 70, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 70, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 317, Real ops = 70, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 317, Real ops = 70, Vars = 19) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v1': elapsed time 2.73 seconds, memory usage 167268kB, peak memory usage 275852kB (SOL-9)
go analyze
directive set -CLOCKS {clk {-CLOCK_PERIOD 37.037037037 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 18.52 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
# Info: Branching solution 'solution.v1' at state 'analyze' (PRJ-2)
# /CLOCKS {clk {-CLOCK_PERIOD 37.037037037 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 18.52 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND async -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
go compile
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/blur.c(50): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/blur.c(50): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/blur.c(50): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/blur.c(50): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/blur.c(50): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/blur.c(50): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 423, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 423, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 423, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 423, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 423, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 423, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 382, Real ops = 79, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 359, Real ops = 79, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 359, Real ops = 79, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 359, Real ops = 79, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 359, Real ops = 79, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 77, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 357, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 357, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 357, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# $PROJECT_HOME/blur.c(68): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.c(77): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.c(100): Loop '/mean_vga/core/ACC2' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.c(63): Loop '/mean_vga/core/FRAME' iterated at most 307200 times. (LOOP-2)
# $PROJECT_HOME/blur.c(69): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.c(70): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.c(71): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 350, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 323, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 323, Real ops = 70, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 70, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 317, Real ops = 70, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 317, Real ops = 70, Vars = 19) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 2.76 seconds, memory usage 170992kB, peak memory usage 275852kB (SOL-9)
directive set /mean_vga/vin -STREAM 150
# /mean_vga/vin/STREAM 150
directive set /mean_vga/vout -STREAM 30
# /mean_vga/vout/STREAM 30
directive set /mean_vga/core/main -PIPELINE_INIT_INTERVAL 1
# /mean_vga/core/main/PIPELINE_INIT_INTERVAL 1
directive set /mean_vga/core/main -DISTRIBUTED_PIPELINE true
# /mean_vga/core/main/DISTRIBUTED_PIPELINE true
directive set /mean_vga/core/main/FRAME/SHIFT -UNROLL yes
# /mean_vga/core/main/FRAME/SHIFT/UNROLL yes
directive set /mean_vga/core/main/FRAME/ACC1 -UNROLL yes
# /mean_vga/core/main/FRAME/ACC1/UNROLL yes
directive set /mean_vga/core/main/FRAME/ACC2 -UNROLL yes
# /mean_vga/core/main/FRAME/ACC2/UNROLL yes
options save
# Saving options to registry.
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v2' (SOL-8)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/blur.c(77): Loop '/mean_vga/core/ACC1' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/blur.c(100): Loop '/mean_vga/core/ACC2' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 738, Real ops = 175, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 531, Real ops = 120, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 117, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 117, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 516, Real ops = 117, Vars = 85) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 327, Real ops = 57, Vars = 22) (SOL-10)
# $PROJECT_HOME/blur.c(63): Loop '/mean_vga/core/FRAME' is left rolled. (LOOP-4)
# $PROJECT_HOME/blur.c(50): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 327, Real ops = 57, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 327, Real ops = 57, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 327, Real ops = 57, Vars = 27) (SOL-10)
# $PROJECT_HOME/blur.c(50): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/blur.c(50): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 327, Real ops = 57, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 327, Real ops = 57, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 327, Real ops = 57, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 327, Real ops = 57, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 324, Real ops = 57, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 327, Real ops = 57, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 264, Real ops = 45, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 264, Real ops = 45, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 264, Real ops = 45, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 264, Real ops = 45, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 264, Real ops = 45, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 267, Real ops = 45, Vars = 15) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 49, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 273, Real ops = 47, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 272, Real ops = 47, Vars = 19) (SOL-10)
# Design 'mean_vga' contains '167' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v2': elapsed time 4.65 seconds, memory usage 171940kB, peak memory usage 275852kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/blur.c(50): Prescheduled LOOP 'main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.c(50): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.c(50): Prescheduled SEQUENTIAL 'core' (total length 2 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 307200, Area (Datapath, Register, Total) = 2286.91, 0.00, 2286.91 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 307200, Area (Datapath, Register, Total) = 2271.55, 0.00, 2271.55 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 307200, Area (Datapath, Register, Total) = 2269.51, 0.00, 2269.51 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 307200, Area (Datapath, Register, Total) = 2269.51, 0.00, 2269.51 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v2': elapsed time 1.09 seconds, memory usage 172400kB, peak memory usage 275852kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 476, Real ops = 168, Vars = 95) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 466, Real ops = 167, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 461, Real ops = 167, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 391, Real ops = 159, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 405, Real ops = 159, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 396, Real ops = 159, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 391, Real ops = 159, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 405, Real ops = 159, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 396, Real ops = 159, Vars = 38) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v2': elapsed time 1.69 seconds, memory usage 182264kB, peak memory usage 275852kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 657, Real ops = 177, Vars = 321) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 648, Real ops = 177, Vars = 314) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 789, Real ops = 180, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 780, Real ops = 180, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v2': elapsed time 0.79 seconds, memory usage 182264kB, peak memory usage 275852kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v2' (SOL-8)
# Warning: Reassigned operation FRAME:acc#13:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,7) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) (ASG-1)
# Warning: Reassigned operation FRAME:acc#36:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,7) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) (ASG-1)
# Warning: Reassigned operation FRAME:acc#20:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,7) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) (ASG-1)
# Warning: Reassigned operation FRAME:acc#57:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
# Warning: Reassigned operation FRAME:acc#59:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
# Warning: Reassigned operation FRAME:acc#60:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 412) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 405) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 412) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 405) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 412) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 405) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 415, Real ops = 180, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 406, Real ops = 180, Vars = 38) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/LAB/FINAL PROJECT/PROJECT/FINAL PROJECT/catapult_proj/vga_blur/blur/mean_vga.v2/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v2': elapsed time 4.37 seconds, memory usage 182444kB, peak memory usage 275852kB (SOL-9)
project save
# Saving project file 'H:/LAB/FINAL PROJECT/PROJECT/FINAL PROJECT/catapult_proj/vga_blur/blur.ccs'. (PRJ-5)
quit -f
