{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748642475140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748642475141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 19:01:15 2025 " "Processing started: Fri May 30 19:01:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748642475141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642475141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off forca -c forca " "Command: quartus_map --read_settings_files=on --write_settings_files=off forca -c forca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642475141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748642475694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748642475694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_pll-rtl " "Found design unit 1: ip_pll-rtl" {  } { { "ip_pll.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/ip_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485257 ""} { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_pll.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/ip_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll/ip_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll/ip_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_0002 " "Found entity 1: ip_pll_0002" {  } { { "ip_pll/ip_pll_0002.v" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/ip_pll/ip_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/forca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/forca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forca-arch_forca " "Found design unit 1: forca-arch_forca" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485261 ""} { "Info" "ISGN_ENTITY_NAME" "1 forca " "Found entity 1: forca" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485261 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/display_letra.vhd " "Can't analyze file -- file vhdl/display_letra.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748642485265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/not_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/not_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_uart-arch_not_uart " "Found design unit 1: not_uart-arch_not_uart" {  } { { "vhdl/not_uart.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/not_uart.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485266 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_uart " "Found entity 1: not_uart" {  } { { "vhdl/not_uart.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/not_uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/transmissor/baud_rate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/transmissor/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_rate_generator-Behavioral " "Found design unit 1: baud_rate_generator-Behavioral" {  } { { "vhdl/transmissor/baud_rate_generator.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/baud_rate_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485268 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_generator " "Found entity 1: baud_rate_generator" {  } { { "vhdl/transmissor/baud_rate_generator.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/baud_rate_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/transmissor/control_unit_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/transmissor/control_unit_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_tx-arch_tx " "Found design unit 1: control_unit_tx-arch_tx" {  } { { "vhdl/transmissor/control_unit_tx.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/control_unit_tx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485270 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tx " "Found entity 1: control_unit_tx" {  } { { "vhdl/transmissor/control_unit_tx.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/control_unit_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/transmissor/shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/transmissor/shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-shift_reg_arch " "Found design unit 1: shift_reg-shift_reg_arch" {  } { { "vhdl/transmissor/shift_reg.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/shift_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485272 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "vhdl/transmissor/shift_reg.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/transmissor/transmitter_timing_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/transmissor/transmitter_timing_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter_timing_control-arch_ttc " "Found design unit 1: transmitter_timing_control-arch_ttc" {  } { { "vhdl/transmissor/transmitter_timing_control.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/transmitter_timing_control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485275 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter_timing_control " "Found entity 1: transmitter_timing_control" {  } { { "vhdl/transmissor/transmitter_timing_control.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/transmitter_timing_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/transmissor/tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/transmissor/tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-arch_tx " "Found design unit 1: tx-arch_tx" {  } { { "vhdl/transmissor/tx.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/tx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485277 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "vhdl/transmissor/tx.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/combo/letras.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/combo/letras.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_ascii_alphabet-Behavioral " "Found design unit 1: fsm_ascii_alphabet-Behavioral" {  } { { "vhdl/Combo/Letras.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/Letras.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485279 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_ascii_alphabet " "Found entity 1: fsm_ascii_alphabet" {  } { { "vhdl/Combo/Letras.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/Letras.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/combo/pontuacao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/combo/pontuacao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pontuacao-behavioral " "Found design unit 1: Pontuacao-behavioral" {  } { { "vhdl/Combo/Pontuacao.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/Pontuacao.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485281 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pontuacao " "Found entity 1: Pontuacao" {  } { { "vhdl/Combo/Pontuacao.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/Pontuacao.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/combo/shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/combo/shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregister-arch_reg " "Found design unit 1: shiftregister-arch_reg" {  } { { "vhdl/Combo/shiftregister.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/shiftregister.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485283 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "vhdl/Combo/shiftregister.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/shiftregister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/banco_palavras.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/banco_palavras.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_palavras-arch_banco_palavras " "Found design unit 1: banco_palavras-arch_banco_palavras" {  } { { "vhdl/banco_palavras.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_palavras.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485285 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_palavras " "Found entity 1: banco_palavras" {  } { { "vhdl/banco_palavras.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_palavras.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pseudo_rand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pseudo_rand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_rand-arch_pseudo_rand " "Found design unit 1: pseudo_rand-arch_pseudo_rand" {  } { { "vhdl/pseudo_rand.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/pseudo_rand.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485287 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_rand " "Found entity 1: pseudo_rand" {  } { { "vhdl/pseudo_rand.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/pseudo_rand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/telas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/telas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telas-arch_telas " "Found design unit 1: telas-arch_telas" {  } { { "vhdl/telas.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/telas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485290 ""} { "Info" "ISGN_ENTITY_NAME" "1 telas " "Found entity 1: telas" {  } { { "vhdl/telas.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/telas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/banco_lvl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/banco_lvl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_lvl1-arch_banco_lvl1 " "Found design unit 1: banco_lvl1-arch_banco_lvl1" {  } { { "vhdl/banco_lvl1.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_lvl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485330 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_lvl1 " "Found entity 1: banco_lvl1" {  } { { "vhdl/banco_lvl1.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_lvl1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/banco_lvl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/banco_lvl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_lvl2-arch_banco_lvl2 " "Found design unit 1: banco_lvl2-arch_banco_lvl2" {  } { { "vhdl/banco_lvl2.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_lvl2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485371 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_lvl2 " "Found entity 1: banco_lvl2" {  } { { "vhdl/banco_lvl2.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_lvl2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/banco_lvl3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/banco_lvl3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_lvl3-arch_banco_lvl3 " "Found design unit 1: banco_lvl3-arch_banco_lvl3" {  } { { "vhdl/banco_lvl3.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_lvl3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485393 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_lvl3 " "Found entity 1: banco_lvl3" {  } { { "vhdl/banco_lvl3.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_lvl3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/register_and_comparator_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/register_and_comparator_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_and_comp_system-behav " "Found design unit 1: reg_and_comp_system-behav" {  } { { "vhdl/register_and_comparator_system.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/register_and_comparator_system.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485396 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_and_comp_system " "Found entity 1: reg_and_comp_system" {  } { { "vhdl/register_and_comparator_system.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/register_and_comparator_system.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748642485396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642485396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "forca " "Elaborating entity \"forca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748642485535 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg_up forca.vhd(13) " "VHDL Signal Declaration warning at forca.vhd(13): used implicit default value for signal \"seg_up\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748642485537 "|forca"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg_down forca.vhd(14) " "VHDL Signal Declaration warning at forca.vhd(14): used implicit default value for signal \"seg_down\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748642485537 "|forca"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lvl forca.vhd(94) " "VHDL Signal Declaration warning at forca.vhd(94): used implicit default value for signal \"lvl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748642485537 "|forca"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "proxima forca.vhd(99) " "VHDL Signal Declaration warning at forca.vhd(99): used explicit default value for signal \"proxima\" because signal was never assigned a value" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748642485537 "|forca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comparison_saved forca.vhd(104) " "Verilog HDL or VHDL warning at forca.vhd(104): object \"comparison_saved\" assigned a value but never read" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748642485537 "|forca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "combo forca.vhd(106) " "Verilog HDL or VHDL warning at forca.vhd(106): object \"combo\" assigned a value but never read" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748642485537 "|forca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_pontos forca.vhd(107) " "Verilog HDL or VHDL warning at forca.vhd(107): object \"total_pontos\" assigned a value but never read" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748642485537 "|forca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll ip_pll:pll " "Elaborating entity \"ip_pll\" for hierarchy \"ip_pll:pll\"" {  } { { "vhdl/forca.vhd" "pll" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll_0002 ip_pll:pll\|ip_pll_0002:ip_pll_inst " "Elaborating entity \"ip_pll_0002\" for hierarchy \"ip_pll:pll\|ip_pll_0002:ip_pll_inst\"" {  } { { "ip_pll.vhd" "ip_pll_inst" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/ip_pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ip_pll:pll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ip_pll:pll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip_pll/ip_pll_0002.v" "altera_pll_i" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/ip_pll/ip_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485575 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748642485577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip_pll:pll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ip_pll:pll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip_pll/ip_pll_0002.v" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/ip_pll/ip_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip_pll:pll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ip_pll:pll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.843198 MHz " "Parameter \"output_clock_frequency0\" = \"1.843198 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748642485577 ""}  } { { "ip_pll/ip_pll_0002.v" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/ip_pll/ip_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748642485577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_palavras banco_palavras:db " "Elaborating entity \"banco_palavras\" for hierarchy \"banco_palavras:db\"" {  } { { "vhdl/forca.vhd" "db" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pseudo_rand banco_palavras:db\|pseudo_rand:lvl1_rand_gen " "Elaborating entity \"pseudo_rand\" for hierarchy \"banco_palavras:db\|pseudo_rand:lvl1_rand_gen\"" {  } { { "vhdl/banco_palavras.vhd" "lvl1_rand_gen" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_palavras.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pseudo_rand banco_palavras:db\|pseudo_rand:lvl3_rand_gen " "Elaborating entity \"pseudo_rand\" for hierarchy \"banco_palavras:db\|pseudo_rand:lvl3_rand_gen\"" {  } { { "vhdl/banco_palavras.vhd" "lvl3_rand_gen" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_palavras.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_lvl1 banco_palavras:db\|banco_lvl1:lvl1 " "Elaborating entity \"banco_lvl1\" for hierarchy \"banco_palavras:db\|banco_lvl1:lvl1\"" {  } { { "vhdl/banco_palavras.vhd" "lvl1" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_palavras.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_lvl2 banco_palavras:db\|banco_lvl2:lvl2 " "Elaborating entity \"banco_lvl2\" for hierarchy \"banco_palavras:db\|banco_lvl2:lvl2\"" {  } { { "vhdl/banco_palavras.vhd" "lvl2" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_palavras.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_lvl3 banco_palavras:db\|banco_lvl3:lvl3 " "Elaborating entity \"banco_lvl3\" for hierarchy \"banco_palavras:db\|banco_lvl3:lvl3\"" {  } { { "vhdl/banco_palavras.vhd" "lvl3" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/banco_palavras.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_and_comp_system reg_and_comp_system:comparador " "Elaborating entity \"reg_and_comp_system\" for hierarchy \"reg_and_comp_system:comparador\"" {  } { { "vhdl/forca.vhd" "comparador" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485603 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear register_and_comparator_system.vhd(89) " "VHDL Process Statement warning at register_and_comparator_system.vhd(89): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/register_and_comparator_system.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/register_and_comparator_system.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748642485604 "|forca|reg_and_comp_system:comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_ascii_alphabet fsm_ascii_alphabet:seletor_letras " "Elaborating entity \"fsm_ascii_alphabet\" for hierarchy \"fsm_ascii_alphabet:seletor_letras\"" {  } { { "vhdl/forca.vhd" "seletor_letras" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485605 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch_let Letras.vhd(32) " "VHDL Process Statement warning at Letras.vhd(32): signal \"switch_let\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/Combo/Letras.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/Letras.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748642485605 "|forca|fsm_ascii_alphabet:seletor_letras"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel Letras.vhd(37) " "VHDL Process Statement warning at Letras.vhd(37): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/Combo/Letras.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/Letras.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748642485605 "|forca|fsm_ascii_alphabet:seletor_letras"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador Letras.vhd(28) " "VHDL Process Statement warning at Letras.vhd(28): inferring latch(es) for signal or variable \"contador\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/Combo/Letras.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/Letras.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1748642485605 "|forca|fsm_ascii_alphabet:seletor_letras"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Letras.vhd(46) " "VHDL Process Statement warning at Letras.vhd(46): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/Combo/Letras.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/Letras.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748642485605 "|forca|fsm_ascii_alphabet:seletor_letras"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pontuacao Pontuacao:pontos " "Elaborating entity \"Pontuacao\" for hierarchy \"Pontuacao:pontos\"" {  } { { "vhdl/forca.vhd" "pontos" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:transmissor " "Elaborating entity \"tx\" for hierarchy \"tx:transmissor\"" {  } { { "vhdl/forca.vhd" "transmissor" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_tx tx:transmissor\|control_unit_tx:control " "Elaborating entity \"control_unit_tx\" for hierarchy \"tx:transmissor\|control_unit_tx:control\"" {  } { { "vhdl/transmissor/tx.vhd" "control" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/tx.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485611 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "div control_unit_tx.vhd(54) " "VHDL Signal Declaration warning at control_unit_tx.vhd(54): used explicit default value for signal \"div\" because signal was never assigned a value" {  } { { "vhdl/transmissor/control_unit_tx.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/control_unit_tx.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748642485611 "|forca|tx:transmissor|control_unit_tx:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_generator tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR " "Elaborating entity \"baud_rate_generator\" for hierarchy \"tx:transmissor\|control_unit_tx:control\|baud_rate_generator:BGR\"" {  } { { "vhdl/transmissor/control_unit_tx.vhd" "BGR" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/control_unit_tx.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter_timing_control tx:transmissor\|control_unit_tx:control\|transmitter_timing_control:TTC " "Elaborating entity \"transmitter_timing_control\" for hierarchy \"tx:transmissor\|control_unit_tx:control\|transmitter_timing_control:TTC\"" {  } { { "vhdl/transmissor/control_unit_tx.vhd" "TTC" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/control_unit_tx.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg tx:transmissor\|control_unit_tx:control\|shift_reg:REG " "Elaborating entity \"shift_reg\" for hierarchy \"tx:transmissor\|control_unit_tx:control\|shift_reg:REG\"" {  } { { "vhdl/transmissor/control_unit_tx.vhd" "REG" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/transmissor/control_unit_tx.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642485615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[0\] GND " "Pin \"seg_up\[0\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_up[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[1\] GND " "Pin \"seg_up\[1\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_up[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[2\] GND " "Pin \"seg_up\[2\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_up[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[3\] GND " "Pin \"seg_up\[3\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_up[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[4\] GND " "Pin \"seg_up\[4\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_up[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[5\] GND " "Pin \"seg_up\[5\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_up[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[6\] GND " "Pin \"seg_up\[6\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_up[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[0\] GND " "Pin \"seg_down\[0\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_down[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[1\] GND " "Pin \"seg_down\[1\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_down[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[2\] GND " "Pin \"seg_down\[2\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_down[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[3\] GND " "Pin \"seg_down\[3\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_down[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[4\] GND " "Pin \"seg_down\[4\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_down[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[5\] GND " "Pin \"seg_down\[5\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_down[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[6\] GND " "Pin \"seg_down\[6\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748642486900 "|forca|seg_down[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748642486900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748642486990 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Pontuacao:pontos\|vidas_int\[0\] Low " "Register Pontuacao:pontos\|vidas_int\[0\] will power up to Low" {  } { { "vhdl/Combo/Pontuacao.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/Pontuacao.vhd" 53 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748642487151 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Pontuacao:pontos\|vidas_int\[1\] High " "Register Pontuacao:pontos\|vidas_int\[1\] will power up to High" {  } { { "vhdl/Combo/Pontuacao.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/Combo/Pontuacao.vhd" 53 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748642487151 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1748642487151 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748642487235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748642487455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748642487455 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seta_esquerda " "No output dependent on input pin \"seta_esquerda\"" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748642487557 "|forca|seta_esquerda"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seta_direita " "No output dependent on input pin \"seta_direita\"" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Desktop/PCS3335-jv/PCS3335-jv/projeto/vhdl/forca.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748642487557 "|forca|seta_direita"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748642487557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748642487558 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748642487558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748642487558 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1748642487558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748642487558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748642487593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 19:01:27 2025 " "Processing ended: Fri May 30 19:01:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748642487593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748642487593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748642487593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748642487593 ""}
