{"vcs1":{"timestamp_begin":1739094345.559423227, "rt":0.25, "ut":0.09, "st":0.11}}
{"vcselab":{"timestamp_begin":1739094345.889786909, "rt":0.25, "ut":0.14, "st":0.10}}
{"link":{"timestamp_begin":1739094346.199285229, "rt":0.14, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739094345.330981388}
{"VCS_COMP_START_TIME": 1739094345.330981388}
{"VCS_COMP_END_TIME": 1739094346.415056863}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150360}}
