INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bcheng/workspace/dev/ece574/hw3/verif/tb_adder.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_adder
