#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7f9d754162d0 .scope module, "ADDER_N_BIT" "ADDER_N_BIT" 2 7;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "in_a"
    .port_info 4 /INPUT 4 "in_b"
P_0x7f9d7540fed0 .param/l "size" 0 2 8, +C4<00000000000000000000000000000100>;
L_0x7f9d75429ad0 .functor XOR 1, L_0x7f9d75429c60, L_0x7f9d75429d80, C4<0>, C4<0>;
L_0x10f957008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d75426b30_0 .net/2s *"_s32", 0 0, L_0x10f957008;  1 drivers
v0x7f9d75426bc0_0 .net *"_s35", 0 0, L_0x7f9d75429c60;  1 drivers
v0x7f9d75426c50_0 .net *"_s37", 0 0, L_0x7f9d75429d80;  1 drivers
v0x7f9d75426cf0_0 .net "carry", 4 0, L_0x7f9d75429b40;  1 drivers
v0x7f9d75426da0_0 .net "cout", 0 0, L_0x7f9d75429ea0;  1 drivers
o0x10f925c38 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f9d75426e80_0 .net "in_a", 3 0, o0x10f925c38;  0 drivers
o0x10f925c68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f9d75426f30_0 .net "in_b", 3 0, o0x10f925c68;  0 drivers
v0x7f9d75426fe0_0 .net "out", 3 0, L_0x7f9d754294c0;  1 drivers
v0x7f9d75427090_0 .net "overflow", 0 0, L_0x7f9d75429ad0;  1 drivers
L_0x7f9d75427860 .part o0x10f925c38, 0, 1;
L_0x7f9d75427980 .part o0x10f925c68, 0, 1;
L_0x7f9d75427aa0 .part L_0x7f9d75429b40, 0, 1;
L_0x7f9d754281f0 .part o0x10f925c38, 1, 1;
L_0x7f9d75428310 .part o0x10f925c68, 1, 1;
L_0x7f9d75428460 .part L_0x7f9d75429b40, 1, 1;
L_0x7f9d75428b70 .part o0x10f925c38, 2, 1;
L_0x7f9d75428c90 .part o0x10f925c68, 2, 1;
L_0x7f9d75428db0 .part L_0x7f9d75429b40, 2, 1;
L_0x7f9d754294c0 .concat8 [ 1 1 1 1], L_0x7f9d754272f0, L_0x7f9d75427c80, L_0x7f9d75428620, L_0x7f9d75428f70;
L_0x7f9d75429690 .part o0x10f925c38, 3, 1;
L_0x7f9d75429890 .part o0x10f925c68, 3, 1;
L_0x7f9d75429a30 .part L_0x7f9d75429b40, 3, 1;
LS_0x7f9d75429b40_0_0 .concat8 [ 1 1 1 1], L_0x10f957008, L_0x7f9d75427730, L_0x7f9d754280c0, L_0x7f9d75428a40;
LS_0x7f9d75429b40_0_4 .concat8 [ 1 0 0 0], L_0x7f9d75429390;
L_0x7f9d75429b40 .concat8 [ 4 1 0 0], LS_0x7f9d75429b40_0_0, LS_0x7f9d75429b40_0_4;
L_0x7f9d75429c60 .part L_0x7f9d75429b40, 4, 1;
L_0x7f9d75429d80 .part L_0x7f9d75429b40, 3, 1;
L_0x7f9d75429ea0 .part L_0x7f9d75429b40, 4, 1;
S_0x7f9d7540cfc0 .scope generate, "genblk0001" "genblk0001" 2 19, 2 19 0, S_0x7f9d754162d0;
 .timescale 0 0;
P_0x7f9d7540d640 .param/l "i" 0 2 19, +C4<011>;
S_0x7f9d7540f870 .scope module, "my_adder" "FULL_ADDER" 2 21, 3 5 0, S_0x7f9d7540cfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9d75429050 .functor AND 1, L_0x7f9d75429690, L_0x7f9d75429890, C4<1>, C4<1>;
L_0x7f9d75429160 .functor AND 1, L_0x7f9d75429690, L_0x7f9d75429a30, C4<1>, C4<1>;
L_0x7f9d75429210 .functor OR 1, L_0x7f9d75429050, L_0x7f9d75429160, C4<0>, C4<0>;
L_0x7f9d75429300 .functor AND 1, L_0x7f9d75429890, L_0x7f9d75429a30, C4<1>, C4<1>;
L_0x7f9d75429390 .functor OR 1, L_0x7f9d75429210, L_0x7f9d75429300, C4<0>, C4<0>;
v0x7f9d7540d490_0 .net *"_s0", 2 0, L_0x7f9d75428ed0;  1 drivers
v0x7f9d75423fe0_0 .net *"_s10", 0 0, L_0x7f9d75429300;  1 drivers
v0x7f9d75424090_0 .net *"_s4", 0 0, L_0x7f9d75429050;  1 drivers
v0x7f9d75424150_0 .net *"_s6", 0 0, L_0x7f9d75429160;  1 drivers
v0x7f9d75424200_0 .net *"_s8", 0 0, L_0x7f9d75429210;  1 drivers
v0x7f9d754242f0_0 .net "a", 0 0, L_0x7f9d75429690;  1 drivers
v0x7f9d75424390_0 .net "b", 0 0, L_0x7f9d75429890;  1 drivers
v0x7f9d75424430_0 .net "cin", 0 0, L_0x7f9d75429a30;  1 drivers
v0x7f9d754244d0_0 .net "cout", 0 0, L_0x7f9d75429390;  1 drivers
v0x7f9d754245e0_0 .net "sum", 0 0, L_0x7f9d75428f70;  1 drivers
L_0x7f9d75428ed0 .concat [ 1 1 1 0], L_0x7f9d75429a30, L_0x7f9d75429890, L_0x7f9d75429690;
L_0x7f9d75428f70 .reduce/xor L_0x7f9d75428ed0;
S_0x7f9d754246f0 .scope generate, "genblk001" "genblk001" 2 19, 2 19 0, S_0x7f9d754162d0;
 .timescale 0 0;
P_0x7f9d754248a0 .param/l "i" 0 2 19, +C4<010>;
S_0x7f9d75424920 .scope module, "my_adder" "FULL_ADDER" 2 21, 3 5 0, S_0x7f9d754246f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9d75428700 .functor AND 1, L_0x7f9d75428b70, L_0x7f9d75428c90, C4<1>, C4<1>;
L_0x7f9d75428810 .functor AND 1, L_0x7f9d75428b70, L_0x7f9d75428db0, C4<1>, C4<1>;
L_0x7f9d754288c0 .functor OR 1, L_0x7f9d75428700, L_0x7f9d75428810, C4<0>, C4<0>;
L_0x7f9d754289b0 .functor AND 1, L_0x7f9d75428c90, L_0x7f9d75428db0, C4<1>, C4<1>;
L_0x7f9d75428a40 .functor OR 1, L_0x7f9d754288c0, L_0x7f9d754289b0, C4<0>, C4<0>;
v0x7f9d75424b50_0 .net *"_s0", 2 0, L_0x7f9d75428580;  1 drivers
v0x7f9d75424bf0_0 .net *"_s10", 0 0, L_0x7f9d754289b0;  1 drivers
v0x7f9d75424ca0_0 .net *"_s4", 0 0, L_0x7f9d75428700;  1 drivers
v0x7f9d75424d60_0 .net *"_s6", 0 0, L_0x7f9d75428810;  1 drivers
v0x7f9d75424e10_0 .net *"_s8", 0 0, L_0x7f9d754288c0;  1 drivers
v0x7f9d75424f00_0 .net "a", 0 0, L_0x7f9d75428b70;  1 drivers
v0x7f9d75424fa0_0 .net "b", 0 0, L_0x7f9d75428c90;  1 drivers
v0x7f9d75425040_0 .net "cin", 0 0, L_0x7f9d75428db0;  1 drivers
v0x7f9d754250e0_0 .net "cout", 0 0, L_0x7f9d75428a40;  1 drivers
v0x7f9d754251f0_0 .net "sum", 0 0, L_0x7f9d75428620;  1 drivers
L_0x7f9d75428580 .concat [ 1 1 1 0], L_0x7f9d75428db0, L_0x7f9d75428c90, L_0x7f9d75428b70;
L_0x7f9d75428620 .reduce/xor L_0x7f9d75428580;
S_0x7f9d75425300 .scope generate, "genblk01" "genblk01" 2 19, 2 19 0, S_0x7f9d754162d0;
 .timescale 0 0;
P_0x7f9d754254b0 .param/l "i" 0 2 19, +C4<01>;
S_0x7f9d75425530 .scope module, "my_adder" "FULL_ADDER" 2 21, 3 5 0, S_0x7f9d75425300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9d75427d80 .functor AND 1, L_0x7f9d754281f0, L_0x7f9d75428310, C4<1>, C4<1>;
L_0x7f9d75427e90 .functor AND 1, L_0x7f9d754281f0, L_0x7f9d75428460, C4<1>, C4<1>;
L_0x7f9d75427f40 .functor OR 1, L_0x7f9d75427d80, L_0x7f9d75427e90, C4<0>, C4<0>;
L_0x7f9d75428030 .functor AND 1, L_0x7f9d75428310, L_0x7f9d75428460, C4<1>, C4<1>;
L_0x7f9d754280c0 .functor OR 1, L_0x7f9d75427f40, L_0x7f9d75428030, C4<0>, C4<0>;
v0x7f9d75425760_0 .net *"_s0", 2 0, L_0x7f9d75427b60;  1 drivers
v0x7f9d75425810_0 .net *"_s10", 0 0, L_0x7f9d75428030;  1 drivers
v0x7f9d754258c0_0 .net *"_s4", 0 0, L_0x7f9d75427d80;  1 drivers
v0x7f9d75425980_0 .net *"_s6", 0 0, L_0x7f9d75427e90;  1 drivers
v0x7f9d75425a30_0 .net *"_s8", 0 0, L_0x7f9d75427f40;  1 drivers
v0x7f9d75425b20_0 .net "a", 0 0, L_0x7f9d754281f0;  1 drivers
v0x7f9d75425bc0_0 .net "b", 0 0, L_0x7f9d75428310;  1 drivers
v0x7f9d75425c60_0 .net "cin", 0 0, L_0x7f9d75428460;  1 drivers
v0x7f9d75425d00_0 .net "cout", 0 0, L_0x7f9d754280c0;  1 drivers
v0x7f9d75425e10_0 .net "sum", 0 0, L_0x7f9d75427c80;  1 drivers
L_0x7f9d75427b60 .concat [ 1 1 1 0], L_0x7f9d75428460, L_0x7f9d75428310, L_0x7f9d754281f0;
L_0x7f9d75427c80 .reduce/xor L_0x7f9d75427b60;
S_0x7f9d75425f20 .scope generate, "genblk1" "genblk1" 2 19, 2 19 0, S_0x7f9d754162d0;
 .timescale 0 0;
P_0x7f9d75425ac0 .param/l "i" 0 2 19, +C4<00>;
S_0x7f9d75426130 .scope module, "my_adder" "FULL_ADDER" 2 21, 3 5 0, S_0x7f9d75425f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9d754273f0 .functor AND 1, L_0x7f9d75427860, L_0x7f9d75427980, C4<1>, C4<1>;
L_0x7f9d75427500 .functor AND 1, L_0x7f9d75427860, L_0x7f9d75427aa0, C4<1>, C4<1>;
L_0x7f9d754275b0 .functor OR 1, L_0x7f9d754273f0, L_0x7f9d75427500, C4<0>, C4<0>;
L_0x7f9d754276a0 .functor AND 1, L_0x7f9d75427980, L_0x7f9d75427aa0, C4<1>, C4<1>;
L_0x7f9d75427730 .functor OR 1, L_0x7f9d754275b0, L_0x7f9d754276a0, C4<0>, C4<0>;
v0x7f9d75426360_0 .net *"_s0", 2 0, L_0x7f9d75427210;  1 drivers
v0x7f9d75426420_0 .net *"_s10", 0 0, L_0x7f9d754276a0;  1 drivers
v0x7f9d754264d0_0 .net *"_s4", 0 0, L_0x7f9d754273f0;  1 drivers
v0x7f9d75426590_0 .net *"_s6", 0 0, L_0x7f9d75427500;  1 drivers
v0x7f9d75426640_0 .net *"_s8", 0 0, L_0x7f9d754275b0;  1 drivers
v0x7f9d75426730_0 .net "a", 0 0, L_0x7f9d75427860;  1 drivers
v0x7f9d754267d0_0 .net "b", 0 0, L_0x7f9d75427980;  1 drivers
v0x7f9d75426870_0 .net "cin", 0 0, L_0x7f9d75427aa0;  1 drivers
v0x7f9d75426910_0 .net "cout", 0 0, L_0x7f9d75427730;  1 drivers
v0x7f9d75426a20_0 .net "sum", 0 0, L_0x7f9d754272f0;  1 drivers
L_0x7f9d75427210 .concat [ 1 1 1 0], L_0x7f9d75427aa0, L_0x7f9d75427980, L_0x7f9d75427860;
L_0x7f9d754272f0 .reduce/xor L_0x7f9d75427210;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ADDER_N_BIT.v";
    "./../FULL_ADDER/FULL_ADDER.v";
