do {D:/Study/Automatization/Corse work/Corse_work_morse/sim_controller.do}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:23 on Dec 20,2021
# vlog -reportprogress 300 nco_advanced.v input_ROM.v cd.v IOD.v dc.v output_ROM.v controller.v controller_tb.v 
# -- Compiling module nco_advanced
# -- Compiling module input_ROM
# -- Compiling module cd
# -- Compiling module IOD
# -- Compiling module dc
# -- Compiling module output_ROM
# -- Compiling module controller
# -- Compiling module controller_tb
# 
# Top level modules:
# 	controller_tb
# End time: 23:45:24 on Dec 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt work.controller_tb 
# Start time: 23:45:24 on Dec 20,2021
# Loading work.controller_tb
# Loading work.controller
# Loading work.nco_advanced
# Loading work.input_ROM
# Loading work.cd
# Loading work.IOD
# Loading work.dc
# Loading work.output_ROM
# ** Warning: (vsim-3015) controller_tb.v(39): [PCDPC] - Port size (8) does not match connection size (1) for port 'y'. The port definition is at: dc.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /controller_tb/dc_inst File: dc.v
# ** Note: $finish    : controller_tb.v(61)
#    Time: 1199550 ns  Iteration: 3  Instance: /controller_tb
# 1
# Break in Module controller_tb at controller_tb.v line 61
# 0 ps
# 1259527500 ps
add wave sim:/controller_tb/*
restart -f
# ** Warning: (vsim-3015) controller_tb.v(39): [PCDPC] - Port size (8) does not match connection size (1) for port 'y'. The port definition is at: dc.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /controller_tb/dc_inst File: dc.v
run -all
# ** Note: $finish    : controller_tb.v(61)
#    Time: 1199550 ns  Iteration: 3  Instance: /controller_tb
# 1
# Break in Module controller_tb at controller_tb.v line 61
# Compile of output_ROM.v was successful.
# Compile of output_ROM_tb.v was successful.
# Compile of cd.v was successful.
# Compile of cd_tb.v was successful.
# Compile of controller.v was successful.
# Compile of controller_tb.v was successful.
# Compile of dc.v was successful.
# Compile of dc_tb.v was successful.
# Compile of input_ROM.v was successful.
# Compile of input_ROM_tb.v was successful.
# Compile of IOD.v was successful.
# Compile of IOD_test.v was successful.
# Compile of morse.v was successful.
# Compile of nco_advanced.v was successful.
# Compile of nco_advanced_tb.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# Loading work.controller_tb
# Loading work.controller
# Loading work.nco_advanced
# Loading work.input_ROM
# Loading work.cd
# Loading work.IOD
# Loading work.dc
# Loading work.output_ROM
# Warning in wave window restart: (vish-4014) No objects found matching '/controller_tb/i_data'. 
run -all
# ** Note: $finish    : D:/Study/Automatization/Corse work/Corse_work_morse/controller_tb.v(61)
#    Time: 1199550 ns  Iteration: 3  Instance: /controller_tb
# 1
# Break in Module controller_tb at D:/Study/Automatization/Corse work/Corse_work_morse/controller_tb.v line 61
do {D:/Study/Automatization/Corse work/Corse_work_morse/sim_controller.do}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:54 on Dec 20,2021
# vlog -reportprogress 300 nco_advanced.v input_ROM.v cd.v IOD.v dc.v output_ROM.v controller.v controller_tb.v 
# -- Compiling module nco_advanced
# -- Compiling module input_ROM
# -- Compiling module cd
# -- Compiling module IOD
# -- Compiling module dc
# -- Compiling module output_ROM
# -- Compiling module controller
# -- Compiling module controller_tb
# 
# Top level modules:
# 	controller_tb
# End time: 23:50:54 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:50:58 on Dec 20,2021, Elapsed time: 0:05:34
# Errors: 1, Warnings: 2
# vsim -novopt work.controller_tb 
# Start time: 23:50:58 on Dec 20,2021
# Loading work.controller_tb
# Loading work.controller
# Loading work.nco_advanced
# Loading work.input_ROM
# Loading work.cd
# Loading work.IOD
# Loading work.dc
# Loading work.output_ROM
# ** Note: $finish    : controller_tb.v(61)
#    Time: 1199550 ns  Iteration: 3  Instance: /controller_tb
# 1
# Break in Module controller_tb at controller_tb.v line 61
# 0 ps
# 1259527500 ps
do {D:/Study/Automatization/Corse work/Corse_work_morse/sim_controller.do}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:18 on Dec 20,2021
# vlog -reportprogress 300 nco_advanced.v input_ROM.v cd.v IOD.v dc.v output_ROM.v controller.v controller_tb.v 
# -- Compiling module nco_advanced
# -- Compiling module input_ROM
# -- Compiling module cd
# -- Compiling module IOD
# -- Compiling module dc
# -- Compiling module output_ROM
# -- Compiling module controller
# -- Compiling module controller_tb
# 
# Top level modules:
# 	controller_tb
# End time: 23:53:18 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:53:22 on Dec 20,2021, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim -novopt work.controller_tb 
# Start time: 23:53:22 on Dec 20,2021
# Loading work.controller_tb
# Loading work.controller
# Loading work.nco_advanced
# Loading work.input_ROM
# Loading work.cd
# Loading work.IOD
# Loading work.dc
# Loading work.output_ROM
# ** Note: $finish    : controller_tb.v(61)
#    Time: 1199550 ns  Iteration: 3  Instance: /controller_tb
# 1
# Break in Module controller_tb at controller_tb.v line 61
# 0 ps
# 1259527500 ps
do {D:/Study/Automatization/Corse work/Corse_work_morse/sim_controller.do}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:54 on Dec 20,2021
# vlog -reportprogress 300 nco_advanced.v input_ROM.v cd.v IOD.v dc.v output_ROM.v controller.v controller_tb.v 
# -- Compiling module nco_advanced
# -- Compiling module input_ROM
# -- Compiling module cd
# -- Compiling module IOD
# -- Compiling module dc
# -- Compiling module output_ROM
# -- Compiling module controller
# -- Compiling module controller_tb
# 
# Top level modules:
# 	controller_tb
# End time: 23:55:54 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:55:57 on Dec 20,2021, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
# vsim -novopt work.controller_tb 
# Start time: 23:55:57 on Dec 20,2021
# Loading work.controller_tb
# Loading work.controller
# Loading work.nco_advanced
# Loading work.input_ROM
# Loading work.cd
# Loading work.IOD
# Loading work.dc
# Loading work.output_ROM
# ** Note: $finish    : controller_tb.v(61)
#    Time: 1199550 ns  Iteration: 3  Instance: /controller_tb
# 1
# Break in Module controller_tb at controller_tb.v line 61
# 0 ps
# 1259527500 ps
do {D:/Study/Automatization/Corse work/Corse_work_morse/sim_controller.do}
# Error 31: Unable to unlink file "D:/Study/Automatization/Corse work/Corse_work_morse/work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Study/Automatization/Corse work/Corse_work_morse/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:40 on Dec 20,2021
# vlog -reportprogress 300 nco_advanced.v input_ROM.v cd.v IOD.v dc.v output_ROM.v controller.v controller_tb.v 
# -- Compiling module nco_advanced
# -- Compiling module input_ROM
# -- Compiling module cd
# -- Compiling module IOD
# -- Compiling module dc
# -- Compiling module output_ROM
# -- Compiling module controller
# -- Compiling module controller_tb
# 
# Top level modules:
# 	controller_tb
# End time: 23:57:40 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:57:43 on Dec 20,2021, Elapsed time: 0:01:46
# Errors: 0, Warnings: 0
# vsim -novopt work.controller_tb 
# Start time: 23:57:43 on Dec 20,2021
# Loading work.controller_tb
# Loading work.controller
# Loading work.nco_advanced
# Loading work.input_ROM
# Loading work.cd
# Loading work.IOD
# Loading work.dc
# Loading work.output_ROM
# ** Note: $finish    : controller_tb.v(61)
#    Time: 1199550 ns  Iteration: 3  Instance: /controller_tb
# 1
# Break in Module controller_tb at controller_tb.v line 61
# 0 ps
# 1259527500 ps
do {D:/Study/Automatization/Corse work/Corse_work_morse/sim_controller.do}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:34 on Dec 21,2021
# vlog -reportprogress 300 nco_advanced.v input_ROM.v cd.v IOD.v dc.v output_ROM.v controller.v controller_tb.v 
# -- Compiling module nco_advanced
# -- Compiling module input_ROM
# -- Compiling module cd
# -- Compiling module IOD
# -- Compiling module dc
# -- Compiling module output_ROM
# -- Compiling module controller
# -- Compiling module controller_tb
# 
# Top level modules:
# 	controller_tb
# End time: 00:11:34 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:11:39 on Dec 21,2021, Elapsed time: 0:13:56
# Errors: 0, Warnings: 0
# vsim -novopt work.controller_tb 
# Start time: 00:11:39 on Dec 21,2021
# Loading work.controller_tb
# Loading work.controller
# Loading work.nco_advanced
# Loading work.input_ROM
# Loading work.cd
# Loading work.IOD
# Loading work.dc
# Loading work.output_ROM
# ** Note: $finish    : controller_tb.v(61)
#    Time: 1199550 ns  Iteration: 3  Instance: /controller_tb
# 1
# Break in Module controller_tb at controller_tb.v line 61
# 0 ps
# 1259527500 ps
