<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス TsunamiCChip</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス TsunamiCChip</h1><!-- doxytag: class="TsunamiCChip" --><!-- doxytag: inherits="BasicPioDevice" -->
<p><code>#include &lt;<a class="el" href="tsunami__cchip_8hh_source.html">tsunami_cchip.hh</a>&gt;</code></p>
<div class="dynheader">
TsunamiCChipに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classTsunamiCChip.gif" usemap="#TsunamiCChip_map" alt=""/>
  <map id="TsunamiCChip_map" name="TsunamiCChip_map">
<area href="classBasicPioDevice.html" alt="BasicPioDevice" shape="rect" coords="111,280,212,304"/>
<area href="classPioDevice.html" alt="PioDevice" shape="rect" coords="111,224,212,248"/>
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="111,168,212,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="111,112,212,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="111,56,212,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,101,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="111,0,212,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="222,0,323,24"/>
</map>
 </div>
</div>

<p><a href="classTsunamiCChip-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TsunamiCChipParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#ae88d115af4688355c68945ae8486b7ec">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#ab55992bfee06f9d23385fad4a1f6f197">TsunamiCChip</a> (const <a class="el" href="classTsunamiCChip.html#ae88d115af4688355c68945ae8486b7ec">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classTsunamiCChip.html#ae88d115af4688355c68945ae8486b7ec">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#a613ec7d5e1ec64f8d21fec78ae8e568e">read</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#a4cefab464e72b5dd42c003a0a4341802">write</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#acdd7f639bc4c5a8d164d48a96734d6c1">postRTC</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#a2a04c83ef42523f729c8c5ad75ffa3ea">postDRIR</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> interrupt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#a75bd270f0ce8d71afe064fa3b4128c26">clearDRIR</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> interrupt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#ad463cf06091847c5eef7aba24419eee0">clearIPI</a> (uint64_t ipintr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#a1bc328d0acc40e7f79412b5b3c9b9395">clearITI</a> (uint64_t itintr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#a1f4571959aa97b26452f6accc79abffe">reqIPI</a> (uint64_t ipreq)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#a53e036786d17361be4c7320d39c99b84">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTsunami.html">Tsunami</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a> [<a class="el" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a> [<a class="el" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTsunamiCChip.html#ad115b62dbebcd51ee67d3110a1b143c6">itint</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<p><a class="el" href="classTsunami.html">Tsunami</a> CChip CSR Emulation. This device includes all the interrupt handling code for the chipset. </p>
<hr/><h2>型定義</h2>
<a class="anchor" id="ae88d115af4688355c68945ae8486b7ec"></a><!-- doxytag: member="TsunamiCChip::Params" ref="ae88d115af4688355c68945ae8486b7ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TsunamiCChipParams <a class="el" href="classTsunamiCChip.html#ae88d115af4688355c68945ae8486b7ec">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBasicPioDevice.html#a2845515ac6467f10540747053c8a0449">BasicPioDevice</a>を再定義しています。</p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="ab55992bfee06f9d23385fad4a1f6f197"></a><!-- doxytag: member="TsunamiCChip::TsunamiCChip" ref="ab55992bfee06f9d23385fad4a1f6f197" args="(const Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTsunamiCChip.html">TsunamiCChip</a> </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classTsunamiCChip.html#ae88d115af4688355c68945ae8486b7ec">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initialize the <a class="el" href="classTsunami.html">Tsunami</a> CChip by setting all of the device register to 0. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p</em>&nbsp;</td><td>params struct </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00060"></a>00060     : <a class="code" href="classBasicPioDevice.html#acd907d772eed45afbc723fd39de00481">BasicPioDevice</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>, 0x10000000), <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;tsunami)
<a name="l00061"></a>00061 {
<a name="l00062"></a>00062     <a class="code" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a> = 0;
<a name="l00063"></a>00063     <a class="code" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a> = 0;
<a name="l00064"></a>00064     <a class="code" href="classTsunamiCChip.html#ad115b62dbebcd51ee67d3110a1b143c6">itint</a> = 0;
<a name="l00065"></a>00065 
<a name="l00066"></a>00066     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a> = 0; <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a> &lt; <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>; <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>++)
<a name="l00067"></a>00067     {
<a name="l00068"></a>00068         <a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[<a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>] = 0;
<a name="l00069"></a>00069         <a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[<a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>] = 0;
<a name="l00070"></a>00070     }
<a name="l00071"></a>00071 
<a name="l00072"></a>00072     <span class="comment">//Put back pointer in tsunami</span>
<a name="l00073"></a>00073     <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classTsunami.html#afd150142ed1f45226be23c3dfc00fa79">cchip</a> = <span class="keyword">this</span>;
<a name="l00074"></a>00074 }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a75bd270f0ce8d71afe064fa3b4128c26"></a><!-- doxytag: member="TsunamiCChip::clearDRIR" ref="a75bd270f0ce8d71afe064fa3b4128c26" args="(uint32_t interrupt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clearDRIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>interrupt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>clear an interrupt previously posted to the CPU. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>interrupt</em>&nbsp;</td><td>the interrupt number to post (0-64) </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00487"></a>00487 {
<a name="l00488"></a>00488     uint64_t bitvector = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; interrupt;
<a name="l00489"></a>00489     uint64_t size = <a class="code" href="classPioDevice.html#a8ae37465ba84acfef6af3e9b9e6dbbd5">sys</a>-&gt;<a class="code" href="classSystem.html#a19840a204c4d6f67b45a07073e8b41df">threadContexts</a>.size();
<a name="l00490"></a>00490     assert(size &lt;= <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>);
<a name="l00491"></a>00491 
<a name="l00492"></a>00492     <span class="keywordflow">if</span> (<a class="code" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a> &amp; bitvector)
<a name="l00493"></a>00493     {
<a name="l00494"></a>00494         <a class="code" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a> &amp;= ~bitvector;
<a name="l00495"></a>00495         <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>=0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00496"></a>00496            <span class="keywordflow">if</span> (<a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] &amp; bitvector) {
<a name="l00497"></a>00497                <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a82089f360a335ee396b89d844c278968">clear</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6">TheISA::INTLEVEL_IRQ1</a>, interrupt);
<a name="l00498"></a>00498                <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;clearing dir interrupt to cpu %d,&quot;</span>
<a name="l00499"></a>00499                     <span class="stringliteral">&quot;interrupt %d\n&quot;</span>,<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, interrupt);
<a name="l00500"></a>00500 
<a name="l00501"></a>00501            }
<a name="l00502"></a>00502            <a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = <a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] &amp; <a class="code" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a>;
<a name="l00503"></a>00503         }
<a name="l00504"></a>00504     }
<a name="l00505"></a>00505     <span class="keywordflow">else</span>
<a name="l00506"></a>00506         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;Spurrious clear? interrupt %d\n&quot;</span>, interrupt);
<a name="l00507"></a>00507 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad463cf06091847c5eef7aba24419eee0"></a><!-- doxytag: member="TsunamiCChip::clearIPI" ref="ad463cf06091847c5eef7aba24419eee0" args="(uint64_t ipintr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clearIPI </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>ipintr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>post an ipi interrupt to the CPU. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>ipintr</em>&nbsp;</td><td>the cpu number to clear(bitvector) </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00379"></a>00379 {
<a name="l00380"></a>00380     <span class="keywordtype">int</span> numcpus = <a class="code" href="classPioDevice.html#a8ae37465ba84acfef6af3e9b9e6dbbd5">sys</a>-&gt;<a class="code" href="classSystem.html#a19840a204c4d6f67b45a07073e8b41df">threadContexts</a>.size();
<a name="l00381"></a>00381     assert(numcpus &lt;= <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>);
<a name="l00382"></a>00382 
<a name="l00383"></a>00383     <span class="keywordflow">if</span> (ipintr) {
<a name="l00384"></a>00384         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> cpunum=0; cpunum &lt; numcpus; cpunum++) {
<a name="l00385"></a>00385             <span class="comment">// Check each cpu bit</span>
<a name="l00386"></a>00386             uint64_t cpumask = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; cpunum;
<a name="l00387"></a>00387             <span class="keywordflow">if</span> (ipintr &amp; cpumask) {
<a name="l00388"></a>00388                 <span class="comment">// Check if there is a pending ipi</span>
<a name="l00389"></a>00389                 <span class="keywordflow">if</span> (<a class="code" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a> &amp; cpumask) {
<a name="l00390"></a>00390                     <a class="code" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a> &amp;= ~cpumask;
<a name="l00391"></a>00391                     <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a82089f360a335ee396b89d844c278968">clear</a>(cpunum, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca11505da41aee172a0c93fd2783b608a6">TheISA::INTLEVEL_IRQ3</a>, 0);
<a name="l00392"></a>00392                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(IPI, <span class="stringliteral">&quot;clear IPI IPI cpu=%d\n&quot;</span>, cpunum);
<a name="l00393"></a>00393                 }
<a name="l00394"></a>00394                 <span class="keywordflow">else</span>
<a name="l00395"></a>00395                     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;clear IPI for CPU=%d, but NO IPI\n&quot;</span>, cpunum);
<a name="l00396"></a>00396             }
<a name="l00397"></a>00397         }
<a name="l00398"></a>00398     }
<a name="l00399"></a>00399     <span class="keywordflow">else</span>
<a name="l00400"></a>00400         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Big IPI Clear, but not processors indicated\n&quot;</span>);
<a name="l00401"></a>00401 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1bc328d0acc40e7f79412b5b3c9b9395"></a><!-- doxytag: member="TsunamiCChip::clearITI" ref="a1bc328d0acc40e7f79412b5b3c9b9395" args="(uint64_t itintr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clearITI </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>itintr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>clear a timer interrupt previously posted to the CPU. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>itintr</em>&nbsp;</td><td>the cpu number to clear(bitvector) </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00405"></a>00405 {
<a name="l00406"></a>00406     <span class="keywordtype">int</span> numcpus = <a class="code" href="classPioDevice.html#a8ae37465ba84acfef6af3e9b9e6dbbd5">sys</a>-&gt;<a class="code" href="classSystem.html#a19840a204c4d6f67b45a07073e8b41df">threadContexts</a>.size();
<a name="l00407"></a>00407     assert(numcpus &lt;= <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>);
<a name="l00408"></a>00408 
<a name="l00409"></a>00409     <span class="keywordflow">if</span> (itintr) {
<a name="l00410"></a>00410         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>=0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; numcpus; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00411"></a>00411             uint64_t cpumask = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>;
<a name="l00412"></a>00412             <span class="keywordflow">if</span> (itintr &amp; cpumask &amp; <a class="code" href="classTsunamiCChip.html#ad115b62dbebcd51ee67d3110a1b143c6">itint</a>) {
<a name="l00413"></a>00413                 <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a82089f360a335ee396b89d844c278968">clear</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558caeffd94245750f2425c81d89d863aef9e">TheISA::INTLEVEL_IRQ2</a>, 0);
<a name="l00414"></a>00414                 itint &amp;= ~cpumask;
<a name="l00415"></a>00415                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;clearing rtc interrupt to cpu=%d\n&quot;</span>, <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>);
<a name="l00416"></a>00416             }
<a name="l00417"></a>00417         }
<a name="l00418"></a>00418     }
<a name="l00419"></a>00419     <span class="keywordflow">else</span>
<a name="l00420"></a>00420         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Big ITI Clear, but not processors indicated\n&quot;</span>);
<a name="l00421"></a>00421 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acd3c3feb78ae7a8f88fe0f110a718dff"></a><!-- doxytag: member="TsunamiCChip::params" ref="acd3c3feb78ae7a8f88fe0f110a718dff" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classTsunamiCChip.html#ae88d115af4688355c68945ae8486b7ec">Params</a>* params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBasicPioDevice.html#acd3c3feb78ae7a8f88fe0f110a718dff">BasicPioDevice</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00091"></a>00091     {
<a name="l00092"></a>00092         <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classTsunamiCChip.html#ae88d115af4688355c68945ae8486b7ec">Params</a> *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#acaf6024ae9dda44bfb1c67e05ad70aef">_params</a>);
<a name="l00093"></a>00093     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2a04c83ef42523f729c8c5ad75ffa3ea"></a><!-- doxytag: member="TsunamiCChip::postDRIR" ref="a2a04c83ef42523f729c8c5ad75ffa3ea" args="(uint32_t interrupt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void postDRIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>interrupt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>post an interrupt to the CPU. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>interrupt</em>&nbsp;</td><td>the interrupt number to post (0-64) </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00469"></a>00469 {
<a name="l00470"></a>00470     uint64_t bitvector = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; interrupt;
<a name="l00471"></a>00471     uint64_t size = <a class="code" href="classPioDevice.html#a8ae37465ba84acfef6af3e9b9e6dbbd5">sys</a>-&gt;<a class="code" href="classSystem.html#a19840a204c4d6f67b45a07073e8b41df">threadContexts</a>.size();
<a name="l00472"></a>00472     assert(size &lt;= <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>);
<a name="l00473"></a>00473     <a class="code" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a> |= bitvector;
<a name="l00474"></a>00474 
<a name="l00475"></a>00475     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>=0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00476"></a>00476         <a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = <a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] &amp; <a class="code" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a>;
<a name="l00477"></a>00477        <span class="keywordflow">if</span> (<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] &amp; bitvector) {
<a name="l00478"></a>00478               <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa6e4c477d43213ac8c5adc393174e293">post</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6">TheISA::INTLEVEL_IRQ1</a>, interrupt);
<a name="l00479"></a>00479               <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;posting dir interrupt to cpu %d,&quot;</span>
<a name="l00480"></a>00480                         <span class="stringliteral">&quot;interrupt %d\n&quot;</span>,<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, interrupt);
<a name="l00481"></a>00481        }
<a name="l00482"></a>00482     }
<a name="l00483"></a>00483 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acdd7f639bc4c5a8d164d48a96734d6c1"></a><!-- doxytag: member="TsunamiCChip::postRTC" ref="acdd7f639bc4c5a8d164d48a96734d6c1" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void postRTC </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>post an RTC interrupt to the CPU </p>

<p><div class="fragment"><pre class="fragment"><a name="l00452"></a>00452 {
<a name="l00453"></a>00453     <span class="keywordtype">int</span> size = <a class="code" href="classPioDevice.html#a8ae37465ba84acfef6af3e9b9e6dbbd5">sys</a>-&gt;<a class="code" href="classSystem.html#a19840a204c4d6f67b45a07073e8b41df">threadContexts</a>.size();
<a name="l00454"></a>00454     assert(size &lt;= <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>);
<a name="l00455"></a>00455 
<a name="l00456"></a>00456     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00457"></a>00457         uint64_t cpumask = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>;
<a name="l00458"></a>00458        <span class="keywordflow">if</span> (!(cpumask &amp; <a class="code" href="classTsunamiCChip.html#ad115b62dbebcd51ee67d3110a1b143c6">itint</a>)) {
<a name="l00459"></a>00459            itint |= cpumask;
<a name="l00460"></a>00460            <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa6e4c477d43213ac8c5adc393174e293">post</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558caeffd94245750f2425c81d89d863aef9e">TheISA::INTLEVEL_IRQ2</a>, 0);
<a name="l00461"></a>00461            <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;Posting RTC interrupt to cpu=%d\n&quot;</span>, <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>);
<a name="l00462"></a>00462        }
<a name="l00463"></a>00463     }
<a name="l00464"></a>00464 
<a name="l00465"></a>00465 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a613ec7d5e1ec64f8d21fec78ae8e568e"></a><!-- doxytag: member="TsunamiCChip::read" ref="a613ec7d5e1ec64f8d21fec78ae8e568e" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pure virtual function that the device must implement. Called when a read command is recieved by the port. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html">Packet</a> describing this request </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>戻り値:</b></dt><dd>number of ticks it took to complete </dd></dl>

<p><a class="el" href="classPioDevice.html#a842312590432036092c422c87a442358">PioDevice</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00078"></a>00078 {
<a name="l00079"></a>00079     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;read  va=%#x size=%d\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>(), pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>());
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     assert(pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>() &gt;= <a class="code" href="classBasicPioDevice.html#afa7a5450c2bc6f73bc056050c9177193">pioAddr</a> &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>() &lt; <a class="code" href="classBasicPioDevice.html#afa7a5450c2bc6f73bc056050c9177193">pioAddr</a> + <a class="code" href="classBasicPioDevice.html#a390529fe683187c290621e1822e0d5d1">pioSize</a>);
<a name="l00082"></a>00082 
<a name="l00083"></a>00083     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> regnum = (pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>() - <a class="code" href="classBasicPioDevice.html#afa7a5450c2bc6f73bc056050c9177193">pioAddr</a>) &gt;&gt; 6;
<a name="l00084"></a>00084     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> daddr = (pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>() - <a class="code" href="classBasicPioDevice.html#afa7a5450c2bc6f73bc056050c9177193">pioAddr</a>);
<a name="l00085"></a>00085 
<a name="l00086"></a>00086     pkt-&gt;<a class="code" href="classPacket.html#acaefe811b78a2fdc4a0dba0c4029c3ef">allocate</a>();
<a name="l00087"></a>00087     <span class="keywordflow">switch</span> (pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>()) {
<a name="l00088"></a>00088 
<a name="l00089"></a>00089       <span class="keywordflow">case</span> <span class="keyword">sizeof</span>(uint64_t):
<a name="l00090"></a>00090           pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>&lt;uint64_t&gt;(0);
<a name="l00091"></a>00091 
<a name="l00092"></a>00092           <span class="keywordflow">if</span> (daddr &amp; <a class="code" href="tsunamireg_8h.html#a2d27d46817a348d2a02200ac7e40498c">TSDEV_CC_BDIMS</a>)
<a name="l00093"></a>00093           {
<a name="l00094"></a>00094               pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[(daddr &gt;&gt; 4) &amp; 0x3F]);
<a name="l00095"></a>00095               <span class="keywordflow">break</span>;
<a name="l00096"></a>00096           }
<a name="l00097"></a>00097 
<a name="l00098"></a>00098           <span class="keywordflow">if</span> (daddr &amp; <a class="code" href="tsunamireg_8h.html#aa7d8c62f85a68b1fbb139dc79699e273">TSDEV_CC_BDIRS</a>)
<a name="l00099"></a>00099           {
<a name="l00100"></a>00100               pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[(daddr &gt;&gt; 4) &amp; 0x3F]);
<a name="l00101"></a>00101               <span class="keywordflow">break</span>;
<a name="l00102"></a>00102           }
<a name="l00103"></a>00103 
<a name="l00104"></a>00104           <span class="keywordflow">switch</span>(regnum) {
<a name="l00105"></a>00105               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a38b168a57489a88e5f0caa709ed36032">TSDEV_CC_CSR</a>:
<a name="l00106"></a>00106                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(0x0);
<a name="l00107"></a>00107                   <span class="keywordflow">break</span>;
<a name="l00108"></a>00108               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a64b2bd22ad14fafc3b0b1d8750e798d0">TSDEV_CC_MTR</a>:
<a name="l00109"></a>00109                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_MTR not implemeted\n&quot;</span>);
<a name="l00110"></a>00110                    <span class="keywordflow">break</span>;
<a name="l00111"></a>00111               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aff71981425aaed8e988feb530f06b75b">TSDEV_CC_MISC</a>:
<a name="l00112"></a>00112                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(((<a class="code" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a> &lt;&lt; 8) &amp; 0xF) | ((<a class="code" href="classTsunamiCChip.html#ad115b62dbebcd51ee67d3110a1b143c6">itint</a> &lt;&lt; 4) &amp; 0xF) |
<a name="l00113"></a>00113                                      (pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a651d5d14e7a4e95ebe6d7f5b8ee5a107">contextId</a>() &amp; 0x3));
<a name="l00114"></a>00114                   <span class="comment">// currently, FS cannot handle MT so contextId and</span>
<a name="l00115"></a>00115                   <span class="comment">// cpuId are effectively the same, don&apos;t know if it will</span>
<a name="l00116"></a>00116                   <span class="comment">// matter if FS becomes MT enabled.  I suspect no because</span>
<a name="l00117"></a>00117                   <span class="comment">// we are currently able to boot up to 64 procs anyway</span>
<a name="l00118"></a>00118                   <span class="comment">// which would render the CPUID of this register useless</span>
<a name="l00119"></a>00119                   <span class="comment">// anyway</span>
<a name="l00120"></a>00120                   <span class="keywordflow">break</span>;
<a name="l00121"></a>00121               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a9fc1adf454c5b8e4973b9660fda43bd6">TSDEV_CC_AAR0</a>:
<a name="l00122"></a>00122               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aaf557e35e249b87b0d7a11fc022c118a">TSDEV_CC_AAR1</a>:
<a name="l00123"></a>00123               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a5c08fd897137dce340a7e44f47bb6a64">TSDEV_CC_AAR2</a>:
<a name="l00124"></a>00124               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a83a6114ae54e40982119106f4c9d18b8">TSDEV_CC_AAR3</a>:
<a name="l00125"></a>00125                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(0);
<a name="l00126"></a>00126                   <span class="keywordflow">break</span>;
<a name="l00127"></a>00127               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a6c1858b0208f4438117fb0937b383a0b">TSDEV_CC_DIM0</a>:
<a name="l00128"></a>00128                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[0]);
<a name="l00129"></a>00129                   <span class="keywordflow">break</span>;
<a name="l00130"></a>00130               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ab64a5c87c9da4c3c50f78e60d7c59ca5">TSDEV_CC_DIM1</a>:
<a name="l00131"></a>00131                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[1]);
<a name="l00132"></a>00132                   <span class="keywordflow">break</span>;
<a name="l00133"></a>00133               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a2de38d3c46ddcb34f0c7dab3dea32294">TSDEV_CC_DIM2</a>:
<a name="l00134"></a>00134                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[2]);
<a name="l00135"></a>00135                   <span class="keywordflow">break</span>;
<a name="l00136"></a>00136               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a0897672d9003de416562a52013bacf20">TSDEV_CC_DIM3</a>:
<a name="l00137"></a>00137                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[3]);
<a name="l00138"></a>00138                   <span class="keywordflow">break</span>;
<a name="l00139"></a>00139               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a438d4d54b82379481e158d67b3af5b39">TSDEV_CC_DIR0</a>:
<a name="l00140"></a>00140                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[0]);
<a name="l00141"></a>00141                   <span class="keywordflow">break</span>;
<a name="l00142"></a>00142               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a542fe8ad6e83c1d8f4aab8594d7f9e0f">TSDEV_CC_DIR1</a>:
<a name="l00143"></a>00143                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[1]);
<a name="l00144"></a>00144                   <span class="keywordflow">break</span>;
<a name="l00145"></a>00145               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a0da6be1c580c7f2c90d13f33604fa323">TSDEV_CC_DIR2</a>:
<a name="l00146"></a>00146                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[2]);
<a name="l00147"></a>00147                   <span class="keywordflow">break</span>;
<a name="l00148"></a>00148               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a788c75457f2b62556a16032d1a53a115">TSDEV_CC_DIR3</a>:
<a name="l00149"></a>00149                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[3]);
<a name="l00150"></a>00150                   <span class="keywordflow">break</span>;
<a name="l00151"></a>00151               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a8f7cd16bb2d062507ab14c6b46fad573">TSDEV_CC_DRIR</a>:
<a name="l00152"></a>00152                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a>);
<a name="l00153"></a>00153                   <span class="keywordflow">break</span>;
<a name="l00154"></a>00154               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a12b87c3060787160a9e37cec8674c808">TSDEV_CC_PRBEN</a>:
<a name="l00155"></a>00155                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_PRBEN not implemented\n&quot;</span>);
<a name="l00156"></a>00156                   <span class="keywordflow">break</span>;
<a name="l00157"></a>00157               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#af49fbaa38dd8014d1505728ff2e9ca50">TSDEV_CC_IIC0</a>:
<a name="l00158"></a>00158               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a66336b2cea24c760ee21d723da197da7">TSDEV_CC_IIC1</a>:
<a name="l00159"></a>00159               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ac116452d6d608a10809d03394ec997bf">TSDEV_CC_IIC2</a>:
<a name="l00160"></a>00160               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ab55a624807c05aedd557d65a8a4d1a57">TSDEV_CC_IIC3</a>:
<a name="l00161"></a>00161                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_IICx not implemented\n&quot;</span>);
<a name="l00162"></a>00162                   <span class="keywordflow">break</span>;
<a name="l00163"></a>00163               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ac67179d1da07bd581f4953d187f0268b">TSDEV_CC_MPR0</a>:
<a name="l00164"></a>00164               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a23c0acbf862c445a0c8d88c2b198cf69">TSDEV_CC_MPR1</a>:
<a name="l00165"></a>00165               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a8b2169d96ff4137b5b8e604b87249403">TSDEV_CC_MPR2</a>:
<a name="l00166"></a>00166               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a2963992c4cc4237f1cfccdb300ab9dba">TSDEV_CC_MPR3</a>:
<a name="l00167"></a>00167                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_MPRx not implemented\n&quot;</span>);
<a name="l00168"></a>00168                   <span class="keywordflow">break</span>;
<a name="l00169"></a>00169               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aa0c95d6ac73be8fef1c728ea1ea79dd8">TSDEV_CC_IPIR</a>:
<a name="l00170"></a>00170                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a>);
<a name="l00171"></a>00171                   <span class="keywordflow">break</span>;
<a name="l00172"></a>00172               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a4bb7dc55e7652b56474f73a0441f54d5">TSDEV_CC_ITIR</a>:
<a name="l00173"></a>00173                   pkt-&gt;<a class="code" href="classPacket.html#a64d947d8dd285398050238bf26c1d8d2">set</a>(<a class="code" href="classTsunamiCChip.html#ad115b62dbebcd51ee67d3110a1b143c6">itint</a>);
<a name="l00174"></a>00174                   <span class="keywordflow">break</span>;
<a name="l00175"></a>00175               <span class="keywordflow">default</span>:
<a name="l00176"></a>00176                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;default in cchip read reached, accessing 0x%x\n&quot;</span>);
<a name="l00177"></a>00177            } <span class="comment">// uint64_t</span>
<a name="l00178"></a>00178 
<a name="l00179"></a>00179       <span class="keywordflow">break</span>;
<a name="l00180"></a>00180       <span class="keywordflow">case</span> <span class="keyword">sizeof</span>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>):
<a name="l00181"></a>00181       <span class="keywordflow">case</span> <span class="keyword">sizeof</span>(uint16_t):
<a name="l00182"></a>00182       <span class="keywordflow">case</span> <span class="keyword">sizeof</span>(uint8_t):
<a name="l00183"></a>00183       <span class="keywordflow">default</span>:
<a name="l00184"></a>00184         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;invalid access size(?) for tsunami register!\n&quot;</span>);
<a name="l00185"></a>00185     }
<a name="l00186"></a>00186     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;Tsunami CChip: read  regnum=%#x size=%d data=%lld\n&quot;</span>,
<a name="l00187"></a>00187             regnum, pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>(), pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;());
<a name="l00188"></a>00188 
<a name="l00189"></a>00189     pkt-&gt;<a class="code" href="classPacket.html#ad664e704f09d6bb5c116573721034ebd">makeAtomicResponse</a>();
<a name="l00190"></a>00190     <span class="keywordflow">return</span> <a class="code" href="classBasicPioDevice.html#ac8e969635a78ab9ab123904ccca434cc">pioDelay</a>;
<a name="l00191"></a>00191 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1f4571959aa97b26452f6accc79abffe"></a><!-- doxytag: member="TsunamiCChip::reqIPI" ref="a1f4571959aa97b26452f6accc79abffe" args="(uint64_t ipreq)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void reqIPI </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>ipreq</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>request an interrupt be posted to the CPU. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>ipreq</em>&nbsp;</td><td>the cpu number to interrupt(bitvector) </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00425"></a>00425 {
<a name="l00426"></a>00426     <span class="keywordtype">int</span> numcpus = <a class="code" href="classPioDevice.html#a8ae37465ba84acfef6af3e9b9e6dbbd5">sys</a>-&gt;<a class="code" href="classSystem.html#a19840a204c4d6f67b45a07073e8b41df">threadContexts</a>.size();
<a name="l00427"></a>00427     assert(numcpus &lt;= <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>);
<a name="l00428"></a>00428 
<a name="l00429"></a>00429     <span class="keywordflow">if</span> (ipreq) {
<a name="l00430"></a>00430         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> cpunum=0; cpunum &lt; numcpus; cpunum++) {
<a name="l00431"></a>00431             <span class="comment">// Check each cpu bit</span>
<a name="l00432"></a>00432             uint64_t cpumask = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; cpunum;
<a name="l00433"></a>00433             <span class="keywordflow">if</span> (ipreq &amp; cpumask) {
<a name="l00434"></a>00434                 <span class="comment">// Check if there is already an ipi (bits 8:11)</span>
<a name="l00435"></a>00435                 <span class="keywordflow">if</span> (!(<a class="code" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a> &amp; cpumask)) {
<a name="l00436"></a>00436                     <a class="code" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a>  |= cpumask;
<a name="l00437"></a>00437                     <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa6e4c477d43213ac8c5adc393174e293">post</a>(cpunum, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca11505da41aee172a0c93fd2783b608a6">TheISA::INTLEVEL_IRQ3</a>, 0);
<a name="l00438"></a>00438                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(IPI, <span class="stringliteral">&quot;send IPI cpu=%d\n&quot;</span>, cpunum);
<a name="l00439"></a>00439                 }
<a name="l00440"></a>00440                 <span class="keywordflow">else</span>
<a name="l00441"></a>00441                     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;post IPI for CPU=%d, but IPI already\n&quot;</span>, cpunum);
<a name="l00442"></a>00442             }
<a name="l00443"></a>00443         }
<a name="l00444"></a>00444     }
<a name="l00445"></a>00445     <span class="keywordflow">else</span>
<a name="l00446"></a>00446         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Big IPI Request, but not processors indicated\n&quot;</span>);
<a name="l00447"></a>00447 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a53e036786d17361be4c7320d39c99b84"></a><!-- doxytag: member="TsunamiCChip::serialize" ref="a53e036786d17361be4c7320d39c99b84" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Serialize this object to the given output stream. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>os</em>&nbsp;</td><td>The stream to serialize to. </td></tr>
  </table>
  </dd>
</dl>

<p><a class="el" href="classSerializable.html#ad6272f80ae37e8331e3969b3f072a801">Serializable</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00512"></a>00512 {
<a name="l00513"></a>00513     <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>, <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>);
<a name="l00514"></a>00514     <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>, <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>);
<a name="l00515"></a>00515     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a>);
<a name="l00516"></a>00516     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#ad115b62dbebcd51ee67d3110a1b143c6">itint</a>);
<a name="l00517"></a>00517     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a>);
<a name="l00518"></a>00518 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af22e5d6d660b97db37003ac61ac4ee49"></a><!-- doxytag: member="TsunamiCChip::unserialize" ref="af22e5d6d660b97db37003ac61ac4ee49" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reconstruct the state of this object from a checkpoint. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em><a class="el" href="namespacecp.html">cp</a></em>&nbsp;</td><td>The checkpoint use. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>section</em>&nbsp;</td><td>The section name of this object </td></tr>
  </table>
  </dd>
</dl>

<p><a class="el" href="classSerializable.html#af100c4e9feabf3cd918619c88c718387">Serializable</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00522"></a>00522 {
<a name="l00523"></a>00523     <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>, <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>);
<a name="l00524"></a>00524     <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>, <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>);
<a name="l00525"></a>00525     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a>);
<a name="l00526"></a>00526     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#ad115b62dbebcd51ee67d3110a1b143c6">itint</a>);
<a name="l00527"></a>00527     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a>);
<a name="l00528"></a>00528 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4cefab464e72b5dd42c003a0a4341802"></a><!-- doxytag: member="TsunamiCChip::write" ref="a4cefab464e72b5dd42c003a0a4341802" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pure virtual function that the device must implement. Called when a write command is recieved by the port. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html">Packet</a> describing this request </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>戻り値:</b></dt><dd>number of ticks it took to complete </dd></dl>

<p><a class="el" href="classPioDevice.html#afe8371668d023bb2516b286e5e399b6f">PioDevice</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00195"></a>00195 {
<a name="l00196"></a>00196     assert(pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>() &gt;= <a class="code" href="classBasicPioDevice.html#afa7a5450c2bc6f73bc056050c9177193">pioAddr</a> &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>() &lt; <a class="code" href="classBasicPioDevice.html#afa7a5450c2bc6f73bc056050c9177193">pioAddr</a> + <a class="code" href="classBasicPioDevice.html#a390529fe683187c290621e1822e0d5d1">pioSize</a>);
<a name="l00197"></a>00197     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> daddr = pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>() - <a class="code" href="classBasicPioDevice.html#afa7a5450c2bc6f73bc056050c9177193">pioAddr</a>;
<a name="l00198"></a>00198     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> regnum = (pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>() - <a class="code" href="classBasicPioDevice.html#afa7a5450c2bc6f73bc056050c9177193">pioAddr</a>) &gt;&gt; 6 ;
<a name="l00199"></a>00199 
<a name="l00200"></a>00200 
<a name="l00201"></a>00201     assert(pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>() == <span class="keyword">sizeof</span>(uint64_t));
<a name="l00202"></a>00202 
<a name="l00203"></a>00203     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;write - addr=%#x value=%#x\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>(), pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;());
<a name="l00204"></a>00204 
<a name="l00205"></a>00205     <span class="keywordtype">bool</span> supportedWrite = <span class="keyword">false</span>;
<a name="l00206"></a>00206 
<a name="l00207"></a>00207 
<a name="l00208"></a>00208     <span class="keywordflow">if</span> (daddr &amp; <a class="code" href="tsunamireg_8h.html#a2d27d46817a348d2a02200ac7e40498c">TSDEV_CC_BDIMS</a>)
<a name="l00209"></a>00209     {
<a name="l00210"></a>00210         <span class="keywordtype">int</span> number = (daddr &gt;&gt; 4) &amp; 0x3F;
<a name="l00211"></a>00211 
<a name="l00212"></a>00212         uint64_t bitvector;
<a name="l00213"></a>00213         uint64_t olddim;
<a name="l00214"></a>00214         uint64_t olddir;
<a name="l00215"></a>00215 
<a name="l00216"></a>00216         olddim = <a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[number];
<a name="l00217"></a>00217         olddir = <a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[number];
<a name="l00218"></a>00218         <a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[number] = pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;();
<a name="l00219"></a>00219         <a class="code" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[number] = <a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[number] &amp; <a class="code" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a>;
<a name="l00220"></a>00220         <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a> = 0; <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a> &lt; <a class="code" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>; <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>++)
<a name="l00221"></a>00221         {
<a name="l00222"></a>00222             bitvector = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>;
<a name="l00223"></a>00223             <span class="comment">// Figure out which bits have changed</span>
<a name="l00224"></a>00224             <span class="keywordflow">if</span> ((<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[number] &amp; bitvector) != (olddim &amp; bitvector))
<a name="l00225"></a>00225             {
<a name="l00226"></a>00226                 <span class="comment">// The bit is now set and it wasn&apos;t before (set)</span>
<a name="l00227"></a>00227                 <span class="keywordflow">if</span>((<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[number] &amp; bitvector) &amp;&amp; (dir[number] &amp; bitvector))
<a name="l00228"></a>00228                 {
<a name="l00229"></a>00229                     <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa6e4c477d43213ac8c5adc393174e293">post</a>(number, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6">TheISA::INTLEVEL_IRQ1</a>, <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>);
<a name="l00230"></a>00230                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;dim write resulting in posting dir&quot;</span>
<a name="l00231"></a>00231                             <span class="stringliteral">&quot; interrupt to cpu %d\n&quot;</span>, number);
<a name="l00232"></a>00232                 }
<a name="l00233"></a>00233                 <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((olddir &amp; bitvector) &amp;&amp;
<a name="l00234"></a>00234                         !(dir[number] &amp; bitvector))
<a name="l00235"></a>00235                 {
<a name="l00236"></a>00236                     <span class="comment">// The bit was set and now its now clear and</span>
<a name="l00237"></a>00237                     <span class="comment">// we were interrupting on that bit before</span>
<a name="l00238"></a>00238                     <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a82089f360a335ee396b89d844c278968">clear</a>(number, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6">TheISA::INTLEVEL_IRQ1</a>, <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>);
<a name="l00239"></a>00239                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;dim write resulting in clear&quot;</span>
<a name="l00240"></a>00240                             <span class="stringliteral">&quot; dir interrupt to cpu %d\n&quot;</span>, number);
<a name="l00241"></a>00241 
<a name="l00242"></a>00242                 }
<a name="l00243"></a>00243 
<a name="l00244"></a>00244 
<a name="l00245"></a>00245             }
<a name="l00246"></a>00246         }
<a name="l00247"></a>00247     } <span class="keywordflow">else</span> {
<a name="l00248"></a>00248         <span class="keywordflow">switch</span>(regnum) {
<a name="l00249"></a>00249           <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a38b168a57489a88e5f0caa709ed36032">TSDEV_CC_CSR</a>:
<a name="l00250"></a>00250               <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_CSR write\n&quot;</span>);
<a name="l00251"></a>00251           <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a64b2bd22ad14fafc3b0b1d8750e798d0">TSDEV_CC_MTR</a>:
<a name="l00252"></a>00252               <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_MTR write not implemented\n&quot;</span>);
<a name="l00253"></a>00253           <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aff71981425aaed8e988feb530f06b75b">TSDEV_CC_MISC</a>:
<a name="l00254"></a>00254             uint64_t ipreq;
<a name="l00255"></a>00255             ipreq = (pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;() &gt;&gt; 12) &amp; 0xF;
<a name="l00256"></a>00256             <span class="comment">//If it is bit 12-15, this is an IPI post</span>
<a name="l00257"></a>00257             <span class="keywordflow">if</span> (ipreq) {
<a name="l00258"></a>00258                 <a class="code" href="classTsunamiCChip.html#a1f4571959aa97b26452f6accc79abffe">reqIPI</a>(ipreq);
<a name="l00259"></a>00259                 supportedWrite = <span class="keyword">true</span>;
<a name="l00260"></a>00260             }
<a name="l00261"></a>00261 
<a name="l00262"></a>00262             <span class="comment">//If it is bit 8-11, this is an IPI clear</span>
<a name="l00263"></a>00263             uint64_t ipintr;
<a name="l00264"></a>00264             ipintr = (pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;() &gt;&gt; 8) &amp; 0xF;
<a name="l00265"></a>00265             <span class="keywordflow">if</span> (ipintr) {
<a name="l00266"></a>00266                 <a class="code" href="classTsunamiCChip.html#ad463cf06091847c5eef7aba24419eee0">clearIPI</a>(ipintr);
<a name="l00267"></a>00267                 supportedWrite = <span class="keyword">true</span>;
<a name="l00268"></a>00268             }
<a name="l00269"></a>00269 
<a name="l00270"></a>00270             <span class="comment">//If it is the 4-7th bit, clear the RTC interrupt</span>
<a name="l00271"></a>00271             uint64_t itintr;
<a name="l00272"></a>00272               itintr = (pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;() &gt;&gt; 4) &amp; 0xF;
<a name="l00273"></a>00273             <span class="keywordflow">if</span> (itintr) {
<a name="l00274"></a>00274                   <a class="code" href="classTsunamiCChip.html#a1bc328d0acc40e7f79412b5b3c9b9395">clearITI</a>(itintr);
<a name="l00275"></a>00275                 supportedWrite = <span class="keyword">true</span>;
<a name="l00276"></a>00276             }
<a name="l00277"></a>00277 
<a name="l00278"></a>00278               <span class="comment">// ignore NXMs</span>
<a name="l00279"></a>00279               <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;() &amp; 0x10000000)
<a name="l00280"></a>00280                   supportedWrite = <span class="keyword">true</span>;
<a name="l00281"></a>00281 
<a name="l00282"></a>00282             <span class="keywordflow">if</span>(!supportedWrite)
<a name="l00283"></a>00283                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_MISC write not implemented\n&quot;</span>);
<a name="l00284"></a>00284 
<a name="l00285"></a>00285             <span class="keywordflow">break</span>;
<a name="l00286"></a>00286             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a9fc1adf454c5b8e4973b9660fda43bd6">TSDEV_CC_AAR0</a>:
<a name="l00287"></a>00287             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aaf557e35e249b87b0d7a11fc022c118a">TSDEV_CC_AAR1</a>:
<a name="l00288"></a>00288             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a5c08fd897137dce340a7e44f47bb6a64">TSDEV_CC_AAR2</a>:
<a name="l00289"></a>00289             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a83a6114ae54e40982119106f4c9d18b8">TSDEV_CC_AAR3</a>:
<a name="l00290"></a>00290                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_AARx write not implemeted\n&quot;</span>);
<a name="l00291"></a>00291             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a6c1858b0208f4438117fb0937b383a0b">TSDEV_CC_DIM0</a>:
<a name="l00292"></a>00292             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ab64a5c87c9da4c3c50f78e60d7c59ca5">TSDEV_CC_DIM1</a>:
<a name="l00293"></a>00293             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a2de38d3c46ddcb34f0c7dab3dea32294">TSDEV_CC_DIM2</a>:
<a name="l00294"></a>00294             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a0897672d9003de416562a52013bacf20">TSDEV_CC_DIM3</a>:
<a name="l00295"></a>00295                 <span class="keywordtype">int</span> number;
<a name="l00296"></a>00296                 <span class="keywordflow">if</span>(regnum == <a class="code" href="tsunamireg_8h.html#a6c1858b0208f4438117fb0937b383a0b">TSDEV_CC_DIM0</a>)
<a name="l00297"></a>00297                     number = 0;
<a name="l00298"></a>00298                 <span class="keywordflow">else</span> <span class="keywordflow">if</span>(regnum == <a class="code" href="tsunamireg_8h.html#ab64a5c87c9da4c3c50f78e60d7c59ca5">TSDEV_CC_DIM1</a>)
<a name="l00299"></a>00299                     number = 1;
<a name="l00300"></a>00300                 <span class="keywordflow">else</span> <span class="keywordflow">if</span>(regnum == <a class="code" href="tsunamireg_8h.html#a2de38d3c46ddcb34f0c7dab3dea32294">TSDEV_CC_DIM2</a>)
<a name="l00301"></a>00301                     number = 2;
<a name="l00302"></a>00302                 <span class="keywordflow">else</span>
<a name="l00303"></a>00303                     number = 3;
<a name="l00304"></a>00304 
<a name="l00305"></a>00305                 uint64_t bitvector;
<a name="l00306"></a>00306                 uint64_t olddim;
<a name="l00307"></a>00307                 uint64_t olddir;
<a name="l00308"></a>00308 
<a name="l00309"></a>00309                 olddim = <a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[number];
<a name="l00310"></a>00310                 olddir = dir[number];
<a name="l00311"></a>00311                 <a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[number] = pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;();
<a name="l00312"></a>00312                 dir[number] = <a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[number] &amp; drir;
<a name="l00313"></a>00313                 <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a> = 0; <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a> &lt; 64; <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>++)
<a name="l00314"></a>00314                 {
<a name="l00315"></a>00315                     bitvector = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>;
<a name="l00316"></a>00316                     <span class="comment">// Figure out which bits have changed</span>
<a name="l00317"></a>00317                     <span class="keywordflow">if</span> ((<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[number] &amp; bitvector) != (olddim &amp; bitvector))
<a name="l00318"></a>00318                     {
<a name="l00319"></a>00319                         <span class="comment">// The bit is now set and it wasn&apos;t before (set)</span>
<a name="l00320"></a>00320                         <span class="keywordflow">if</span>((<a class="code" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[number] &amp; bitvector) &amp;&amp; (dir[number] &amp; bitvector))
<a name="l00321"></a>00321                         {
<a name="l00322"></a>00322                           <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa6e4c477d43213ac8c5adc393174e293">post</a>(number, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6">TheISA::INTLEVEL_IRQ1</a>, <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>);
<a name="l00323"></a>00323                           <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;posting dir interrupt to cpu 0\n&quot;</span>);
<a name="l00324"></a>00324                         }
<a name="l00325"></a>00325                         <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((olddir &amp; bitvector) &amp;&amp;
<a name="l00326"></a>00326                                 !(dir[number] &amp; bitvector))
<a name="l00327"></a>00327                         {
<a name="l00328"></a>00328                             <span class="comment">// The bit was set and now its now clear and</span>
<a name="l00329"></a>00329                             <span class="comment">// we were interrupting on that bit before</span>
<a name="l00330"></a>00330                             <a class="code" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a82089f360a335ee396b89d844c278968">clear</a>(number, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6">TheISA::INTLEVEL_IRQ1</a>, <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>);
<a name="l00331"></a>00331                           <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html">Tsunami</a>, <span class="stringliteral">&quot;dim write resulting in clear&quot;</span>
<a name="l00332"></a>00332                                     <span class="stringliteral">&quot; dir interrupt to cpu %d\n&quot;</span>,
<a name="l00333"></a>00333                                     <a class="code" href="namespaceX86ISA.html#ab5f9a01fc40e47853ae9551b008afcbd">x</a>);
<a name="l00334"></a>00334 
<a name="l00335"></a>00335                         }
<a name="l00336"></a>00336 
<a name="l00337"></a>00337 
<a name="l00338"></a>00338                     }
<a name="l00339"></a>00339                 }
<a name="l00340"></a>00340                 <span class="keywordflow">break</span>;
<a name="l00341"></a>00341             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a438d4d54b82379481e158d67b3af5b39">TSDEV_CC_DIR0</a>:
<a name="l00342"></a>00342             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a542fe8ad6e83c1d8f4aab8594d7f9e0f">TSDEV_CC_DIR1</a>:
<a name="l00343"></a>00343             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a0da6be1c580c7f2c90d13f33604fa323">TSDEV_CC_DIR2</a>:
<a name="l00344"></a>00344             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a788c75457f2b62556a16032d1a53a115">TSDEV_CC_DIR3</a>:
<a name="l00345"></a>00345                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_DIR write not implemented\n&quot;</span>);
<a name="l00346"></a>00346             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a8f7cd16bb2d062507ab14c6b46fad573">TSDEV_CC_DRIR</a>:
<a name="l00347"></a>00347                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_DRIR write not implemented\n&quot;</span>);
<a name="l00348"></a>00348             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a12b87c3060787160a9e37cec8674c808">TSDEV_CC_PRBEN</a>:
<a name="l00349"></a>00349                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_PRBEN write not implemented\n&quot;</span>);
<a name="l00350"></a>00350             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#af49fbaa38dd8014d1505728ff2e9ca50">TSDEV_CC_IIC0</a>:
<a name="l00351"></a>00351             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a66336b2cea24c760ee21d723da197da7">TSDEV_CC_IIC1</a>:
<a name="l00352"></a>00352             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ac116452d6d608a10809d03394ec997bf">TSDEV_CC_IIC2</a>:
<a name="l00353"></a>00353             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ab55a624807c05aedd557d65a8a4d1a57">TSDEV_CC_IIC3</a>:
<a name="l00354"></a>00354                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_IICx write not implemented\n&quot;</span>);
<a name="l00355"></a>00355             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ac67179d1da07bd581f4953d187f0268b">TSDEV_CC_MPR0</a>:
<a name="l00356"></a>00356             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a23c0acbf862c445a0c8d88c2b198cf69">TSDEV_CC_MPR1</a>:
<a name="l00357"></a>00357             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a8b2169d96ff4137b5b8e604b87249403">TSDEV_CC_MPR2</a>:
<a name="l00358"></a>00358             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a2963992c4cc4237f1cfccdb300ab9dba">TSDEV_CC_MPR3</a>:
<a name="l00359"></a>00359                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_MPRx write not implemented\n&quot;</span>);
<a name="l00360"></a>00360             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aa0c95d6ac73be8fef1c728ea1ea79dd8">TSDEV_CC_IPIR</a>:
<a name="l00361"></a>00361                 <a class="code" href="classTsunamiCChip.html#ad463cf06091847c5eef7aba24419eee0">clearIPI</a>(pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;());
<a name="l00362"></a>00362                 <span class="keywordflow">break</span>;
<a name="l00363"></a>00363             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a4bb7dc55e7652b56474f73a0441f54d5">TSDEV_CC_ITIR</a>:
<a name="l00364"></a>00364                 <a class="code" href="classTsunamiCChip.html#a1bc328d0acc40e7f79412b5b3c9b9395">clearITI</a>(pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;());
<a name="l00365"></a>00365                 <span class="keywordflow">break</span>;
<a name="l00366"></a>00366             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ac10c063692c29050993443aea2659c86">TSDEV_CC_IPIQ</a>:
<a name="l00367"></a>00367                 <a class="code" href="classTsunamiCChip.html#a1f4571959aa97b26452f6accc79abffe">reqIPI</a>(pkt-&gt;<a class="code" href="classPacket.html#af6ea056c8af82f08af9fd0d857967f9b">get</a>&lt;uint64_t&gt;());
<a name="l00368"></a>00368                 <span class="keywordflow">break</span>;
<a name="l00369"></a>00369             <span class="keywordflow">default</span>:
<a name="l00370"></a>00370               <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;default in cchip read reached, accessing 0x%x\n&quot;</span>);
<a name="l00371"></a>00371         }  <span class="comment">// swtich(regnum)</span>
<a name="l00372"></a>00372     } <span class="comment">// not BIG_TSUNAMI write</span>
<a name="l00373"></a>00373     pkt-&gt;<a class="code" href="classPacket.html#ad664e704f09d6bb5c116573721034ebd">makeAtomicResponse</a>();
<a name="l00374"></a>00374     <span class="keywordflow">return</span> <a class="code" href="classBasicPioDevice.html#ac8e969635a78ab9ab123904ccca434cc">pioDelay</a>;
<a name="l00375"></a>00375 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="ad791aec1b6c30bc2e0d2a6e2016ea3ba"></a><!-- doxytag: member="TsunamiCChip::dim" ref="ad791aec1b6c30bc2e0d2a6e2016ea3ba" args="[Tsunami::Max_CPUs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classTsunamiCChip.html#ad791aec1b6c30bc2e0d2a6e2016ea3ba">dim</a>[<a class="el" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The dims are device interrupt mask registers. One exists for each CPU, the DRIR X DIM = DIR </p>

</div>
</div>
<a class="anchor" id="a41f0c570ffaf676a652c72cca47f743a"></a><!-- doxytag: member="TsunamiCChip::dir" ref="a41f0c570ffaf676a652c72cca47f743a" args="[Tsunami::Max_CPUs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classTsunamiCChip.html#a41f0c570ffaf676a652c72cca47f743a">dir</a>[<a class="el" href="classTsunami.html#ab15ce4af0fe2c47746a30bafa34ced51">Tsunami::Max_CPUs</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The dirs are device interrupt registers. One exists for each CPU, the DRIR X DIM = DIR </p>

</div>
</div>
<a class="anchor" id="aa506ee56b76eeb7c0ffa0112c07799e7"></a><!-- doxytag: member="TsunamiCChip::drir" ref="aa506ee56b76eeb7c0ffa0112c07799e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classTsunamiCChip.html#aa506ee56b76eeb7c0ffa0112c07799e7">drir</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This register contains bits for each PCI interrupt that can occur. </p>

</div>
</div>
<a class="anchor" id="aa814845b1fc114b393e125f86d7dc57e"></a><!-- doxytag: member="TsunamiCChip::ipint" ref="aa814845b1fc114b393e125f86d7dc57e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classTsunamiCChip.html#aa814845b1fc114b393e125f86d7dc57e">ipint</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Indicator of which CPUs have an IPI interrupt </p>

</div>
</div>
<a class="anchor" id="ad115b62dbebcd51ee67d3110a1b143c6"></a><!-- doxytag: member="TsunamiCChip::itint" ref="ad115b62dbebcd51ee67d3110a1b143c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classTsunamiCChip.html#ad115b62dbebcd51ee67d3110a1b143c6">itint</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Indicator of which CPUs have an RTC interrupt </p>

</div>
</div>
<a class="anchor" id="aa178467f241f875a068722413f62ec20"></a><!-- doxytag: member="TsunamiCChip::tsunami" ref="aa178467f241f875a068722413f62ec20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTsunami.html">Tsunami</a>* <a class="el" href="classTsunamiCChip.html#aa178467f241f875a068722413f62ec20">tsunami</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>pointer to the tsunami object. This is our access to all the other tsunami devices. </p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>dev/alpha/<a class="el" href="tsunami__cchip_8hh_source.html">tsunami_cchip.hh</a></li>
<li>dev/alpha/<a class="el" href="tsunami__cchip_8cc.html">tsunami_cchip.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
