    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; blue
blue__0__DR EQU CYREG_GPIO_PRT2_DR
blue__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
blue__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
blue__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
blue__0__HSIOM_MASK EQU 0x00F00000
blue__0__HSIOM_SHIFT EQU 20
blue__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
blue__0__INTR EQU CYREG_GPIO_PRT2_INTR
blue__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
blue__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
blue__0__MASK EQU 0x20
blue__0__PC EQU CYREG_GPIO_PRT2_PC
blue__0__PC2 EQU CYREG_GPIO_PRT2_PC2
blue__0__PORT EQU 2
blue__0__PS EQU CYREG_GPIO_PRT2_PS
blue__0__SHIFT EQU 5
blue__DR EQU CYREG_GPIO_PRT2_DR
blue__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
blue__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
blue__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
blue__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
blue__INTR EQU CYREG_GPIO_PRT2_INTR
blue__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
blue__INTSTAT EQU CYREG_GPIO_PRT2_INTR
blue__MASK EQU 0x20
blue__PC EQU CYREG_GPIO_PRT2_PC
blue__PC2 EQU CYREG_GPIO_PRT2_PC2
blue__PORT EQU 2
blue__PS EQU CYREG_GPIO_PRT2_PS
blue__SHIFT EQU 5

; led0
led0__0__DR EQU CYREG_GPIO_PRT2_DR
led0__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led0__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led0__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
led0__0__HSIOM_MASK EQU 0x000F0000
led0__0__HSIOM_SHIFT EQU 16
led0__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led0__0__INTR EQU CYREG_GPIO_PRT2_INTR
led0__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led0__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led0__0__MASK EQU 0x10
led0__0__PC EQU CYREG_GPIO_PRT2_PC
led0__0__PC2 EQU CYREG_GPIO_PRT2_PC2
led0__0__PORT EQU 2
led0__0__PS EQU CYREG_GPIO_PRT2_PS
led0__0__SHIFT EQU 4
led0__DR EQU CYREG_GPIO_PRT2_DR
led0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led0__INTR EQU CYREG_GPIO_PRT2_INTR
led0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led0__MASK EQU 0x10
led0__PC EQU CYREG_GPIO_PRT2_PC
led0__PC2 EQU CYREG_GPIO_PRT2_PC2
led0__PORT EQU 2
led0__PS EQU CYREG_GPIO_PRT2_PS
led0__SHIFT EQU 4

; led1
led1__0__DR EQU CYREG_GPIO_PRT2_DR
led1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
led1__0__HSIOM_MASK EQU 0x00000F00
led1__0__HSIOM_SHIFT EQU 8
led1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led1__0__INTR EQU CYREG_GPIO_PRT2_INTR
led1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led1__0__MASK EQU 0x04
led1__0__PC EQU CYREG_GPIO_PRT2_PC
led1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
led1__0__PORT EQU 2
led1__0__PS EQU CYREG_GPIO_PRT2_PS
led1__0__SHIFT EQU 2
led1__DR EQU CYREG_GPIO_PRT2_DR
led1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led1__INTR EQU CYREG_GPIO_PRT2_INTR
led1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led1__MASK EQU 0x04
led1__PC EQU CYREG_GPIO_PRT2_PC
led1__PC2 EQU CYREG_GPIO_PRT2_PC2
led1__PORT EQU 2
led1__PS EQU CYREG_GPIO_PRT2_PS
led1__SHIFT EQU 2

; led2
led2__0__DR EQU CYREG_GPIO_PRT2_DR
led2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
led2__0__HSIOM_MASK EQU 0xF0000000
led2__0__HSIOM_SHIFT EQU 28
led2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led2__0__INTR EQU CYREG_GPIO_PRT2_INTR
led2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led2__0__MASK EQU 0x80
led2__0__PC EQU CYREG_GPIO_PRT2_PC
led2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
led2__0__PORT EQU 2
led2__0__PS EQU CYREG_GPIO_PRT2_PS
led2__0__SHIFT EQU 7
led2__DR EQU CYREG_GPIO_PRT2_DR
led2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led2__INTR EQU CYREG_GPIO_PRT2_INTR
led2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led2__MASK EQU 0x80
led2__PC EQU CYREG_GPIO_PRT2_PC
led2__PC2 EQU CYREG_GPIO_PRT2_PC2
led2__PORT EQU 2
led2__PS EQU CYREG_GPIO_PRT2_PS
led2__SHIFT EQU 7

; led3
led3__0__DR EQU CYREG_GPIO_PRT2_DR
led3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
led3__0__HSIOM_MASK EQU 0x0000F000
led3__0__HSIOM_SHIFT EQU 12
led3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led3__0__INTR EQU CYREG_GPIO_PRT2_INTR
led3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led3__0__MASK EQU 0x08
led3__0__PC EQU CYREG_GPIO_PRT2_PC
led3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
led3__0__PORT EQU 2
led3__0__PS EQU CYREG_GPIO_PRT2_PS
led3__0__SHIFT EQU 3
led3__DR EQU CYREG_GPIO_PRT2_DR
led3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led3__INTR EQU CYREG_GPIO_PRT2_INTR
led3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led3__MASK EQU 0x08
led3__PC EQU CYREG_GPIO_PRT2_PC
led3__PC2 EQU CYREG_GPIO_PRT2_PC2
led3__PORT EQU 2
led3__PS EQU CYREG_GPIO_PRT2_PS
led3__SHIFT EQU 3

; led4
led4__0__DR EQU CYREG_GPIO_PRT2_DR
led4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
led4__0__HSIOM_MASK EQU 0x0F000000
led4__0__HSIOM_SHIFT EQU 24
led4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led4__0__INTR EQU CYREG_GPIO_PRT2_INTR
led4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led4__0__MASK EQU 0x40
led4__0__PC EQU CYREG_GPIO_PRT2_PC
led4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
led4__0__PORT EQU 2
led4__0__PS EQU CYREG_GPIO_PRT2_PS
led4__0__SHIFT EQU 6
led4__DR EQU CYREG_GPIO_PRT2_DR
led4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led4__INTR EQU CYREG_GPIO_PRT2_INTR
led4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led4__MASK EQU 0x40
led4__PC EQU CYREG_GPIO_PRT2_PC
led4__PC2 EQU CYREG_GPIO_PRT2_PC2
led4__PORT EQU 2
led4__PS EQU CYREG_GPIO_PRT2_PS
led4__SHIFT EQU 6

; uart_rx
uart_rx__0__DR EQU CYREG_GPIO_PRT0_DR
uart_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
uart_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
uart_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
uart_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
uart_rx__0__HSIOM_GPIO EQU 0
uart_rx__0__HSIOM_I2C EQU 14
uart_rx__0__HSIOM_I2C_SCL EQU 14
uart_rx__0__HSIOM_MASK EQU 0x000F0000
uart_rx__0__HSIOM_SHIFT EQU 16
uart_rx__0__HSIOM_SPI EQU 15
uart_rx__0__HSIOM_SPI_MOSI EQU 15
uart_rx__0__HSIOM_UART EQU 9
uart_rx__0__HSIOM_UART_RX EQU 9
uart_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
uart_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
uart_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
uart_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
uart_rx__0__MASK EQU 0x10
uart_rx__0__PC EQU CYREG_GPIO_PRT0_PC
uart_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
uart_rx__0__PORT EQU 0
uart_rx__0__PS EQU CYREG_GPIO_PRT0_PS
uart_rx__0__SHIFT EQU 4
uart_rx__DR EQU CYREG_GPIO_PRT0_DR
uart_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
uart_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
uart_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
uart_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
uart_rx__INTR EQU CYREG_GPIO_PRT0_INTR
uart_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
uart_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
uart_rx__MASK EQU 0x10
uart_rx__PC EQU CYREG_GPIO_PRT0_PC
uart_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
uart_rx__PORT EQU 0
uart_rx__PS EQU CYREG_GPIO_PRT0_PS
uart_rx__SHIFT EQU 4

; uart_SCB
uart_SCB__CTRL EQU CYREG_SCB1_CTRL
uart_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
uart_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
uart_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
uart_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
uart_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
uart_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
uart_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
uart_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
uart_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
uart_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
uart_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
uart_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
uart_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
uart_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
uart_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
uart_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
uart_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
uart_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
uart_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
uart_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
uart_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
uart_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
uart_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
uart_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
uart_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
uart_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
uart_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
uart_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
uart_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
uart_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
uart_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
uart_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
uart_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
uart_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
uart_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
uart_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
uart_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
uart_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
uart_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
uart_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
uart_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
uart_SCB__INTR_M EQU CYREG_SCB1_INTR_M
uart_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
uart_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
uart_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
uart_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
uart_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
uart_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
uart_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
uart_SCB__INTR_S EQU CYREG_SCB1_INTR_S
uart_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
uart_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
uart_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
uart_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
uart_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
uart_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
uart_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
uart_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
uart_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
uart_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
uart_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
uart_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
uart_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
uart_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
uart_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
uart_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
uart_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
uart_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
uart_SCB__SS0_POSISTION EQU 0
uart_SCB__SS1_POSISTION EQU 1
uart_SCB__SS2_POSISTION EQU 2
uart_SCB__SS3_POSISTION EQU 3
uart_SCB__STATUS EQU CYREG_SCB1_STATUS
uart_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
uart_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
uart_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
uart_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
uart_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
uart_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
uart_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
uart_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
uart_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; uart_SCBCLK
uart_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
uart_SCBCLK__DIV_ID EQU 0x00000041
uart_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
uart_SCBCLK__PA_DIV_ID EQU 0x000000FF

; uart_tx
uart_tx__0__DR EQU CYREG_GPIO_PRT0_DR
uart_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
uart_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
uart_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
uart_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
uart_tx__0__HSIOM_GPIO EQU 0
uart_tx__0__HSIOM_I2C EQU 14
uart_tx__0__HSIOM_I2C_SDA EQU 14
uart_tx__0__HSIOM_MASK EQU 0x00F00000
uart_tx__0__HSIOM_SHIFT EQU 20
uart_tx__0__HSIOM_SPI EQU 15
uart_tx__0__HSIOM_SPI_MISO EQU 15
uart_tx__0__HSIOM_UART EQU 9
uart_tx__0__HSIOM_UART_TX EQU 9
uart_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
uart_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
uart_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
uart_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
uart_tx__0__MASK EQU 0x20
uart_tx__0__PC EQU CYREG_GPIO_PRT0_PC
uart_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
uart_tx__0__PORT EQU 0
uart_tx__0__PS EQU CYREG_GPIO_PRT0_PS
uart_tx__0__SHIFT EQU 5
uart_tx__DR EQU CYREG_GPIO_PRT0_DR
uart_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
uart_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
uart_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
uart_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
uart_tx__INTR EQU CYREG_GPIO_PRT0_INTR
uart_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
uart_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
uart_tx__MASK EQU 0x20
uart_tx__PC EQU CYREG_GPIO_PRT0_PC
uart_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
uart_tx__PORT EQU 0
uart_tx__PS EQU CYREG_GPIO_PRT0_PS
uart_tx__SHIFT EQU 5

; capsense_Cmod
capsense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
capsense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
capsense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
capsense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
capsense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
capsense_Cmod__0__HSIOM_MASK EQU 0x000000F0
capsense_Cmod__0__HSIOM_SHIFT EQU 4
capsense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__0__MASK EQU 0x02
capsense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
capsense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
capsense_Cmod__0__PORT EQU 4
capsense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
capsense_Cmod__0__SHIFT EQU 1
capsense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
capsense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
capsense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
capsense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
capsense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__Cmod__MASK EQU 0x02
capsense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
capsense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
capsense_Cmod__Cmod__PORT EQU 4
capsense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
capsense_Cmod__Cmod__SHIFT EQU 1
capsense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
capsense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
capsense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
capsense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
capsense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__MASK EQU 0x02
capsense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
capsense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
capsense_Cmod__PORT EQU 4
capsense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
capsense_Cmod__SHIFT EQU 1

; capsense_CSD
capsense_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
capsense_CSD__CMOD_PAD EQU 1
capsense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
capsense_CSD__CSD_INTR EQU CYREG_CSD_INTR
capsense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
capsense_CSD__CSD_NUMBER EQU 0
capsense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
capsense_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
capsense_CSD__CSH_TANK_PAD EQU 2
capsense_CSD__CSHIELD_PAD EQU 4
capsense_CSD__DEDICATED_IO EQU capsense_CSD__CSHIELD_PAD
capsense_CSD__HSCMP EQU CYREG_CSD_HSCMP
capsense_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
capsense_CSD__REFGEN EQU CYREG_CSD_REFGEN
capsense_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
capsense_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
capsense_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
capsense_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
capsense_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
capsense_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
capsense_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
capsense_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
capsense_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
capsense_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
capsense_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
capsense_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
capsense_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
capsense_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
capsense_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
capsense_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
capsense_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
capsense_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
capsense_CSD__SW_RES EQU CYREG_CSD_SW_RES
capsense_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL

; capsense_IDACComp
capsense_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
capsense_IDACComp__IDAC EQU CYREG_CSD_IDACB
capsense_IDACComp__POSITION EQU 1

; capsense_IDACMod
capsense_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
capsense_IDACMod__IDAC EQU CYREG_CSD_IDACA
capsense_IDACMod__POSITION EQU 0

; capsense_ISR
capsense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
capsense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
capsense_ISR__INTC_MASK EQU 0x400
capsense_ISR__INTC_NUMBER EQU 10
capsense_ISR__INTC_PRIOR_MASK EQU 0xC00000
capsense_ISR__INTC_PRIOR_NUM EQU 3
capsense_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
capsense_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
capsense_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; capsense_ModClk
capsense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
capsense_ModClk__DIV_ID EQU 0x00000040
capsense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
capsense_ModClk__PA_DIV_ID EQU 0x000000FF

; capsense_Sns
capsense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
capsense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
capsense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
capsense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
capsense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
capsense_Sns__0__HSIOM_MASK EQU 0x0000000F
capsense_Sns__0__HSIOM_SHIFT EQU 0
capsense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
capsense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
capsense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
capsense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
capsense_Sns__0__MASK EQU 0x01
capsense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
capsense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
capsense_Sns__0__PORT EQU 2
capsense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
capsense_Sns__0__SHIFT EQU 0
capsense_Sns__1__DR EQU CYREG_GPIO_PRT0_DR
capsense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
capsense_Sns__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
capsense_Sns__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
capsense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
capsense_Sns__1__HSIOM_MASK EQU 0x0F000000
capsense_Sns__1__HSIOM_SHIFT EQU 24
capsense_Sns__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__1__INTR EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__1__MASK EQU 0x40
capsense_Sns__1__PC EQU CYREG_GPIO_PRT0_PC
capsense_Sns__1__PC2 EQU CYREG_GPIO_PRT0_PC2
capsense_Sns__1__PORT EQU 0
capsense_Sns__1__PS EQU CYREG_GPIO_PRT0_PS
capsense_Sns__1__SHIFT EQU 6
capsense_Sns__2__DR EQU CYREG_GPIO_PRT0_DR
capsense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
capsense_Sns__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
capsense_Sns__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
capsense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
capsense_Sns__2__HSIOM_MASK EQU 0x0000F000
capsense_Sns__2__HSIOM_SHIFT EQU 12
capsense_Sns__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__2__INTR EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__2__MASK EQU 0x08
capsense_Sns__2__PC EQU CYREG_GPIO_PRT0_PC
capsense_Sns__2__PC2 EQU CYREG_GPIO_PRT0_PC2
capsense_Sns__2__PORT EQU 0
capsense_Sns__2__PS EQU CYREG_GPIO_PRT0_PS
capsense_Sns__2__SHIFT EQU 3
capsense_Sns__3__DR EQU CYREG_GPIO_PRT0_DR
capsense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
capsense_Sns__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
capsense_Sns__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
capsense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
capsense_Sns__3__HSIOM_MASK EQU 0x00000F00
capsense_Sns__3__HSIOM_SHIFT EQU 8
capsense_Sns__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__3__INTR EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__3__MASK EQU 0x04
capsense_Sns__3__PC EQU CYREG_GPIO_PRT0_PC
capsense_Sns__3__PC2 EQU CYREG_GPIO_PRT0_PC2
capsense_Sns__3__PORT EQU 0
capsense_Sns__3__PS EQU CYREG_GPIO_PRT0_PS
capsense_Sns__3__SHIFT EQU 2
capsense_Sns__4__DR EQU CYREG_GPIO_PRT0_DR
capsense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
capsense_Sns__4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
capsense_Sns__4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
capsense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
capsense_Sns__4__HSIOM_MASK EQU 0x000000F0
capsense_Sns__4__HSIOM_SHIFT EQU 4
capsense_Sns__4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__4__INTR EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__4__MASK EQU 0x02
capsense_Sns__4__PC EQU CYREG_GPIO_PRT0_PC
capsense_Sns__4__PC2 EQU CYREG_GPIO_PRT0_PC2
capsense_Sns__4__PORT EQU 0
capsense_Sns__4__PS EQU CYREG_GPIO_PRT0_PS
capsense_Sns__4__SHIFT EQU 1
capsense_Sns__LinearSlider0_Sns0__DR EQU CYREG_GPIO_PRT2_DR
capsense_Sns__LinearSlider0_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
capsense_Sns__LinearSlider0_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
capsense_Sns__LinearSlider0_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
capsense_Sns__LinearSlider0_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
capsense_Sns__LinearSlider0_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
capsense_Sns__LinearSlider0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
capsense_Sns__LinearSlider0_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
capsense_Sns__LinearSlider0_Sns0__MASK EQU 0x01
capsense_Sns__LinearSlider0_Sns0__PC EQU CYREG_GPIO_PRT2_PC
capsense_Sns__LinearSlider0_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
capsense_Sns__LinearSlider0_Sns0__PORT EQU 2
capsense_Sns__LinearSlider0_Sns0__PS EQU CYREG_GPIO_PRT2_PS
capsense_Sns__LinearSlider0_Sns0__SHIFT EQU 0
capsense_Sns__LinearSlider0_Sns1__DR EQU CYREG_GPIO_PRT0_DR
capsense_Sns__LinearSlider0_Sns1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
capsense_Sns__LinearSlider0_Sns1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
capsense_Sns__LinearSlider0_Sns1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
capsense_Sns__LinearSlider0_Sns1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__LinearSlider0_Sns1__INTR EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__LinearSlider0_Sns1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__LinearSlider0_Sns1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__LinearSlider0_Sns1__MASK EQU 0x40
capsense_Sns__LinearSlider0_Sns1__PC EQU CYREG_GPIO_PRT0_PC
capsense_Sns__LinearSlider0_Sns1__PC2 EQU CYREG_GPIO_PRT0_PC2
capsense_Sns__LinearSlider0_Sns1__PORT EQU 0
capsense_Sns__LinearSlider0_Sns1__PS EQU CYREG_GPIO_PRT0_PS
capsense_Sns__LinearSlider0_Sns1__SHIFT EQU 6
capsense_Sns__LinearSlider0_Sns2__DR EQU CYREG_GPIO_PRT0_DR
capsense_Sns__LinearSlider0_Sns2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
capsense_Sns__LinearSlider0_Sns2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
capsense_Sns__LinearSlider0_Sns2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
capsense_Sns__LinearSlider0_Sns2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__LinearSlider0_Sns2__INTR EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__LinearSlider0_Sns2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__LinearSlider0_Sns2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__LinearSlider0_Sns2__MASK EQU 0x08
capsense_Sns__LinearSlider0_Sns2__PC EQU CYREG_GPIO_PRT0_PC
capsense_Sns__LinearSlider0_Sns2__PC2 EQU CYREG_GPIO_PRT0_PC2
capsense_Sns__LinearSlider0_Sns2__PORT EQU 0
capsense_Sns__LinearSlider0_Sns2__PS EQU CYREG_GPIO_PRT0_PS
capsense_Sns__LinearSlider0_Sns2__SHIFT EQU 3
capsense_Sns__LinearSlider0_Sns3__DR EQU CYREG_GPIO_PRT0_DR
capsense_Sns__LinearSlider0_Sns3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
capsense_Sns__LinearSlider0_Sns3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
capsense_Sns__LinearSlider0_Sns3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
capsense_Sns__LinearSlider0_Sns3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__LinearSlider0_Sns3__INTR EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__LinearSlider0_Sns3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__LinearSlider0_Sns3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__LinearSlider0_Sns3__MASK EQU 0x04
capsense_Sns__LinearSlider0_Sns3__PC EQU CYREG_GPIO_PRT0_PC
capsense_Sns__LinearSlider0_Sns3__PC2 EQU CYREG_GPIO_PRT0_PC2
capsense_Sns__LinearSlider0_Sns3__PORT EQU 0
capsense_Sns__LinearSlider0_Sns3__PS EQU CYREG_GPIO_PRT0_PS
capsense_Sns__LinearSlider0_Sns3__SHIFT EQU 2
capsense_Sns__LinearSlider0_Sns4__DR EQU CYREG_GPIO_PRT0_DR
capsense_Sns__LinearSlider0_Sns4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
capsense_Sns__LinearSlider0_Sns4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
capsense_Sns__LinearSlider0_Sns4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
capsense_Sns__LinearSlider0_Sns4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__LinearSlider0_Sns4__INTR EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__LinearSlider0_Sns4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
capsense_Sns__LinearSlider0_Sns4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
capsense_Sns__LinearSlider0_Sns4__MASK EQU 0x02
capsense_Sns__LinearSlider0_Sns4__PC EQU CYREG_GPIO_PRT0_PC
capsense_Sns__LinearSlider0_Sns4__PC2 EQU CYREG_GPIO_PRT0_PC2
capsense_Sns__LinearSlider0_Sns4__PORT EQU 0
capsense_Sns__LinearSlider0_Sns4__PS EQU CYREG_GPIO_PRT0_PS
capsense_Sns__LinearSlider0_Sns4__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x190111A9
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4J
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4J_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
