// Seed: 2798668671
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  input id_2;
  input id_1;
  assign id_3 = 1'h0;
  logic id_5 = 1 & id_3;
  assign id_3 = 1;
  reg id_6;
  assign id_3[1] = 1'b0;
  reg id_7;
  assign id_6 = 1'b0;
  assign id_7 = id_6;
  assign id_6 = 1;
  assign id_3 = 1 - 1'b0;
  always @(posedge id_2 or posedge 1) begin
    id_7 <= 1;
  end
  generate
    for (id_8 = id_1; id_4; id_3 = 1 + 1) begin : id_9
      assign id_6 = id_7;
      assign id_9 = id_9 + id_2 & id_7;
    end
  endgenerate
endmodule
