// Seed: 1985468753
module module_0 (
    output tri1 id_0,
    input  wand id_1,
    input  tri  id_2
);
  assign id_0 = 1 == (id_2);
  wire id_4;
  wire id_5;
  always assert (1'b0);
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input tri id_4,
    output supply1 id_5,
    input tri0 id_6
);
  assign id_5 = id_3;
  assign id_5 = id_6;
  module_0(
      id_0, id_1, id_6
  );
  if (1) wire id_8;
endmodule
