#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 30 18:00:20 2019
# Process ID: 4324
# Current directory: D:/Xilinx/hw/lab6/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent55864 D:\Xilinx\hw\lab6\CPU\CPU.xpr
# Log file: D:/Xilinx/hw/lab6/CPU/vivado.log
# Journal file: D:/Xilinx/hw/lab6/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/hw/lab6/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 747.504 ; gain = 168.480
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B03AA
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
[Thu May 30 18:06:01 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
launch_runs impl_1
[Thu May 30 18:07:40 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Thu May 30 18:10:00 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May 30 18:12:32 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
[Thu May 30 18:23:28 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
launch_runs impl_1
[Thu May 30 18:24:54 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May 30 18:26:55 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
[Thu May 30 18:33:57 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
launch_runs impl_1
[Thu May 30 18:35:22 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May 30 18:37:39 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {D:/Xilinx/hw/lab6/CPU/end.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/hw/lab6/CPU/end.coe' provided. It will be converted relative to IP Instance files '../../../../end.coe'
generate_target all [get_files  D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs  dist_mem_gen_0_synth_1
[Thu May 30 19:38:23 2019] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1

launch_runs synth_1
[Thu May 30 19:39:08 2019] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/dist_mem_gen_0_synth_1/runme.log
[Thu May 30 19:39:08 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
launch_runs impl_1
[Thu May 30 19:40:45 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May 30 19:42:47 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 30 21:05:29 2019...
