sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
16.922466
instruction cache misses l2

  l2 cache instruction misses                                 3865000

