<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Video\NBvideo\impl\gwsynthesis\NBvideo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Video\NBvideo\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 26 12:35:19 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>535</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>526</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>107</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>pixel_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pixel_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">22.332(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Setup</td>
<td>-750.805</td>
<td>107</td>
</tr>
<tr>
<td>pixel_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-24.778</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_9_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>44.378</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-23.546</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_12_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>43.146</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-22.714</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_11_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.314</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-22.376</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_10_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>41.976</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-22.267</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_8_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>41.867</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-22.011</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_12_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>41.611</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-21.858</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_13_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>41.458</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-21.795</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_9_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>41.395</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-21.349</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_13_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>40.949</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-21.040</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_11_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>40.640</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-21.022</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_10_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>40.622</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-20.664</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_5_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>40.264</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-20.407</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_8_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>40.007</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-20.218</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_7_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>39.818</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-19.987</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>39.587</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-19.483</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_6_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>39.083</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-18.771</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_4_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.371</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-18.334</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.934</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-18.327</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_6_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.927</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-17.742</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.342</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-16.215</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_3_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.815</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-15.731</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.331</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-15.117</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.717</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-13.599</td>
<td>h_count_9_s0/Q</td>
<td>memaddr_2_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.199</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-11.937</td>
<td>h_count_9_s0/Q</td>
<td>VIDEOaddr_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.537</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.570</td>
<td>CONFIGREG_1_s0/Q</td>
<td>PXLFORE_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>2</td>
<td>0.570</td>
<td>CONFIGREG_2_s0/Q</td>
<td>PXLFORE_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>3</td>
<td>0.570</td>
<td>CONFIGREG_3_s0/Q</td>
<td>PXLFORE_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>4</td>
<td>0.570</td>
<td>CONFIGREG_5_s0/Q</td>
<td>PXLBACK_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>CONFIGREG_6_s0/Q</td>
<td>PXLBACK_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.573</td>
<td>TVEL_4_s0/Q</td>
<td>EL_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>VIDDAT3_3_s0/Q</td>
<td>VIDDAT3_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>VIDDAT3_5_s0/Q</td>
<td>VIDDAT3_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>VIDDAT2_0_s0/Q</td>
<td>VIDDAT2_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>VIDDAT2_4_s0/Q</td>
<td>VIDDAT2_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>VIDDAT2_6_s0/Q</td>
<td>VIDDAT2_6_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>VIDDAT3_2_s0/Q</td>
<td>VIDDAT3_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>h_count_5_s0/Q</td>
<td>h_count_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.711</td>
<td>SETUPCHAR_3_s0/Q</td>
<td>SETUPCHAR_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>15</td>
<td>0.711</td>
<td>v_count_3_s0/Q</td>
<td>v_count_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>16</td>
<td>0.711</td>
<td>h_count_4_s0/Q</td>
<td>h_count_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>17</td>
<td>0.711</td>
<td>STEP_7_s0/Q</td>
<td>STEP_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.712</td>
<td>VIDEOaddr_2_s0/Q</td>
<td>VIDEOaddr_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>19</td>
<td>0.714</td>
<td>v_count_1_s0/Q</td>
<td>v_count_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>20</td>
<td>0.714</td>
<td>STEP_0_s0/Q</td>
<td>STEP_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>READREGISTER_3_s0/Q</td>
<td>READREGISTER_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>READREGISTER_7_s0/Q</td>
<td>READREGISTER_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>READREGISTER_9_s0/Q</td>
<td>READREGISTER_9_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.836</td>
<td>TVEL_0_s0/Q</td>
<td>EL_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>25</td>
<td>0.836</td>
<td>TVEL_3_s0/Q</td>
<td>EL_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>STEP_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>STEP_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>STEP_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>TVRAM_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>TVOFFS_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>TVDEP_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>VIDDAT2_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>ReadREGs_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>PXLOUT_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>sRV_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>31.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td>n106253_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.171</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.641</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>34.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][B]</td>
<td>n106254_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>35.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.053</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>n1088_s/I1</td>
</tr>
<tr>
<td>36.603</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">n1088_s/COUT</td>
</tr>
<tr>
<td>36.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][B]</td>
<td>n1087_s/CIN</td>
</tr>
<tr>
<td>37.166</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">n1087_s/SUM</td>
</tr>
<tr>
<td>39.285</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[3][A]</td>
<td>n2807_s12/I1</td>
</tr>
<tr>
<td>40.384</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C2[3][A]</td>
<td style=" background: #97FFFF;">n2807_s12/F</td>
</tr>
<tr>
<td>41.210</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>n2547_s5/I2</td>
</tr>
<tr>
<td>42.242</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">n2547_s5/F</td>
</tr>
<tr>
<td>43.377</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[3][B]</td>
<td>n2547_s3/I3</td>
</tr>
<tr>
<td>44.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[3][B]</td>
<td style=" background: #97FFFF;">n2547_s3/F</td>
</tr>
<tr>
<td>44.978</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>n2547_s0/I3</td>
</tr>
<tr>
<td>45.604</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">n2547_s0/F</td>
</tr>
<tr>
<td>45.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" font-weight:bold;">VIDEOaddr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>VIDEOaddr_9_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>VIDEOaddr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.922, 47.145%; route: 22.997, 51.822%; tC2Q: 0.458, 1.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>31.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td>n106253_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.171</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.641</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>34.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][B]</td>
<td>n106254_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>34.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>34.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][A]</td>
<td>n106254_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>34.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>n106254_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>35.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.184</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>n1086_s/I1</td>
</tr>
<tr>
<td>36.734</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">n1086_s/COUT</td>
</tr>
<tr>
<td>36.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td>n1085_s/CIN</td>
</tr>
<tr>
<td>36.791</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">n1085_s/COUT</td>
</tr>
<tr>
<td>36.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td>n1084_s/CIN</td>
</tr>
<tr>
<td>37.354</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">n1084_s/SUM</td>
</tr>
<tr>
<td>38.807</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>n2544_s1/I1</td>
</tr>
<tr>
<td>39.629</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">n2544_s1/F</td>
</tr>
<tr>
<td>41.407</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>n2804_s8/I3</td>
</tr>
<tr>
<td>42.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">n2804_s8/F</td>
</tr>
<tr>
<td>42.445</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>n2804_s5/I3</td>
</tr>
<tr>
<td>43.544</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">n2804_s5/F</td>
</tr>
<tr>
<td>43.549</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>n2804_s4/I0</td>
</tr>
<tr>
<td>44.371</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">n2804_s4/F</td>
</tr>
<tr>
<td>44.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">memaddr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>memaddr_12_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>memaddr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.485, 49.797%; route: 21.202, 49.141%; tC2Q: 0.458, 1.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>31.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td>n106253_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.171</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.641</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>34.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][B]</td>
<td>n106254_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>34.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>34.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][A]</td>
<td>n106254_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>34.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>n106254_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>35.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.184</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>n1086_s/I1</td>
</tr>
<tr>
<td>36.734</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">n1086_s/COUT</td>
</tr>
<tr>
<td>36.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td>n1085_s/CIN</td>
</tr>
<tr>
<td>37.297</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">n1085_s/SUM</td>
</tr>
<tr>
<td>38.767</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>n2545_s10/I1</td>
</tr>
<tr>
<td>39.393</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n2545_s10/F</td>
</tr>
<tr>
<td>40.852</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>n2545_s2/I2</td>
</tr>
<tr>
<td>41.951</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">n2545_s2/F</td>
</tr>
<tr>
<td>42.441</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>n2545_s0/I2</td>
</tr>
<tr>
<td>43.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">n2545_s0/F</td>
</tr>
<tr>
<td>43.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>VIDEOaddr_11_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>VIDEOaddr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.477, 48.393%; route: 21.379, 50.524%; tC2Q: 0.458, 1.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>31.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td>n106253_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.171</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.641</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>34.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][B]</td>
<td>n106254_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>35.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.053</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>n1088_s/I1</td>
</tr>
<tr>
<td>36.603</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">n1088_s/COUT</td>
</tr>
<tr>
<td>36.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][B]</td>
<td>n1087_s/CIN</td>
</tr>
<tr>
<td>36.660</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">n1087_s/COUT</td>
</tr>
<tr>
<td>36.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>n1086_s/CIN</td>
</tr>
<tr>
<td>37.223</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">n1086_s/SUM</td>
</tr>
<tr>
<td>38.852</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>n2546_s12/I1</td>
</tr>
<tr>
<td>39.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">n2546_s12/F</td>
</tr>
<tr>
<td>40.858</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>n2546_s4/I3</td>
</tr>
<tr>
<td>41.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">n2546_s4/F</td>
</tr>
<tr>
<td>42.380</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>n2546_s0/I3</td>
</tr>
<tr>
<td>43.202</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" background: #97FFFF;">n2546_s0/F</td>
</tr>
<tr>
<td>43.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>VIDEOaddr_10_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>VIDEOaddr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.482, 48.794%; route: 21.036, 50.114%; tC2Q: 0.458, 1.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.114</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.249</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[1][B]</td>
<td>n106254_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.294</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>34.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>34.857</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>35.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>n1089_s/I1</td>
</tr>
<tr>
<td>36.212</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">n1089_s/COUT</td>
</tr>
<tr>
<td>36.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>n1088_s/CIN</td>
</tr>
<tr>
<td>36.775</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">n1088_s/SUM</td>
</tr>
<tr>
<td>38.393</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>n2548_s6/I1</td>
</tr>
<tr>
<td>39.492</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">n2548_s6/F</td>
</tr>
<tr>
<td>39.987</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>n2808_s7/I0</td>
</tr>
<tr>
<td>41.019</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">n2808_s7/F</td>
</tr>
<tr>
<td>41.994</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>n2808_s4/I2</td>
</tr>
<tr>
<td>43.093</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">n2808_s4/F</td>
</tr>
<tr>
<td>43.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" font-weight:bold;">memaddr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>memaddr_8_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>memaddr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.712, 49.471%; route: 20.697, 49.434%; tC2Q: 0.458, 1.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>31.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td>n106253_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.171</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.641</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>34.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][B]</td>
<td>n106254_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>34.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>34.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][A]</td>
<td>n106254_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>34.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>n106254_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>35.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.184</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>n1086_s/I1</td>
</tr>
<tr>
<td>36.734</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">n1086_s/COUT</td>
</tr>
<tr>
<td>36.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td>n1085_s/CIN</td>
</tr>
<tr>
<td>36.791</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">n1085_s/COUT</td>
</tr>
<tr>
<td>36.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td>n1084_s/CIN</td>
</tr>
<tr>
<td>37.354</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">n1084_s/SUM</td>
</tr>
<tr>
<td>38.807</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>n2544_s1/I1</td>
</tr>
<tr>
<td>39.629</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">n2544_s1/F</td>
</tr>
<tr>
<td>41.738</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>n2544_s0/I0</td>
</tr>
<tr>
<td>42.837</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" background: #97FFFF;">n2544_s0/F</td>
</tr>
<tr>
<td>42.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>VIDEOaddr_12_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>VIDEOaddr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.631, 47.177%; route: 21.522, 51.722%; tC2Q: 0.458, 1.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>31.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td>n106253_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.171</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.641</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>34.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][B]</td>
<td>n106254_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>34.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>34.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][A]</td>
<td>n106254_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>34.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>n106254_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>35.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.184</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>n1086_s/I1</td>
</tr>
<tr>
<td>36.734</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">n1086_s/COUT</td>
</tr>
<tr>
<td>36.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td>n1085_s/CIN</td>
</tr>
<tr>
<td>36.791</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">n1085_s/COUT</td>
</tr>
<tr>
<td>36.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td>n1084_s/CIN</td>
</tr>
<tr>
<td>36.848</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">n1084_s/COUT</td>
</tr>
<tr>
<td>36.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[0][B]</td>
<td>n1083_s/CIN</td>
</tr>
<tr>
<td>37.411</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">n1083_s/SUM</td>
</tr>
<tr>
<td>39.525</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>n2543_s3/I1</td>
</tr>
<tr>
<td>40.347</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" background: #97FFFF;">n2543_s3/F</td>
</tr>
<tr>
<td>41.652</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>n2543_s0/I2</td>
</tr>
<tr>
<td>42.684</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" background: #97FFFF;">n2543_s0/F</td>
</tr>
<tr>
<td>42.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>VIDEOaddr_13_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>VIDEOaddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.621, 47.327%; route: 21.379, 51.567%; tC2Q: 0.458, 1.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>31.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td>n106253_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.171</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.641</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>34.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][B]</td>
<td>n106254_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>35.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.053</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>n1088_s/I1</td>
</tr>
<tr>
<td>36.603</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">n1088_s/COUT</td>
</tr>
<tr>
<td>36.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][B]</td>
<td>n1087_s/CIN</td>
</tr>
<tr>
<td>37.166</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">n1087_s/SUM</td>
</tr>
<tr>
<td>39.285</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[3][A]</td>
<td>n2807_s12/I1</td>
</tr>
<tr>
<td>40.384</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C2[3][A]</td>
<td style=" background: #97FFFF;">n2807_s12/F</td>
</tr>
<tr>
<td>40.879</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[3][A]</td>
<td>n2807_s6/I1</td>
</tr>
<tr>
<td>41.505</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[3][A]</td>
<td style=" background: #97FFFF;">n2807_s6/F</td>
</tr>
<tr>
<td>41.995</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>n2807_s4/I2</td>
</tr>
<tr>
<td>42.621</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">n2807_s4/F</td>
</tr>
<tr>
<td>42.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">memaddr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>memaddr_9_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>memaddr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.890, 48.049%; route: 21.047, 50.844%; tC2Q: 0.458, 1.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>31.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td>n106253_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.171</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.641</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>34.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][B]</td>
<td>n106254_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>34.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>34.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][A]</td>
<td>n106254_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>34.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>n106254_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>35.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.184</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>n1086_s/I1</td>
</tr>
<tr>
<td>36.734</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">n1086_s/COUT</td>
</tr>
<tr>
<td>36.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td>n1085_s/CIN</td>
</tr>
<tr>
<td>36.791</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">n1085_s/COUT</td>
</tr>
<tr>
<td>36.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td>n1084_s/CIN</td>
</tr>
<tr>
<td>36.848</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">n1084_s/COUT</td>
</tr>
<tr>
<td>36.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[0][B]</td>
<td>n1083_s/CIN</td>
</tr>
<tr>
<td>37.411</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">n1083_s/SUM</td>
</tr>
<tr>
<td>39.205</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>n2803_s7/I1</td>
</tr>
<tr>
<td>40.304</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n2803_s7/F</td>
</tr>
<tr>
<td>40.309</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>n2803_s5/I0</td>
</tr>
<tr>
<td>40.934</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">n2803_s5/F</td>
</tr>
<tr>
<td>41.353</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>n2803_s4/I0</td>
</tr>
<tr>
<td>42.175</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n2803_s4/F</td>
</tr>
<tr>
<td>42.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">memaddr_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>memaddr_13_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>memaddr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.313, 49.605%; route: 20.178, 49.275%; tC2Q: 0.458, 1.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>31.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td>n106253_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.171</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.641</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>34.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][B]</td>
<td>n106254_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>34.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>34.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][A]</td>
<td>n106254_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>34.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>n106254_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>35.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.184</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>n1086_s/I1</td>
</tr>
<tr>
<td>36.734</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">n1086_s/COUT</td>
</tr>
<tr>
<td>36.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td>n1085_s/CIN</td>
</tr>
<tr>
<td>37.297</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">n1085_s/SUM</td>
</tr>
<tr>
<td>38.767</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>n2545_s10/I1</td>
</tr>
<tr>
<td>39.393</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n2545_s10/F</td>
</tr>
<tr>
<td>40.203</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>n2805_s6/I1</td>
</tr>
<tr>
<td>41.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">n2805_s6/F</td>
</tr>
<tr>
<td>41.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>n2805_s4/I2</td>
</tr>
<tr>
<td>41.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">n2805_s4/F</td>
</tr>
<tr>
<td>41.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" font-weight:bold;">memaddr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>memaddr_11_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>memaddr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.937, 49.057%; route: 20.245, 49.815%; tC2Q: 0.458, 1.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>31.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td>n106253_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.171</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.641</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>34.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][B]</td>
<td>n106254_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>35.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.053</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>n1088_s/I1</td>
</tr>
<tr>
<td>36.603</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">n1088_s/COUT</td>
</tr>
<tr>
<td>36.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][B]</td>
<td>n1087_s/CIN</td>
</tr>
<tr>
<td>36.660</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">n1087_s/COUT</td>
</tr>
<tr>
<td>36.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>n1086_s/CIN</td>
</tr>
<tr>
<td>37.223</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">n1086_s/SUM</td>
</tr>
<tr>
<td>39.336</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>n2806_s6/I1</td>
</tr>
<tr>
<td>40.397</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">n2806_s6/F</td>
</tr>
<tr>
<td>40.816</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>n2806_s4/I1</td>
</tr>
<tr>
<td>41.848</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n2806_s4/F</td>
</tr>
<tr>
<td>41.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">memaddr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>memaddr_10_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>memaddr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.689, 48.468%; route: 20.475, 50.403%; tC2Q: 0.458, 1.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.144</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>n1076_s/I0</td>
</tr>
<tr>
<td>28.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">n1076_s/COUT</td>
</tr>
<tr>
<td>28.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.752</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>30.057</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>n1075_s/I0</td>
</tr>
<tr>
<td>31.102</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">n1075_s/COUT</td>
</tr>
<tr>
<td>31.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>n106253_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.665</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>32.486</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][B]</td>
<td>n1074_s/I0</td>
</tr>
<tr>
<td>33.214</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" background: #97FFFF;">n1074_s/SUM</td>
</tr>
<tr>
<td>34.001</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1092_s/I1</td>
</tr>
<tr>
<td>34.551</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1092_s/COUT</td>
</tr>
<tr>
<td>34.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>n1091_s/CIN</td>
</tr>
<tr>
<td>35.114</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n1091_s/SUM</td>
</tr>
<tr>
<td>36.253</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>n2551_s14/I1</td>
</tr>
<tr>
<td>37.075</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">n2551_s14/F</td>
</tr>
<tr>
<td>39.353</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>n2811_s6/I3</td>
</tr>
<tr>
<td>40.385</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">n2811_s6/F</td>
</tr>
<tr>
<td>40.391</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>n2811_s4/I1</td>
</tr>
<tr>
<td>41.490</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">n2811_s4/F</td>
</tr>
<tr>
<td>41.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">memaddr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>memaddr_5_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>memaddr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.441, 48.284%; route: 20.364, 50.578%; tC2Q: 0.458, 1.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.114</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.249</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[1][B]</td>
<td>n106254_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.294</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>34.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>34.857</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>35.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>n1089_s/I1</td>
</tr>
<tr>
<td>36.212</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">n1089_s/COUT</td>
</tr>
<tr>
<td>36.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>n1088_s/CIN</td>
</tr>
<tr>
<td>36.775</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">n1088_s/SUM</td>
</tr>
<tr>
<td>38.393</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>n2548_s6/I1</td>
</tr>
<tr>
<td>39.492</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">n2548_s6/F</td>
</tr>
<tr>
<td>39.503</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>n2548_s2/I2</td>
</tr>
<tr>
<td>40.602</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" background: #97FFFF;">n2548_s2/F</td>
</tr>
<tr>
<td>40.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>n2548_s0/I1</td>
</tr>
<tr>
<td>41.233</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" background: #97FFFF;">n2548_s0/F</td>
</tr>
<tr>
<td>41.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" font-weight:bold;">VIDEOaddr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>VIDEOaddr_8_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>VIDEOaddr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.306, 50.756%; route: 19.243, 48.099%; tC2Q: 0.458, 1.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.114</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.249</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[1][B]</td>
<td>n106254_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.294</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>34.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>34.857</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>35.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>n1089_s/I1</td>
</tr>
<tr>
<td>36.201</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">n1089_s/SUM</td>
</tr>
<tr>
<td>38.643</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>n2809_s6/I1</td>
</tr>
<tr>
<td>39.675</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" background: #97FFFF;">n2809_s6/F</td>
</tr>
<tr>
<td>40.012</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>n2809_s4/I1</td>
</tr>
<tr>
<td>41.044</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">n2809_s4/F</td>
</tr>
<tr>
<td>41.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td style=" font-weight:bold;">memaddr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>memaddr_7_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>memaddr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.972, 47.647%; route: 20.388, 51.202%; tC2Q: 0.458, 1.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>n106251_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.066</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n106251_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.536</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/I0</td>
</tr>
<tr>
<td>28.581</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>n106252_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">n106252_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>n106252_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.506</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>n106253_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.551</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">n106253_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>n106253_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.114</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.249</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[1][B]</td>
<td>n106254_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.294</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td style=" background: #97FFFF;">n106254_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>34.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td>n106254_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>34.857</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>35.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>n1089_s/I1</td>
</tr>
<tr>
<td>36.201</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">n1089_s/SUM</td>
</tr>
<tr>
<td>38.138</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>n2549_s10/I1</td>
</tr>
<tr>
<td>38.940</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">n2549_s10/F</td>
</tr>
<tr>
<td>39.359</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>n2549_s3/I3</td>
</tr>
<tr>
<td>40.181</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">n2549_s3/F</td>
</tr>
<tr>
<td>40.187</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>n2549_s0/I3</td>
</tr>
<tr>
<td>40.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td style=" background: #97FFFF;">n2549_s0/F</td>
</tr>
<tr>
<td>40.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td style=" font-weight:bold;">VIDEOaddr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>VIDEOaddr_7_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>VIDEOaddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.158, 48.395%; route: 19.971, 50.447%; tC2Q: 0.458, 1.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.144</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>n1076_s/I0</td>
</tr>
<tr>
<td>28.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">n1076_s/COUT</td>
</tr>
<tr>
<td>28.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.752</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>30.057</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>n1075_s/I0</td>
</tr>
<tr>
<td>31.102</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">n1075_s/COUT</td>
</tr>
<tr>
<td>31.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>n106253_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.665</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>32.486</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][B]</td>
<td>n1074_s/I0</td>
</tr>
<tr>
<td>33.531</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" background: #97FFFF;">n1074_s/COUT</td>
</tr>
<tr>
<td>33.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[1][A]</td>
<td>n106254_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>34.059</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>34.478</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>n1091_s/I1</td>
</tr>
<tr>
<td>35.028</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n1091_s/COUT</td>
</tr>
<tr>
<td>35.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td>n1090_s/CIN</td>
</tr>
<tr>
<td>35.591</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">n1090_s/SUM</td>
</tr>
<tr>
<td>36.730</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>n2550_s6/I1</td>
</tr>
<tr>
<td>37.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">n2550_s6/F</td>
</tr>
<tr>
<td>38.645</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n2810_s6/I1</td>
</tr>
<tr>
<td>39.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n2810_s6/F</td>
</tr>
<tr>
<td>39.682</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>n2810_s4/I2</td>
</tr>
<tr>
<td>40.308</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" background: #97FFFF;">n2810_s4/F</td>
</tr>
<tr>
<td>40.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">memaddr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>memaddr_6_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>memaddr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.617, 50.194%; route: 19.007, 48.633%; tC2Q: 0.458, 1.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.144</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>n1076_s/I0</td>
</tr>
<tr>
<td>28.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">n1076_s/COUT</td>
</tr>
<tr>
<td>28.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.752</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>30.057</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>n1075_s/I0</td>
</tr>
<tr>
<td>31.102</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">n1075_s/COUT</td>
</tr>
<tr>
<td>31.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>n106253_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.665</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>32.486</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][B]</td>
<td>n1074_s/I0</td>
</tr>
<tr>
<td>33.214</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" background: #97FFFF;">n1074_s/SUM</td>
</tr>
<tr>
<td>34.001</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1092_s/I1</td>
</tr>
<tr>
<td>34.540</td>
<td>0.539</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1092_s/SUM</td>
</tr>
<tr>
<td>37.132</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td>n2812_s6/I1</td>
</tr>
<tr>
<td>37.954</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td style=" background: #97FFFF;">n2812_s6/F</td>
</tr>
<tr>
<td>38.775</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>n2812_s4/I1</td>
</tr>
<tr>
<td>39.597</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">n2812_s4/F</td>
</tr>
<tr>
<td>39.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">memaddr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>memaddr_4_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>memaddr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.558, 45.758%; route: 20.355, 53.047%; tC2Q: 0.458, 1.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.144</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>n1076_s/I0</td>
</tr>
<tr>
<td>28.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">n1076_s/COUT</td>
</tr>
<tr>
<td>28.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.752</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>30.057</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>n1075_s/I0</td>
</tr>
<tr>
<td>31.102</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">n1075_s/COUT</td>
</tr>
<tr>
<td>31.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>n106253_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.665</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>32.486</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][B]</td>
<td>n1074_s/I0</td>
</tr>
<tr>
<td>33.214</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" background: #97FFFF;">n1074_s/SUM</td>
</tr>
<tr>
<td>34.001</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1092_s/I1</td>
</tr>
<tr>
<td>34.551</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1092_s/COUT</td>
</tr>
<tr>
<td>34.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>n1091_s/CIN</td>
</tr>
<tr>
<td>35.114</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n1091_s/SUM</td>
</tr>
<tr>
<td>36.253</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>n2551_s14/I1</td>
</tr>
<tr>
<td>37.075</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">n2551_s14/F</td>
</tr>
<tr>
<td>38.534</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>n2551_s0/I0</td>
</tr>
<tr>
<td>39.160</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">n2551_s0/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>VIDEOaddr_5_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>VIDEOaddr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.936, 47.282%; route: 19.540, 51.509%; tC2Q: 0.458, 1.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.144</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>n1076_s/I0</td>
</tr>
<tr>
<td>28.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">n1076_s/COUT</td>
</tr>
<tr>
<td>28.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.752</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>30.057</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>n1075_s/I0</td>
</tr>
<tr>
<td>31.102</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">n1075_s/COUT</td>
</tr>
<tr>
<td>31.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>n106253_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.665</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>32.486</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][B]</td>
<td>n1074_s/I0</td>
</tr>
<tr>
<td>33.531</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" background: #97FFFF;">n1074_s/COUT</td>
</tr>
<tr>
<td>33.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[1][A]</td>
<td>n106254_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>34.059</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">n106254_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>34.478</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>n1091_s/I1</td>
</tr>
<tr>
<td>35.028</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n1091_s/COUT</td>
</tr>
<tr>
<td>35.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td>n1090_s/CIN</td>
</tr>
<tr>
<td>35.591</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">n1090_s/SUM</td>
</tr>
<tr>
<td>36.730</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>n2550_s6/I1</td>
</tr>
<tr>
<td>37.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">n2550_s6/F</td>
</tr>
<tr>
<td>38.331</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>n2550_s0/I0</td>
</tr>
<tr>
<td>39.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" background: #97FFFF;">n2550_s0/F</td>
</tr>
<tr>
<td>39.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">VIDEOaddr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>VIDEOaddr_6_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>VIDEOaddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.781, 49.519%; route: 18.687, 49.272%; tC2Q: 0.458, 1.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.144</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>n1076_s/I0</td>
</tr>
<tr>
<td>28.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">n1076_s/COUT</td>
</tr>
<tr>
<td>28.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.752</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>30.057</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>n1075_s/I0</td>
</tr>
<tr>
<td>31.102</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">n1075_s/COUT</td>
</tr>
<tr>
<td>31.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>n106253_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.665</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">n106253_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>32.486</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][B]</td>
<td>n1074_s/I0</td>
</tr>
<tr>
<td>33.214</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" background: #97FFFF;">n1074_s/SUM</td>
</tr>
<tr>
<td>34.001</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1092_s/I1</td>
</tr>
<tr>
<td>34.540</td>
<td>0.539</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1092_s/SUM</td>
</tr>
<tr>
<td>35.684</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>n2552_s5/I0</td>
</tr>
<tr>
<td>36.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">n2552_s5/F</td>
</tr>
<tr>
<td>36.512</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>n2552_s1/I3</td>
</tr>
<tr>
<td>37.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">n2552_s1/F</td>
</tr>
<tr>
<td>37.942</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>n2552_s0/I0</td>
</tr>
<tr>
<td>38.568</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" background: #97FFFF;">n2552_s0/F</td>
</tr>
<tr>
<td>38.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>VIDEOaddr_4_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>VIDEOaddr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.988, 48.171%; route: 18.896, 50.602%; tC2Q: 0.458, 1.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.144</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>n1076_s/I0</td>
</tr>
<tr>
<td>28.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">n1076_s/COUT</td>
</tr>
<tr>
<td>28.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.752</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>30.057</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>n1075_s/I0</td>
</tr>
<tr>
<td>30.785</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">n1075_s/SUM</td>
</tr>
<tr>
<td>31.572</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1093_s/I1</td>
</tr>
<tr>
<td>32.111</td>
<td>0.539</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1093_s/SUM</td>
</tr>
<tr>
<td>33.735</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td>n2813_s8/I1</td>
</tr>
<tr>
<td>34.557</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td style=" background: #97FFFF;">n2813_s8/F</td>
</tr>
<tr>
<td>34.562</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>n2813_s5/I1</td>
</tr>
<tr>
<td>35.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td style=" background: #97FFFF;">n2813_s5/F</td>
</tr>
<tr>
<td>36.415</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>n2813_s4/I0</td>
</tr>
<tr>
<td>37.041</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" background: #97FFFF;">n2813_s4/F</td>
</tr>
<tr>
<td>37.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">memaddr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>memaddr_3_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>memaddr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.786, 46.868%; route: 18.571, 51.852%; tC2Q: 0.458, 1.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.144</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>n1076_s/I0</td>
</tr>
<tr>
<td>28.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">n1076_s/COUT</td>
</tr>
<tr>
<td>28.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>n106252_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.752</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">n106252_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>30.057</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>n1075_s/I0</td>
</tr>
<tr>
<td>30.785</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">n1075_s/SUM</td>
</tr>
<tr>
<td>31.572</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1093_s/I1</td>
</tr>
<tr>
<td>32.111</td>
<td>0.539</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1093_s/SUM</td>
</tr>
<tr>
<td>33.587</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n2553_s8/I1</td>
</tr>
<tr>
<td>34.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n2553_s8/F</td>
</tr>
<tr>
<td>34.414</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>n2553_s2/I2</td>
</tr>
<tr>
<td>35.039</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">n2553_s2/F</td>
</tr>
<tr>
<td>35.458</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>n2553_s0/I2</td>
</tr>
<tr>
<td>36.557</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">n2553_s0/F</td>
</tr>
<tr>
<td>36.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>VIDEOaddr_3_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>VIDEOaddr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.852, 47.697%; route: 18.021, 51.006%; tC2Q: 0.458, 1.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.144</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>n1076_s/I0</td>
</tr>
<tr>
<td>27.872</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">n1076_s/SUM</td>
</tr>
<tr>
<td>28.658</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1094_s/I1</td>
</tr>
<tr>
<td>29.197</td>
<td>0.539</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1094_s/SUM</td>
</tr>
<tr>
<td>30.651</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>n2814_s7/I0</td>
</tr>
<tr>
<td>31.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">n2814_s7/F</td>
</tr>
<tr>
<td>32.829</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>n2554_s5/I2</td>
</tr>
<tr>
<td>33.861</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">n2554_s5/F</td>
</tr>
<tr>
<td>33.867</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>n2554_s2/I2</td>
</tr>
<tr>
<td>34.492</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">n2554_s2/F</td>
</tr>
<tr>
<td>34.911</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>n2554_s0/I3</td>
</tr>
<tr>
<td>35.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">n2554_s0/F</td>
</tr>
<tr>
<td>35.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>VIDEOaddr_2_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>VIDEOaddr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.419, 47.294%; route: 17.839, 51.386%; tC2Q: 0.458, 1.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n1062_s55/I0</td>
</tr>
<tr>
<td>23.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n1062_s55/F</td>
</tr>
<tr>
<td>24.401</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>n1077_s/I0</td>
</tr>
<tr>
<td>25.446</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n1077_s/COUT</td>
</tr>
<tr>
<td>25.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n106251_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n106251_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.144</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>n1076_s/I0</td>
</tr>
<tr>
<td>27.872</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">n1076_s/SUM</td>
</tr>
<tr>
<td>28.658</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1094_s/I1</td>
</tr>
<tr>
<td>29.197</td>
<td>0.539</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1094_s/SUM</td>
</tr>
<tr>
<td>30.651</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>n2814_s7/I0</td>
</tr>
<tr>
<td>31.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">n2814_s7/F</td>
</tr>
<tr>
<td>32.498</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>n2814_s5/I0</td>
</tr>
<tr>
<td>33.597</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">n2814_s5/F</td>
</tr>
<tr>
<td>33.603</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>n2814_s4/I0</td>
</tr>
<tr>
<td>34.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">n2814_s4/F</td>
</tr>
<tr>
<td>34.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" font-weight:bold;">memaddr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>memaddr_2_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>memaddr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.651, 47.143%; route: 17.090, 51.477%; tC2Q: 0.458, 1.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n655_s5/I1</td>
</tr>
<tr>
<td>3.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n655_s5/F</td>
</tr>
<tr>
<td>4.664</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>n655_s2/I3</td>
</tr>
<tr>
<td>5.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>n680_s31/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">n680_s31/F</td>
</tr>
<tr>
<td>10.133</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>n1062_s110/I1</td>
</tr>
<tr>
<td>11.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">n1062_s110/F</td>
</tr>
<tr>
<td>13.198</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n1062_s102/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n1062_s102/F</td>
</tr>
<tr>
<td>16.585</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n1062_s99/I2</td>
</tr>
<tr>
<td>17.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n1062_s99/F</td>
</tr>
<tr>
<td>18.392</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>n1062_s95/I2</td>
</tr>
<tr>
<td>19.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">n1062_s95/F</td>
</tr>
<tr>
<td>20.654</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2783_s4/I3</td>
</tr>
<tr>
<td>21.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2783_s4/F</td>
</tr>
<tr>
<td>22.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2783_s2/I3</td>
</tr>
<tr>
<td>22.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2783_s2/F</td>
</tr>
<tr>
<td>24.249</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>n1078_s/I0</td>
</tr>
<tr>
<td>25.071</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">n1078_s/F</td>
</tr>
<tr>
<td>25.875</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1096_s/I1</td>
</tr>
<tr>
<td>26.414</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1096_s/SUM</td>
</tr>
<tr>
<td>27.873</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>n2556_s4/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">n2556_s4/F</td>
</tr>
<tr>
<td>30.363</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>n2556_s2/I1</td>
</tr>
<tr>
<td>31.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td style=" background: #97FFFF;">n2556_s2/F</td>
</tr>
<tr>
<td>31.731</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>n2556_s0/I1</td>
</tr>
<tr>
<td>32.763</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td style=" background: #97FFFF;">n2556_s0/F</td>
</tr>
<tr>
<td>32.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>VIDEOaddr_0_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>VIDEOaddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.654, 43.295%; route: 17.425, 55.252%; tC2Q: 0.458, 1.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>CONFIGREG_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">CONFIGREG_1_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">PXLFORE_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>PXLFORE_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>PXLFORE_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>CONFIGREG_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td style=" font-weight:bold;">CONFIGREG_2_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">PXLFORE_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>PXLFORE_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>PXLFORE_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>CONFIGREG_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" font-weight:bold;">CONFIGREG_3_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">PXLFORE_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>PXLFORE_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>PXLFORE_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>CONFIGREG_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">CONFIGREG_5_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">PXLBACK_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>PXLBACK_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>PXLBACK_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>CONFIGREG_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">CONFIGREG_6_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">PXLBACK_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>PXLBACK_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>PXLBACK_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>TVEL_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EL_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>TVEL_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">TVEL_4_s0/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" font-weight:bold;">EL_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>EL_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>EL_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT3_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>VIDDAT3_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">VIDDAT3_3_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>n2882_s1/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" background: #97FFFF;">n2882_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">VIDDAT3_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>VIDDAT3_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>VIDDAT3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT3_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>VIDDAT3_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">VIDDAT3_5_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>n2880_s1/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">n2880_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">VIDDAT3_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>VIDDAT3_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>VIDDAT3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>VIDDAT2_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>n2877_s1/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" background: #97FFFF;">n2877_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>VIDDAT2_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>VIDDAT2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>VIDDAT2_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_4_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>n2873_s1/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">n2873_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>VIDDAT2_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>VIDDAT2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT2_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>VIDDAT2_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">VIDDAT2_6_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>n2871_s1/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">n2871_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">VIDDAT2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>VIDDAT2_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>VIDDAT2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT3_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>VIDDAT3_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">VIDDAT3_2_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>n2883_s1/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">n2883_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">VIDDAT3_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>VIDDAT3_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>VIDDAT3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>h_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">h_count_5_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>n627_s3/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">n627_s3/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">h_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>h_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>h_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>SETUPCHAR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SETUPCHAR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>SETUPCHAR_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">SETUPCHAR_3_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n823_s0/I3</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n823_s0/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">SETUPCHAR_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>SETUPCHAR_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>SETUPCHAR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>v_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">v_count_3_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>n641_s6/I0</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" background: #97FFFF;">n641_s6/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">v_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>v_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>v_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>h_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">h_count_4_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>n628_s3/I0</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">n628_s3/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">h_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>h_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>h_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>STEP_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>STEP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>STEP_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R10C13[1][A]</td>
<td style=" font-weight:bold;">STEP_7_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" font-weight:bold;">STEP_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>STEP_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>STEP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDEOaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>VIDEOaddr_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_2_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>n2554_s0/I1</td>
</tr>
<tr>
<td>1.741</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">n2554_s0/F</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>VIDEOaddr_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>VIDEOaddr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>v_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R10C3[0][A]</td>
<td style=" font-weight:bold;">v_count_1_s0/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>n643_s3/I0</td>
</tr>
<tr>
<td>1.743</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" background: #97FFFF;">n643_s3/F</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" font-weight:bold;">v_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>v_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>v_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>STEP_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>STEP_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>STEP_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">STEP_0_s0/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>n77_s10/I0</td>
</tr>
<tr>
<td>1.743</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">n77_s10/F</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">STEP_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>STEP_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>STEP_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>READREGISTER_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>READREGISTER_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>READREGISTER_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">READREGISTER_3_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td>n719_s/I1</td>
</tr>
<tr>
<td>1.759</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">n719_s/SUM</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">READREGISTER_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>READREGISTER_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>READREGISTER_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>READREGISTER_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>READREGISTER_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>READREGISTER_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">READREGISTER_7_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C12[0][A]</td>
<td>n715_s/I1</td>
</tr>
<tr>
<td>1.759</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">n715_s/SUM</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">READREGISTER_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>READREGISTER_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>READREGISTER_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>READREGISTER_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>READREGISTER_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>READREGISTER_9_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">READREGISTER_9_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>n713_s/I1</td>
</tr>
<tr>
<td>1.759</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n713_s/SUM</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">READREGISTER_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>READREGISTER_9_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>READREGISTER_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>TVEL_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EL_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>TVEL_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">TVEL_0_s0/Q</td>
</tr>
<tr>
<td>1.865</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">EL_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>EL_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>EL_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>TVEL_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EL_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>TVEL_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">TVEL_3_s0/Q</td>
</tr>
<tr>
<td>1.865</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">EL_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>252</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>EL_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>EL_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>STEP_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>STEP_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>STEP_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>STEP_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>STEP_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>STEP_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>STEP_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>STEP_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>STEP_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TVRAM_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>TVRAM_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>TVRAM_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TVOFFS_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>TVOFFS_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>TVOFFS_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TVDEP_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>TVDEP_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>TVDEP_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VIDDAT2_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VIDDAT2_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VIDDAT2_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ReadREGs_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ReadREGs_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ReadREGs_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PXLOUT_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PXLOUT_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PXLOUT_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sRV_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>sRV_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>sRV_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>252</td>
<td>pixel_clk_d</td>
<td>-24.778</td>
<td>0.262</td>
</tr>
<tr>
<td>67</td>
<td>ISTEXT</td>
<td>7.975</td>
<td>2.189</td>
</tr>
<tr>
<td>39</td>
<td>n655_6</td>
<td>-24.778</td>
<td>3.121</td>
</tr>
<tr>
<td>35</td>
<td>ReadREGs</td>
<td>4.222</td>
<td>2.143</td>
</tr>
<tr>
<td>33</td>
<td>n2553_9</td>
<td>-4.607</td>
<td>3.767</td>
</tr>
<tr>
<td>30</td>
<td>n827_5</td>
<td>2.776</td>
<td>2.648</td>
</tr>
<tr>
<td>27</td>
<td>n2702_17</td>
<td>-0.050</td>
<td>2.495</td>
</tr>
<tr>
<td>26</td>
<td>n1006_3</td>
<td>0.609</td>
<td>2.159</td>
</tr>
<tr>
<td>24</td>
<td>n4063_4</td>
<td>9.769</td>
<td>2.175</td>
</tr>
<tr>
<td>24</td>
<td>VIDEOaddr[1]</td>
<td>-2.081</td>
<td>2.144</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C6</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
