
*** Running vivado
    with args -log cnn_dma_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cnn_dma_wrapper.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source cnn_dma_wrapper.tcl -notrace
Command: open_checkpoint {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/impl_1/cnn_dma_wrapper.dcp}

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1419.344 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4629 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1979.988 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1979.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1979.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1979.988 ; gain = 560.645
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenfpga'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenfpga/dfx/ip/dma'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/ip'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.988 ; gain = 0.000
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/impl_1/{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.cache/ip} 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1979.988 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1136d3342

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.672 ; gain = 126.684

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_0[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul0_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_1[18]_i_3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul0_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_2[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul0_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_3[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul0_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_4[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul0_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_5[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul0_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_6[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul0_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_7[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul0_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_0[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul1_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_1[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul1_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_2[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul1_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_3[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul1_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_4[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul1_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_5[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul1_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_6[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul1_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_7[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din0_conv_kern/u_mac_kern/u_mac/mul1_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_0[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul0_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_1[18]_i_2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul0_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_2[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul0_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_3[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul0_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_4[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul0_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_5[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul0_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_6[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul0_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_7[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul0_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_0[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul1_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_1[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul1_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_2[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul1_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_3[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul1_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_4[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul1_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_5[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul1_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_6[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul1_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_7[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din1_conv_kern/u_mac_kern/u_mac/mul1_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_0[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul0_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_1[18]_i_2__0 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul0_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_2[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul0_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_3[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul0_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_4[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul0_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_5[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul0_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_6[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul0_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_7[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul0_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_0[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul1_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_1[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul1_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_2[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul1_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_3[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul1_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_4[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul1_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_5[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul1_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_6[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul1_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_7[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din2_conv_kern/u_mac_kern/u_mac/mul1_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_0[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul0_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_1[18]_i_2__1 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul0_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_2[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul0_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_3[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul0_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_4[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul0_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_5[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul0_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_6[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul0_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_7[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul0_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_0[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul1_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_1[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul1_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_2[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul1_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_3[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul1_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_4[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul1_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_5[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul1_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_6[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul1_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_7[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[0].u_din3_conv_kern/u_mac_kern/u_mac/mul1_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_0[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul0_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_1[18]_i_2__2 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul0_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_2[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul0_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_3[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul0_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_4[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul0_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_5[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul0_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_6[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul0_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_7[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul0_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_0[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul1_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_1[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul1_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_2[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul1_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_3[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul1_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_4[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul1_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_5[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul1_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_6[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul1_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_7[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din0_conv_kern/u_mac_kern/u_mac/mul1_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_0[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul0_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_1[18]_i_2__3 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul0_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_2[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul0_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_3[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul0_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_4[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul0_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_5[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul0_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_6[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul0_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_7[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul0_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_0[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul1_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_1[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul1_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_2[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul1_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_3[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul1_06_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_4[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul1_08_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_5[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul1_10_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_6[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul1_12_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/u_reduction_tree_1/y1_7[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din1_conv_kern/u_mac_kern/u_mac/mul1_14_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_0[18]_i_2__5 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din2_conv_kern/u_mac_kern/u_mac/mul0_00_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_1[18]_i_2__4 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din2_conv_kern/u_mac_kern/u_mac/mul0_02_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_2[18]_i_2__5 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din2_conv_kern/u_mac_kern/u_mac/mul0_04_inst, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din2_conv_kern/u_mac_kern/u_mac/u_reduction_tree_0/y1_3[18]_i_2__5 into driver instance u_cnn_dma_axi/u_mask_maker/u_conv_kern_wrapper_mask/conv_kern[1].u_din2_conv_kern/u_mac_kern/u_mac/mul0_06_inst, which resulted in an inversion of 2 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cde72960

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2380.844 ; gain = 0.129
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 129 cells
INFO: [Opt 31-1021] In phase Retarget, 26653 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a78b9633

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2380.844 ; gain = 0.129
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 33614 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: a2a460bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2380.844 ; gain = 0.129
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 67862 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a2a460bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2380.844 ; gain = 0.129
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a2a460bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2380.844 ; gain = 0.129
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a2a460bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.844 ; gain = 0.129
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 18175 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             129  |                                          26653  |
|  Constant propagation         |               0  |               0  |                                          33614  |
|  Sweep                        |               0  |               0  |                                          67862  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                          18175  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2380.844 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1312a0039

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2380.844 ; gain = 0.129

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 165 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 330
Ending PowerOpt Patch Enables Task | Checksum: 117b71c94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.836 . Memory (MB): peak = 2994.543 ; gain = 0.000
Ending Power Optimization Task | Checksum: 117b71c94

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 2994.543 ; gain = 613.699

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 117b71c94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.543 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2994.543 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d846f224

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2994.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2994.543 ; gain = 1014.555
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2994.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/impl_1/cnn_dma_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file cnn_dma_wrapper_drc_opted.rpt -pb cnn_dma_wrapper_drc_opted.pb -rpx cnn_dma_wrapper_drc_opted.rpx
Command: report_drc -file cnn_dma_wrapper_drc_opted.rpt -pb cnn_dma_wrapper_drc_opted.pb -rpx cnn_dma_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/impl_1/cnn_dma_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2994.543 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[12]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[14]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_ena_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_wr_ena_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_cnn_dma_axi/u_mask_maker/u_ifm_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/ifm_data_addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_ena_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN (net: u_cnn_dma_axi/u_mask_maker/u_bias_blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena) which is driven by a register (u_cnn_dma_axi/u_mask_maker/bias_blk_mem_ena_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_l1_o_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_l1_o_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: u_cnn_dma_axi/u_mask_maker/u_l1_o_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/l1_o_data_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_cnn_dma_axi/u_mask_maker/u_l1_o_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin u_cnn_dma_axi/u_mask_maker/u_l1_o_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: u_cnn_dma_axi/u_mask_maker/u_l1_o_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (u_cnn_dma_axi/u_mask_maker/l1_o_data_addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2994.543 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 65ea7142

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2994.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2994.543 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 307 I/O ports
 while the target  device: 7a200t package: sbg484, contains only 283 available user I/O. The target device has 285 usable I/O pins of which 2 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
ERROR: [Place 30-68] Instance ap_clk_IBUF_BUFG_inst (BUFG) is not placed
ERROR: [Place 30-68] Instance interrupt_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[18]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[19]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[20]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[21]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[22]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[23]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[24]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[25]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[26]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[27]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[28]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[29]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[30]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[31]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARADDR_OBUF[9]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARBURST_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARBURST_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARCACHE_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARCACHE_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARCACHE_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARCACHE_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARID_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARLEN_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARLEN_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARLEN_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARLEN_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARLEN_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARLEN_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARLEN_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARLEN_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARLOCK_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARLOCK_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARPROT_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARPROT_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARPROT_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARQOS_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARQOS_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARQOS_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARQOS_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARREADY_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARREGION_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARREGION_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARREGION_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARREGION_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARSIZE_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARSIZE_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARSIZE_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARUSER_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_ARVALID_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[18]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[19]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[20]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[21]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[22]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[23]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[24]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[25]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[26]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[27]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[28]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[29]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[30]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[31]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance m_axi_AWADDR_OBUF[9]_inst (OBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0150674

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2994.543 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e0150674

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2994.543 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: e0150674

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2994.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 45 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 12:30:26 2023...
