<dec f='llvm/lld/ELF/Config.h' l='274' type='llvm::support::endianness'/>
<use f='llvm/lld/ELF/Target.h' l='241' u='r' c='_ZN3lld3elf6read16EPKv'/>
<use f='llvm/lld/ELF/Target.h' l='245' u='r' c='_ZN3lld3elf6read32EPKv'/>
<use f='llvm/lld/ELF/Target.h' l='249' u='r' c='_ZN3lld3elf6read64EPKv'/>
<use f='llvm/lld/ELF/Target.h' l='253' u='r' c='_ZN3lld3elf7write16EPvt'/>
<use f='llvm/lld/ELF/Target.h' l='257' u='r' c='_ZN3lld3elf7write32EPvj'/>
<use f='llvm/lld/ELF/Target.h' l='261' u='r' c='_ZN3lld3elf7write64EPvm'/>
<offset>8704</offset>
<doc f='llvm/lld/ELF/Config.h' l='273'>// endianness::little if IsLE is true. endianness::big otherwise.</doc>
<use f='llvm/lld/ELF/Arch/Cheri.cpp' l='1073' u='r' c='_ZN3lld3elf27CheriCapTableMappingSection7writeToEPh'/>
<use f='llvm/lld/ELF/Arch/Cheri.cpp' l='1074' u='r' c='_ZN3lld3elf27CheriCapTableMappingSection7writeToEPh'/>
<use f='llvm/lld/ELF/Arch/Cheri.cpp' l='1076' u='r' c='_ZN3lld3elf27CheriCapTableMappingSection7writeToEPh'/>
<use f='llvm/lld/ELF/Arch/Cheri.cpp' l='1078' u='r' c='_ZN3lld3elf27CheriCapTableMappingSection7writeToEPh'/>
<use f='llvm/lld/ELF/Driver.cpp' l='1143' u='w' c='_ZL10setConfigsRN4llvm3opt12InputArgListE'/>
