// Seed: 1427406460
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    output wand id_5
);
  parameter id_7 = 1;
  wire  id_8;
  logic id_9;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output tri id_2,
    input tri0 id_3,
    output wire id_4,
    output logic id_5,
    output uwire id_6,
    output wand id_7
);
  always @(posedge -1 or id_3) for (id_5 = {1, 1}; 1'b0; id_5 = id_3 & (id_0)) id_5 <= id_0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_3,
      id_4
  );
endmodule
