Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  2 20:27:25 2024
| Host         : DESKTOP-1NKR81U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controlador_timing_summary_routed.rpt -pb controlador_timing_summary_routed.pb -rpx controlador_timing_summary_routed.rpx -warn_on_violation
| Design       : controlador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.016        0.000                      0                  113        0.177        0.000                      0                  113        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.016        0.000                      0                  113        0.177        0.000                      0                  113        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.288ns (28.767%)  route 3.189ns (71.233%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  Inst_CPU/divclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDSE (Prop_fdse_C_Q)         0.456     5.600 f  Inst_CPU/divclk_reg[10]/Q
                         net (fo=7, routed)           0.995     6.595    Inst_CPU/divclk_reg_n_0_[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     6.747 f  Inst_CPU/i2c_scl_t_i_7/O
                         net (fo=2, routed)           0.843     7.590    Inst_CPU/i2c_scl_t_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.352     7.942 f  Inst_CPU/i2c_scl_t_i_2/O
                         net (fo=12, routed)          0.644     8.586    Inst_CPU/i2c_scl_t0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.328     8.914 r  Inst_CPU/retardo[14]_i_1/O
                         net (fo=12, routed)          0.707     9.621    Inst_CPU/retardo[14]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  Inst_CPU/retardo_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.844    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  Inst_CPU/retardo_reg[13]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y64         FDRE (Setup_fdre_C_R)       -0.429    14.638    Inst_CPU/retardo_reg[13]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.288ns (28.767%)  route 3.189ns (71.233%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  Inst_CPU/divclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDSE (Prop_fdse_C_Q)         0.456     5.600 f  Inst_CPU/divclk_reg[10]/Q
                         net (fo=7, routed)           0.995     6.595    Inst_CPU/divclk_reg_n_0_[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     6.747 f  Inst_CPU/i2c_scl_t_i_7/O
                         net (fo=2, routed)           0.843     7.590    Inst_CPU/i2c_scl_t_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.352     7.942 f  Inst_CPU/i2c_scl_t_i_2/O
                         net (fo=12, routed)          0.644     8.586    Inst_CPU/i2c_scl_t0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.328     8.914 r  Inst_CPU/retardo[14]_i_1/O
                         net (fo=12, routed)          0.707     9.621    Inst_CPU/retardo[14]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  Inst_CPU/retardo_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.844    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  Inst_CPU/retardo_reg[14]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y64         FDRE (Setup_fdre_C_R)       -0.429    14.638    Inst_CPU/retardo_reg[14]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.288ns (29.695%)  route 3.050ns (70.305%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  Inst_CPU/divclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDSE (Prop_fdse_C_Q)         0.456     5.600 f  Inst_CPU/divclk_reg[10]/Q
                         net (fo=7, routed)           0.995     6.595    Inst_CPU/divclk_reg_n_0_[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     6.747 f  Inst_CPU/i2c_scl_t_i_7/O
                         net (fo=2, routed)           0.843     7.590    Inst_CPU/i2c_scl_t_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.352     7.942 f  Inst_CPU/i2c_scl_t_i_2/O
                         net (fo=12, routed)          0.644     8.586    Inst_CPU/i2c_scl_t0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.328     8.914 r  Inst_CPU/retardo[14]_i_1/O
                         net (fo=12, routed)          0.568     9.481    Inst_CPU/retardo[14]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.844    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[10]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y63         FDRE (Setup_fdre_C_R)       -0.429    14.638    Inst_CPU/retardo_reg[10]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.288ns (29.695%)  route 3.050ns (70.305%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  Inst_CPU/divclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDSE (Prop_fdse_C_Q)         0.456     5.600 f  Inst_CPU/divclk_reg[10]/Q
                         net (fo=7, routed)           0.995     6.595    Inst_CPU/divclk_reg_n_0_[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     6.747 f  Inst_CPU/i2c_scl_t_i_7/O
                         net (fo=2, routed)           0.843     7.590    Inst_CPU/i2c_scl_t_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.352     7.942 f  Inst_CPU/i2c_scl_t_i_2/O
                         net (fo=12, routed)          0.644     8.586    Inst_CPU/i2c_scl_t0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.328     8.914 r  Inst_CPU/retardo[14]_i_1/O
                         net (fo=12, routed)          0.568     9.481    Inst_CPU/retardo[14]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.844    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[11]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y63         FDRE (Setup_fdre_C_R)       -0.429    14.638    Inst_CPU/retardo_reg[11]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.288ns (29.695%)  route 3.050ns (70.305%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  Inst_CPU/divclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDSE (Prop_fdse_C_Q)         0.456     5.600 f  Inst_CPU/divclk_reg[10]/Q
                         net (fo=7, routed)           0.995     6.595    Inst_CPU/divclk_reg_n_0_[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     6.747 f  Inst_CPU/i2c_scl_t_i_7/O
                         net (fo=2, routed)           0.843     7.590    Inst_CPU/i2c_scl_t_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.352     7.942 f  Inst_CPU/i2c_scl_t_i_2/O
                         net (fo=12, routed)          0.644     8.586    Inst_CPU/i2c_scl_t0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.328     8.914 r  Inst_CPU/retardo[14]_i_1/O
                         net (fo=12, routed)          0.568     9.481    Inst_CPU/retardo[14]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.844    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[9]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y63         FDRE (Setup_fdre_C_R)       -0.429    14.638    Inst_CPU/retardo_reg[9]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.288ns (29.779%)  route 3.037ns (70.221%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  Inst_CPU/divclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDSE (Prop_fdse_C_Q)         0.456     5.600 f  Inst_CPU/divclk_reg[10]/Q
                         net (fo=7, routed)           0.995     6.595    Inst_CPU/divclk_reg_n_0_[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     6.747 f  Inst_CPU/i2c_scl_t_i_7/O
                         net (fo=2, routed)           0.843     7.590    Inst_CPU/i2c_scl_t_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.352     7.942 f  Inst_CPU/i2c_scl_t_i_2/O
                         net (fo=12, routed)          0.644     8.586    Inst_CPU/i2c_scl_t0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.328     8.914 r  Inst_CPU/retardo[14]_i_1/O
                         net (fo=12, routed)          0.555     9.469    Inst_CPU/retardo[14]_i_1_n_0
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.845    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[5]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y62         FDRE (Setup_fdre_C_R)       -0.429    14.639    Inst_CPU/retardo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.288ns (29.779%)  route 3.037ns (70.221%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  Inst_CPU/divclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDSE (Prop_fdse_C_Q)         0.456     5.600 f  Inst_CPU/divclk_reg[10]/Q
                         net (fo=7, routed)           0.995     6.595    Inst_CPU/divclk_reg_n_0_[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     6.747 f  Inst_CPU/i2c_scl_t_i_7/O
                         net (fo=2, routed)           0.843     7.590    Inst_CPU/i2c_scl_t_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.352     7.942 f  Inst_CPU/i2c_scl_t_i_2/O
                         net (fo=12, routed)          0.644     8.586    Inst_CPU/i2c_scl_t0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.328     8.914 r  Inst_CPU/retardo[14]_i_1/O
                         net (fo=12, routed)          0.555     9.469    Inst_CPU/retardo[14]_i_1_n_0
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.845    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[6]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y62         FDRE (Setup_fdre_C_R)       -0.429    14.639    Inst_CPU/retardo_reg[6]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.288ns (29.779%)  route 3.037ns (70.221%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  Inst_CPU/divclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDSE (Prop_fdse_C_Q)         0.456     5.600 f  Inst_CPU/divclk_reg[10]/Q
                         net (fo=7, routed)           0.995     6.595    Inst_CPU/divclk_reg_n_0_[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     6.747 f  Inst_CPU/i2c_scl_t_i_7/O
                         net (fo=2, routed)           0.843     7.590    Inst_CPU/i2c_scl_t_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.352     7.942 f  Inst_CPU/i2c_scl_t_i_2/O
                         net (fo=12, routed)          0.644     8.586    Inst_CPU/i2c_scl_t0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.328     8.914 r  Inst_CPU/retardo[14]_i_1/O
                         net (fo=12, routed)          0.555     9.469    Inst_CPU/retardo[14]_i_1_n_0
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.845    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[7]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y62         FDRE (Setup_fdre_C_R)       -0.429    14.639    Inst_CPU/retardo_reg[7]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.288ns (29.779%)  route 3.037ns (70.221%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  Inst_CPU/divclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDSE (Prop_fdse_C_Q)         0.456     5.600 f  Inst_CPU/divclk_reg[10]/Q
                         net (fo=7, routed)           0.995     6.595    Inst_CPU/divclk_reg_n_0_[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     6.747 f  Inst_CPU/i2c_scl_t_i_7/O
                         net (fo=2, routed)           0.843     7.590    Inst_CPU/i2c_scl_t_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.352     7.942 f  Inst_CPU/i2c_scl_t_i_2/O
                         net (fo=12, routed)          0.644     8.586    Inst_CPU/i2c_scl_t0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.328     8.914 r  Inst_CPU/retardo[14]_i_1/O
                         net (fo=12, routed)          0.555     9.469    Inst_CPU/retardo[14]_i_1_n_0
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.845    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[8]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y62         FDRE (Setup_fdre_C_R)       -0.429    14.639    Inst_CPU/retardo_reg[8]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.288ns (30.774%)  route 2.897ns (69.226%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  Inst_CPU/divclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDSE (Prop_fdse_C_Q)         0.456     5.600 f  Inst_CPU/divclk_reg[10]/Q
                         net (fo=7, routed)           0.995     6.595    Inst_CPU/divclk_reg_n_0_[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     6.747 f  Inst_CPU/i2c_scl_t_i_7/O
                         net (fo=2, routed)           0.843     7.590    Inst_CPU/i2c_scl_t_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.352     7.942 f  Inst_CPU/i2c_scl_t_i_2/O
                         net (fo=12, routed)          0.644     8.586    Inst_CPU/i2c_scl_t0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.328     8.914 r  Inst_CPU/retardo[14]_i_1/O
                         net (fo=12, routed)          0.416     9.329    Inst_CPU/retardo[14]_i_1_n_0
    SLICE_X58Y61         FDRE                                         r  Inst_CPU/retardo_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.846    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  Inst_CPU/retardo_reg[1]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y61         FDRE (Setup_fdre_C_R)       -0.429    14.640    Inst_CPU/retardo_reg[1]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_CPU/pcnext_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ROM/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.705%)  route 0.108ns (36.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  Inst_CPU/pcnext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  Inst_CPU/pcnext_reg[2]/Q
                         net (fo=6, routed)           0.108     1.722    Inst_CPU/pcnext_reg_n_0_[2]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.048     1.770 r  Inst_CPU/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.770    Inst_ROM/data_reg[5]_1[1]
    SLICE_X59Y60         FDRE                                         r  Inst_ROM/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    Inst_ROM/clk100Mhz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  Inst_ROM/data_reg[5]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.107     1.593    Inst_ROM/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_CPU/pcnext_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ROM/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  Inst_CPU/pcnext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  Inst_CPU/pcnext_reg[2]/Q
                         net (fo=6, routed)           0.108     1.722    Inst_CPU/pcnext_reg_n_0_[2]
    SLICE_X59Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.767 r  Inst_CPU/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    Inst_ROM/data_reg[5]_1[0]
    SLICE_X59Y60         FDRE                                         r  Inst_ROM/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    Inst_ROM/clk100Mhz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  Inst_ROM/data_reg[4]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.091     1.577    Inst_ROM/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_CPU/FSM_sequential_estado_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/pcnext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Inst_CPU/FSM_sequential_estado_s_reg[0]/Q
                         net (fo=25, routed)          0.146     1.760    Inst_CPU/Q[0]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  Inst_CPU/pcnext[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    Inst_CPU/pcnext[1]
    SLICE_X60Y60         FDRE                                         r  Inst_CPU/pcnext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  Inst_CPU/pcnext_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120     1.606    Inst_CPU/pcnext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Inst_CPU/pcnext_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/pcnext_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  Inst_CPU/pcnext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  Inst_CPU/pcnext_reg[3]/Q
                         net (fo=4, routed)           0.105     1.707    Inst_CPU/pcnext_reg_n_0_[3]
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.099     1.806 r  Inst_CPU/pcnext[4]_i_1/O
                         net (fo=1, routed)           0.000     1.806    Inst_CPU/pcnext[4]
    SLICE_X58Y60         FDRE                                         r  Inst_CPU/pcnext_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  Inst_CPU/pcnext_reg[4]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X58Y60         FDRE (Hold_fdre_C_D)         0.092     1.565    Inst_CPU/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Inst_ROM/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.385%)  route 0.162ns (46.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    Inst_ROM/clk100Mhz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  Inst_ROM/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  Inst_ROM/data_reg[4]/Q
                         net (fo=13, routed)          0.162     1.777    Inst_CPU/brinca_reg_1[0]
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  Inst_CPU/retardo[12]_i_1/O
                         net (fo=1, routed)           0.000     1.822    Inst_CPU/retardo[12]_i_1_n_0
    SLICE_X59Y61         FDRE                                         r  Inst_CPU/retardo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  Inst_CPU/retardo_reg[12]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.092     1.581    Inst_CPU/retardo_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_CPU/retardo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_CPU/retardo_reg[7]/Q
                         net (fo=3, routed)           0.081     1.694    Inst_CPU/retardo_reg_n_0_[7]
    SLICE_X58Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.821 r  Inst_CPU/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.821    Inst_CPU/minusOp[8]
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.985    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X58Y62         FDRE (Hold_fdre_C_D)         0.105     1.577    Inst_CPU/retardo_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_CPU/retardo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.471    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_CPU/retardo_reg[9]/Q
                         net (fo=3, routed)           0.088     1.700    Inst_CPU/retardo_reg_n_0_[9]
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.824 r  Inst_CPU/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.824    Inst_CPU/minusOp[10]
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.984    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.105     1.576    Inst_CPU/retardo_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_CPU/retardo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_CPU/retardo_reg[5]/Q
                         net (fo=3, routed)           0.088     1.701    Inst_CPU/retardo_reg_n_0_[5]
    SLICE_X58Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.825 r  Inst_CPU/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.825    Inst_CPU/minusOp[6]
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.985    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  Inst_CPU/retardo_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X58Y62         FDRE (Hold_fdre_C_D)         0.105     1.577    Inst_CPU/retardo_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_CPU/retardo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.471    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  Inst_CPU/retardo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_CPU/retardo_reg[13]/Q
                         net (fo=3, routed)           0.089     1.701    Inst_CPU/retardo_reg_n_0_[13]
    SLICE_X58Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.825 r  Inst_CPU/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.825    Inst_CPU/minusOp[14]
    SLICE_X58Y64         FDRE                                         r  Inst_CPU/retardo_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.984    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  Inst_CPU/retardo_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.105     1.576    Inst_CPU/retardo_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_CPU/retardo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.216%)  route 0.080ns (21.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.471    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_CPU/retardo_reg[10]/Q
                         net (fo=3, routed)           0.080     1.692    Inst_CPU/retardo_reg_n_0_[10]
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.838 r  Inst_CPU/minusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.838    Inst_CPU/minusOp[11]
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.984    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  Inst_CPU/retardo_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.105     1.576    Inst_CPU/retardo_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60   Inst_CPU/FSM_sequential_estado_s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60   Inst_CPU/FSM_sequential_estado_s_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   Inst_CPU/brinca_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y61   Inst_CPU/divclk_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y61   Inst_CPU/divclk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y61   Inst_CPU/divclk_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y59   Inst_CPU/divclk_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y59   Inst_CPU/divclk_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y59   Inst_CPU/divclk_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   Inst_CPU/FSM_sequential_estado_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   Inst_CPU/FSM_sequential_estado_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   Inst_CPU/FSM_sequential_estado_s_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   Inst_CPU/FSM_sequential_estado_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   Inst_CPU/brinca_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   Inst_CPU/brinca_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   Inst_CPU/divclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   Inst_CPU/divclk_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   Inst_CPU/divclk_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   Inst_CPU/divclk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   Inst_CPU/FSM_sequential_estado_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   Inst_CPU/FSM_sequential_estado_s_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   Inst_CPU/FSM_sequential_estado_s_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   Inst_CPU/FSM_sequential_estado_s_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   Inst_CPU/brinca_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   Inst_CPU/brinca_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   Inst_CPU/divclk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   Inst_CPU/divclk_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   Inst_CPU/divclk_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   Inst_CPU/divclk_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_CPU/i2c_sda_t_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.612ns  (logic 3.987ns (60.306%)  route 2.624ns (39.694%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.143    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  Inst_CPU/i2c_sda_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  Inst_CPU/i2c_sda_t_reg/Q
                         net (fo=1, routed)           2.624     8.223    Inst_sda_obuf/T
    L2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.531    11.755 r  Inst_sda_obuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.755    i2c_sda
    L2                                                                r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_CPU/i2c_scl_t_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.439ns  (logic 4.038ns (62.720%)  route 2.400ns (37.280%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621     5.142    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  Inst_CPU/i2c_scl_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  Inst_CPU/i2c_scl_t_reg/Q
                         net (fo=1, routed)           2.400     8.060    Inst_scl_obuf/T
    J1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520    11.580 r  Inst_scl_obuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.580    i2c_scl
    J1                                                                r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_CPU/i2c_scl_t_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 0.988ns (52.546%)  route 0.892ns (47.454%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  Inst_CPU/i2c_scl_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  Inst_CPU/i2c_scl_t_reg/Q
                         net (fo=1, routed)           0.892     2.528    Inst_scl_obuf/T
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.352 r  Inst_scl_obuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.352    i2c_scl
    J1                                                                r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_CPU/i2c_sda_t_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 0.965ns (48.775%)  route 1.013ns (51.225%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  Inst_CPU/i2c_sda_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Inst_CPU/i2c_sda_t_reg/Q
                         net (fo=1, routed)           1.013     2.628    Inst_sda_obuf/T
    L2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.452 r  Inst_sda_obuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.452    i2c_sda
    L2                                                                r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            Inst_CPU/brinca_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.758ns  (logic 1.696ns (25.103%)  route 5.062ns (74.897%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           4.240     5.689    Inst_CPU/sw_IBUF[0]
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.813 r  Inst_CPU/brinca_i_2/O
                         net (fo=1, routed)           0.821     6.634    Inst_CPU/brinca_i_2_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  Inst_CPU/brinca_i_1/O
                         net (fo=1, routed)           0.000     6.758    Inst_CPU/brinca_i_1_n_0
    SLICE_X62Y60         FDRE                                         r  Inst_CPU/brinca_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507     4.848    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  Inst_CPU/brinca_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_CPU/FSM_sequential_estado_s_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.564ns  (logic 1.441ns (25.903%)  route 4.123ns (74.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.564    Inst_CPU/AR[0]
    SLICE_X61Y60         FDCE                                         f  Inst_CPU/FSM_sequential_estado_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.506     4.847    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_CPU/FSM_sequential_estado_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.564ns  (logic 1.441ns (25.903%)  route 4.123ns (74.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.564    Inst_CPU/AR[0]
    SLICE_X61Y60         FDCE                                         f  Inst_CPU/FSM_sequential_estado_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.506     4.847    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            Inst_CPU/brinca_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.314ns (27.943%)  route 0.810ns (72.057%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.519     0.743    Inst_CPU/sw_IBUF[1]
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.788 r  Inst_CPU/brinca_i_2/O
                         net (fo=1, routed)           0.291     1.080    Inst_CPU/brinca_i_2_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.125 r  Inst_CPU/brinca_i_1/O
                         net (fo=1, routed)           0.000     1.125    Inst_CPU/brinca_i_1_n_0
    SLICE_X62Y60         FDRE                                         r  Inst_CPU/brinca_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.989    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  Inst_CPU/brinca_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_CPU/FSM_sequential_estado_s_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.210ns (9.970%)  route 1.892ns (90.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.892     2.101    Inst_CPU/AR[0]
    SLICE_X61Y60         FDCE                                         f  Inst_CPU/FSM_sequential_estado_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_CPU/FSM_sequential_estado_s_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.210ns (9.970%)  route 1.892ns (90.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.892     2.101    Inst_CPU/AR[0]
    SLICE_X61Y60         FDCE                                         f  Inst_CPU/FSM_sequential_estado_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[1]/C





