Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri May 23 16:13:32 2025
| Host         : vid-Legion-5-15ACH6H running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file microblaze_v_preset_wrapper_control_sets_placed.rpt
| Design       : microblaze_v_preset_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   228 |
|    Minimum number of control sets                        |   228 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   919 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   228 |
| >= 0 to < 4        |    96 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    72 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             501 |          204 |
| No           | No                    | Yes                    |             114 |           41 |
| No           | Yes                   | No                     |             544 |          232 |
| Yes          | No                    | No                     |             549 |          185 |
| Yes          | No                    | Yes                    |               7 |            6 |
| Yes          | Yes                   | No                     |            1878 |          665 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                    Clock Signal                                                   |                                                                                           Enable Signal                                                                                          |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/has_MEM_5.wb_exception_i_reg_2                                                  |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dmcontrol_write                                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i                                 |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dmcontrol_write                                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                           |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                                | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0          |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_1_n_0                                                                           |                                                                                                                                                             |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                               |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/step_continue                                     |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                               |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                               |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                                | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                 |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                   |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                               | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/ex_bt_hit_hold                            |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                               | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                    |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/menvcfg_reg[FIOM]0                                                                                                   | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ie_reg[MEIE]0                                                                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/status[TSR]0                                                                                                         | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/status[MPRV]_i_1_n_0                                                   |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/status[TSR]0                                                                                                         | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_FPGA.Native_10              | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                   |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                         |                1 |              1 |         1.00 |
| ~microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                  |                                                                                                                                                             |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                   |                                                                                                                                                             |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk                                 |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                2 |              2 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/p_0_in__0[4]                                                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              2 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/MUXCY_XOR_I/Using_FPGA.Native_I2_0[0]                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                2 |              2 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/MUXCY_XOR_I/Using_FPGA.Native_I2_0[0]                                     | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                2 |              2 |         1.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                  | microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                      |                1 |              2 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/MUXCY_XOR_I/Using_FPGA.Native_I2_1[0]                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              2 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea |                                                                                                                                                             |                1 |              2 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CFG_ARRAY_1[1].pmp_cfg_array[1][4]_i_1_n_0                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              2 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CFG_ARRAY_1[1].pmp_cfg_array[1][12]_i_1_n_0                                                       | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              2 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                          |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                         |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                         |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                         |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                          |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                          |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                                | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                                  |                2 |              3 |         1.50 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
| ~microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                                                  |                                                                                                                                                             |                2 |              3 |         1.50 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                         |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                  |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                   |                1 |              3 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                                                          | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              4 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                     | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                     |                1 |              4 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                       | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                       |                1 |              4 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                  |                                                                                                                                                             |                1 |              4 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/p_0_in__0[7]                                                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              4 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                         | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                      |                1 |              4 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                               |                2 |              4 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/E[2]                                                                                                            | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                2 |              4 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                | microblaze_v_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              4 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/E[1]                                                                                                            | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                3 |              4 |         1.33 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/E[0]                                                                                                            | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                3 |              4 |         1.33 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CFG_ARRAY_1[1].pmp_cfg_array[1][7]_i_1_n_0                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                1 |              4 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                               |                1 |              4 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][action]                                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                2 |              5 |         2.50 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_105_in                                                                               |                                                                                                                                                             |                1 |              5 |         5.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[1][action]                                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                2 |              5 |         2.50 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                                                 |                                                                                                                                                             |                2 |              5 |         2.50 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mcause][0]                                | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                3 |              5 |         1.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in                                                                                 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/has_MEM_5.wb_exception_i_reg_0                                                  |                2 |              5 |         2.50 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[13].OF_Piperun_Stage/MUXCY_I/Using_Atomic_instr.ex_atomic_store       |                1 |              5 |         5.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                 |                2 |              5 |         2.50 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Compression_I/Use_Async_Reset.sync_reset_reg                                    |                4 |              5 |         1.25 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                                                   |                                                                                                                                                             |                1 |              5 |         5.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                3 |              6 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                     | microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                         |                1 |              6 |         6.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                       | microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                           |                1 |              6 |         6.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                       |                2 |              6 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                3 |              6 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CFG_ARRAY_1[1].pmp_cfg_array[1][15]_i_1_n_0                                                       | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                4 |              6 |         1.50 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                |                2 |              6 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                  | microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                             |                1 |              7 |         7.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_I1/Instr_Checker_Logic.Instr_Checker_Branch[1].Using_FPGA.MUXCY_LOW_I1/MissInCSR_reg |                                                                                                                                                             |                2 |              7 |         3.50 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                       | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                2 |              7 |         3.50 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                      |                3 |              8 |         2.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                 | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                 |                4 |              8 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                     |                                                                                                                                                             |                1 |              8 |         8.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                      |                3 |              8 |         2.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                 |                                                                                                                                                             |                2 |              8 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                |                                                                                                                                                             |                2 |              8 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                     | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                       |                2 |              8 |         4.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2[0]                                                                                                                        |                                                                                                                                                             |                3 |              8 |         2.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                           |                                                                                                                                                             |                1 |              8 |         8.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                         | microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                   |                2 |              8 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                            |                5 |              9 |         1.80 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                     | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                       |                3 |              9 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                         | microblaze_v_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                4 |              9 |         2.25 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                 |                                                                                                                                                             |                4 |             10 |         2.50 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                              |                                                                                                                                                             |                2 |             10 |         5.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                       |                                                                                                                                                             |                2 |             10 |         5.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                |                                                                                                                                                             |                2 |             10 |         5.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                |                                                                                                                                                             |                2 |             10 |         5.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                     |                5 |             11 |         2.20 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                5 |             11 |         2.20 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                  |                                                                                                                                                             |                5 |             11 |         2.20 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                 |                                                                                                                                                             |                3 |             12 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                       |                3 |             12 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                 |                5 |             12 |         2.40 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                       |                5 |             12 |         2.40 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                       |                5 |             12 |         2.40 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                                                    |                                                                                                                                                             |                5 |             15 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_1[0]                                                            | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                3 |             16 |         5.33 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_FPGA.Native_7[0]            | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                5 |             16 |         3.20 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                                                  |                                                                                                                                                             |                6 |             17 |         2.83 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_3[0]                                                         | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                3 |             17 |         5.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_1[0]                                                                 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                3 |             17 |         5.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                            |               12 |             18 |         1.50 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Compression.OF_Piperun_Force/MUXCY_I/E[0]                                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |                7 |             19 |         2.71 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                   | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                 |                6 |             19 |         3.17 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Use_Async_Reset.sync_reset_reg[0]             |                7 |             20 |         2.86 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                  |                                                                                                                                                             |               10 |             20 |         2.00 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                  | microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_reg                                                                              |                4 |             21 |         5.25 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                          | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               10 |             23 |         2.30 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                      |               10 |             27 |         2.70 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                       |                9 |             27 |         3.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                  | microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                       |                7 |             28 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/E[0]                                                                              | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Use_Async_Reset.sync_reset_reg |               15 |             28 |         1.87 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/Using_FPGA.Native[0]                                                              | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Use_Async_Reset.sync_reset_reg |               14 |             28 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                                                         | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               11 |             30 |         2.73 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mepc][0]                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               12 |             31 |         2.58 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                | microblaze_v_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                     |               32 |             32 |         1.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                      | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               16 |             32 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                   | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                       |                4 |             32 |         8.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                             | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                       |                5 |             32 |         6.40 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                              | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                       |               11 |             32 |         2.91 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/SR[0]                                                                           |                9 |             32 |         3.56 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                | microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                       |               11 |             32 |         2.91 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                                                       |                                                                                                                                                             |               12 |             32 |         2.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                             |                                                                                                                                                             |               11 |             32 |         2.91 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                                                          |                                                                                                                                                             |               16 |             32 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_Atomic_instr.Has_MEM_2.wb_atomic_load_i_reg_0[0]                                                               | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Async_Reset.sync_reset_reg_8[0]                                             |               16 |             32 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                          | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Async_Reset.sync_reset_reg_7[0]                                             |               12 |             32 |         2.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/E[0]                                                                                                                 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               12 |             32 |         2.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                         | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/R                                                                               |               10 |             32 |         3.20 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY][0]                                                                                | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               13 |             32 |         2.46 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY][1]                                                                                | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               13 |             32 |         2.46 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_counters.wb_write_minstret_reg_0[0]                                                                              | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               15 |             32 |         2.13 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_counters.wb_write_minstret_reg_0[1]                                                                              | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               13 |             32 |         2.46 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcounteren]_0[0]                                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               14 |             32 |         2.29 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                                                      | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               12 |             32 |         2.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                        |                                                                                                                                                             |               12 |             32 |         2.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/I3                                                                                                                   |                                                                                                                                                             |                8 |             32 |         4.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                            | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               10 |             32 |         3.20 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mtval][0]                                 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               16 |             32 |         2.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata2]_0[0]                                                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               11 |             32 |         2.91 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata2]_1[0]                                                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               14 |             32 |         2.29 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_1_n_0                                                                           | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/I3                                                                              |                9 |             33 |         3.67 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[0]_i_1_n_0                                                                           |                                                                                                                                                             |               18 |             33 |         1.83 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                            | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                 |                8 |             33 |         4.12 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                         |                                                                                                                                                             |               11 |             34 |         3.09 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Compression.OF_Piperun_Force/MUXCY_I/lopt_1                                                                      | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               13 |             34 |         2.62 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                                                 |                                                                                                                                                             |                5 |             35 |         7.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                        |                                                                                                                                                             |               16 |             36 |         2.25 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                             |                                                                                                                                                             |               20 |             39 |         1.95 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[13].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_5                      |               17 |             40 |         2.35 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                                               |                                                                                                                                                             |               13 |             42 |         3.23 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Use_Async_Reset.sync_reset_reg |               15 |             43 |         2.87 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                                                        |                                                                                                                                                             |                8 |             46 |         5.75 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/s2b                                                                                    |                                                                                                                                                             |                7 |             50 |         7.14 |
|  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   |                                                                                                                                                                                                  |                                                                                                                                                             |               26 |             60 |         2.31 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_I1/LRU_Module_I1/Instr_Checker_Logic.Instr_Checker_Branch[0].PMP_tlb_reg[0][Active]0 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Use_Async_Reset.sync_reset_reg |               16 |             61 |         3.81 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_I1/LRU_Module_I1/Instr_Checker_Logic.Instr_Checker_Branch[1].PMP_tlb_reg[1][Active]0 | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Use_Async_Reset.sync_reset_reg |               18 |             61 |         3.39 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Data_Checker_Logic.Data_checker_branch[3].PMP_tlb_reg[3][Active]0   | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Use_Async_Reset.sync_reset_reg |               16 |             62 |         3.88 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Data_Checker_Logic.Data_checker_branch[1].PMP_tlb_reg[1][Active]0   | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Use_Async_Reset.sync_reset_reg |               15 |             62 |         4.13 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Data_Checker_Logic.Data_checker_branch[0].PMP_tlb_reg[0][Active]0   | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Use_Async_Reset.sync_reset_reg |               17 |             62 |         3.65 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Data_Checker_Logic.Data_checker_branch[2].PMP_tlb_reg[2][Active]0   | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Use_Async_Reset.sync_reset_reg |               16 |             62 |         3.88 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                 |                                                                                                                                                             |                8 |             64 |         8.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                         | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               42 |            106 |         2.52 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/pmp_checker_0/Using_PMP.PMP_CHECKER_CORE_D1/LRU_Module_I1/Using_PMP.csr_pmp_addr_write4_out                                   |                                                                                                                                                             |               15 |            120 |         8.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Serial_Dbg_Intf.register_write_cmd_reg                                                                               |                                                                                                                                                             |               16 |            128 |         8.00 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               69 |            174 |         2.52 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                        | microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                         |               64 |            204 |         3.19 |
|  microblaze_v_preset_i/clk_wiz_1/inst/clk_out1                                                                    |                                                                                                                                                                                                  |                                                                                                                                                             |              156 |            396 |         2.54 |
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


