                         Lattice Mapping Report File
Design:  icy40
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.1.200.1
Mapped on: Wed Jan 31 23:56:49 2024

Design Information
------------------

Command line:   map -i ec16_on_ice_impl_1_syn.udb -pdc
     C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc -o
     ec16_on_ice_impl_1_map.udb -mp ec16_on_ice_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 257 out of  5280 (5%)
   Number of I/O registers:      7 out of   117 (6%)
   Number of LUT4s:           940 out of  5280 (18%)
      Number of logic LUT4s:             750
      Number of inserted feedthru LUT4s: 110
      Number of replicated LUT4s:          4
      Number of ripple logic:             38 (76 LUT4s)
   Number of IO sites used:   18 out of 39 (46%)
      Number of IO sites used for general PIO: 18
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 18 out of 36 (50%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 18 out of 39 (46%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   1 out of 1 (100%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            1 out of 4 (25%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             3 out of 30 (10%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net clk: 226 loads, 226 rising, 0 falling (Driver: Pin
     pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net CLK_IN_c: 1 loads, 1 rising, 0 falling (Driver: Port CLK_IN)
      Net SW_DISP_CLK_c: 35 loads, 14 rising, 21 falling (Driver: Pin
     ls_clk.lclk/CLKLF)
   Number of Clock Enables:  28
      Net VCC_net: 11 loads, 0 SLICEs
      Net clk_enable_5: 5 loads, 0 SLICEs
      Net cnt4_1__N_321: 1 loads, 1 SLICEs
      Net cnt12_3__N_313: 1 loads, 1 SLICEs
      Net sel[3]: 8 loads, 8 SLICEs
      Net icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.tx_data_0_

                                    Page 1





Design Summary (cont)
---------------------
     _N_584: 8 loads, 8 SLICEs
      Net icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.data_1__0_
     _N_600: 8 loads, 8 SLICEs
      Net we: 1 loads, 0 SLICEs
      Net icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_1__N_714: 9 loads,
     9 SLICEs
      Net icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_cs_0__N_605: 4 loads,
     4 SLICEs
      Net icy40_fart.c_fart_receiver.rx_shift_cs_0__N_609: 4 loads, 4 SLICEs
      Net icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.s_dout_rx_0__
     N_366: 8 loads, 8 SLICEs
      Net
     icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.data_1__0__N_617:
     8 loads, 8 SLICEs
      Net icy40_fart.c_fart_receiver.c_rx_fsm.rx_data_0__N_592: 8 loads, 8
     SLICEs
      Net up.dout_0__N_60: 16 loads, 16 SLICEs
      Net up.status.flags_4__N_89: 1 loads, 1 SLICEs
      Net up.se: 3 loads, 3 SLICEs
      Net up.status.flags_0__N_91: 1 loads, 1 SLICEs
      Net up.stackpointer.sp_0__N_561: 5 loads, 5 SLICEs
      Net up.pc.pco_0__N_228: 9 loads, 9 SLICEs
      Net up.iw: 1 loads, 0 SLICEs
      Net up.ir: 1 loads, 0 SLICEs
      Net up.imask_0__N_576: 4 loads, 4 SLICEs
      Net sw_disp.digit_dp_0__N_311: 4 loads, 4 SLICEs
      Net sw_disp.switches_in_0__N_79: 8 loads, 8 SLICEs
      Net sw_disp.digit_data_0__N_307: 16 loads, 16 SLICEs
      Net br_rd: 2 loads, 0 SLICEs
      Net br_wr: 2 loads, 0 SLICEs
   Number of LSRs:  10
      Pin BTN[4]: 4 loads, 4 SLICEs (Net: BTN_c_4)
      Net reset: 41 loads, 41 SLICEs
      Net cnt4_1__N_321: 3 loads, 3 SLICEs
      Net state_r: 9 loads, 9 SLICEs
      Net icy40_fart.fart_dout_2__N_85: 6 loads, 6 SLICEs
      Net icy40_fart.c_fart_transmitter.peprev_state_ff_N_696: 3 loads, 3 SLICEs
      Net icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_0_
     _N_634: 8 loads, 8 SLICEs
      Net
     icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_0__N_650:
     8 loads, 8 SLICEs
      Net sw_disp.sreg12_0__N_346: 1 loads, 1 SLICEs
      Net sw_disp.cnt4_1__N_322: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net opc15_8[2]: 60 loads
      Net up.opc15_8[0]: 57 loads
      Net state_0: 52 loads
      Net up.opc15_8[7]: 48 loads
      Net up.opc15_8[3]: 45 loads
      Net up.opc15_8[1]: 43 loads
      Net reset: 41 loads
      Net up.opc15_8[6]: 41 loads
      Net up.opc15_8[5]: 35 loads
      Net up.opc15_8[4]: 33 loads



                                    Page 2








   Number of warnings:  84
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (6) :
     No port matched 'FTDI_CTS'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (7) :
     No port matched 'FTDI_RTS'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (10) :
     No port matched 'FPGA_DO'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (11) :
     No port matched 'FPGA_SCK'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (12) :
     No port matched 'FPGA_SS'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (13) :
     No port matched 'FPGA_DI'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (14) :
     No port matched 'DBG_CS'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (15) :
     No port matched 'DBG_DI'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (16) :
     No port matched 'DBG_SCK'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (17) :
     No port matched 'DBG_DO'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (29) :
     No port matched 'PMOD_IO8'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (30) :
     No port matched 'RGB_RD'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (31) :
     No port matched 'RGB_GN'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (32) :
     No port matched 'RGB_BL'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (33) :
     No port matched 'PMOD_IO4'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (34) :
     No port matched 'PMOD_IO7'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (35) :
     No port matched 'PMOD_IO3'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (36) :
     No port matched 'PMOD_IO6'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (37) :
     No port matched 'PMOD_IO2'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (38) :
     No port matched 'PMOD_IO5'.
WARNING <1026001> - map: C:/Git/ec16_on_ice/source/icy40_source/icy40.pdc (39) :
     No port matched 'PMOD_IO1'.
WARNING <1027013> - map: No port matched 'FTDI_CTS'.
WARNING <1014301> - map: Can't resolve object 'FTDI_CTS' in constraint
     'ldc_set_location -site {10} [get_ports FTDI_CTS]'.
WARNING <1027013> - map: No port matched 'FTDI_RTS'.
WARNING <1014301> - map: Can't resolve object 'FTDI_RTS' in constraint
     'ldc_set_location -site {11} [get_ports FTDI_RTS]'.
WARNING <1027013> - map: No port matched 'FPGA_DO'.
WARNING <1014301> - map: Can't resolve object 'FPGA_DO' in constraint

                                    Page 3





Design Errors/Warnings (cont)
-----------------------------
     'ldc_set_location -site {14} [get_ports FPGA_DO]'.
WARNING <1027013> - map: No port matched 'FPGA_SCK'.
WARNING <1014301> - map: Can't resolve object 'FPGA_SCK' in constraint
     'ldc_set_location -site {15} [get_ports FPGA_SCK]'.
WARNING <1027013> - map: No port matched 'FPGA_SS'.
WARNING <1014301> - map: Can't resolve object 'FPGA_SS' in constraint
     'ldc_set_location -site {16} [get_ports FPGA_SS]'.
WARNING <1027013> - map: No port matched 'FPGA_DI'.
WARNING <1014301> - map: Can't resolve object 'FPGA_DI' in constraint
     'ldc_set_location -site {17} [get_ports FPGA_DI]'.
WARNING <1027013> - map: No port matched 'DBG_CS'.
WARNING <1014301> - map: Can't resolve object 'DBG_CS' in constraint
     'ldc_set_location -site {18} [get_ports DBG_CS]'.
WARNING <1027013> - map: No port matched 'DBG_DI'.
WARNING <1014301> - map: Can't resolve object 'DBG_DI' in constraint
     'ldc_set_location -site {19} [get_ports DBG_DI]'.
WARNING <1027013> - map: No port matched 'DBG_SCK'.
WARNING <1014301> - map: Can't resolve object 'DBG_SCK' in constraint
     'ldc_set_location -site {20} [get_ports DBG_SCK]'.
WARNING <1027013> - map: No port matched 'DBG_DO'.
WARNING <1014301> - map: Can't resolve object 'DBG_DO' in constraint
     'ldc_set_location -site {21} [get_ports DBG_DO]'.
WARNING <1027013> - map: No port matched 'PMOD_IO8'.
WARNING <1014301> - map: Can't resolve object 'PMOD_IO8' in constraint
     'ldc_set_location -site {38} [get_ports PMOD_IO8]'.
WARNING <1027013> - map: No port matched 'RGB_RD'.
WARNING <1014301> - map: Can't resolve object 'RGB_RD' in constraint
     'ldc_set_location -site {39} [get_ports RGB_RD]'.
WARNING <1027013> - map: No port matched 'RGB_GN'.
WARNING <1014301> - map: Can't resolve object 'RGB_GN' in constraint
     'ldc_set_location -site {40} [get_ports RGB_GN]'.
WARNING <1027013> - map: No port matched 'RGB_BL'.
WARNING <1014301> - map: Can't resolve object 'RGB_BL' in constraint
     'ldc_set_location -site {41} [get_ports RGB_BL]'.
WARNING <1027013> - map: No port matched 'PMOD_IO4'.
WARNING <1014301> - map: Can't resolve object 'PMOD_IO4' in constraint
     'ldc_set_location -site {42} [get_ports PMOD_IO4]'.
WARNING <1027013> - map: No port matched 'PMOD_IO7'.
WARNING <1014301> - map: Can't resolve object 'PMOD_IO7' in constraint
     'ldc_set_location -site {43} [get_ports PMOD_IO7]'.
WARNING <1027013> - map: No port matched 'PMOD_IO3'.
WARNING <1014301> - map: Can't resolve object 'PMOD_IO3' in constraint
     'ldc_set_location -site {44} [get_ports PMOD_IO3]'.
WARNING <1027013> - map: No port matched 'PMOD_IO6'.
WARNING <1014301> - map: Can't resolve object 'PMOD_IO6' in constraint
     'ldc_set_location -site {45} [get_ports PMOD_IO6]'.
WARNING <1027013> - map: No port matched 'PMOD_IO2'.
WARNING <1014301> - map: Can't resolve object 'PMOD_IO2' in constraint
     'ldc_set_location -site {46} [get_ports PMOD_IO2]'.
WARNING <1027013> - map: No port matched 'PMOD_IO5'.
WARNING <1014301> - map: Can't resolve object 'PMOD_IO5' in constraint
     'ldc_set_location -site {47} [get_ports PMOD_IO5]'.
WARNING <1027013> - map: No port matched 'PMOD_IO1'.
WARNING <1014301> - map: Can't resolve object 'PMOD_IO1' in constraint
     'ldc_set_location -site {48} [get_ports PMOD_IO1]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {10}
     [get_ports FTDI_CTS]'.

                                    Page 4





Design Errors/Warnings (cont)
-----------------------------
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {11}
     [get_ports FTDI_RTS]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {14}
     [get_ports FPGA_DO]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {15}
     [get_ports FPGA_SCK]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {16}
     [get_ports FPGA_SS]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {17}
     [get_ports FPGA_DI]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {18}
     [get_ports DBG_CS]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {19}
     [get_ports DBG_DI]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {20}
     [get_ports DBG_SCK]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {21}
     [get_ports DBG_DO]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {38}
     [get_ports PMOD_IO8]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {39}
     [get_ports RGB_RD]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {40}
     [get_ports RGB_GN]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {41}
     [get_ports RGB_BL]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {42}
     [get_ports PMOD_IO4]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {43}
     [get_ports PMOD_IO7]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {44}
     [get_ports PMOD_IO3]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {45}
     [get_ports PMOD_IO6]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {46}
     [get_ports PMOD_IO2]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {47}
     [get_ports PMOD_IO5]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {48}
     [get_ports PMOD_IO1]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| FTDI_TXD            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SW_DATA             | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| BTN[0]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| BTN[1]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| BTN[2]              | INPUT     |           |       |       |           |

                                    Page 5





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| BTN[3]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| BTN[4]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CLK_IN              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| FTDI_RXD            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SW_STB_N            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| DISP_STB            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| DISP_DATA           | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SW_DISP_CLK         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED[0]              | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED[1]              | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED[2]              | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED[3]              | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED[4]              | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i31_1_lut was optimized away.
Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll20/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      CLK_IN_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll20.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     pll20.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            1
  Feedback Divider:                             50
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK

                                    Page 6





PLL/DLL Summary (cont)
----------------------
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            ls_clk/lclk
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          PIN,NODE SW_DISP_CLK_c

ASIC Components
---------------

Instance Name: led_port/dout_2__I_0
         Type: IOLOGIC
Instance Name: led_port/dout_1__I_0
         Type: IOLOGIC
Instance Name: led_port/dout_0__I_0
         Type: IOLOGIC
Instance Name: led_port/dout_4__I_0
         Type: IOLOGIC
Instance Name: led_port/dout_3__I_0
         Type: IOLOGIC
Instance Name: pll20/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: up/intmemory/intmem_ai_0__I_0
         Type: EBR
Instance Name: sw_disp/SW_DATA_c_I_0
         Type: IOLOGIC
Instance Name: sw_disp/sreg12_11__I_0
         Type: IOLOGIC
Instance Name: bootram/addr_0__I_0
         Type: EBR
Instance Name: bootram/addr_0__I_0_2
         Type: EBR
Instance Name: spram/spram1
         Type: SRAM
Instance Name: ls_clk/lclk
         Type: LFOSC

Constraint Summary
------------------

   Total number of constraints: 42
   Total number of constraints dropped: 21




                                    Page 7





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 70 MB






















































                                    Page 8


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
