{"Source Block": ["oh/mio/dv/dut_mio.v@57:67@HdlIdDef", "   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_empty;\t\t// From mio of mio.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio of mio.v\n   wire\t\t\trx_prog_full;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\ttx_empty;\t\t// From mio of mio.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n"], "Clone Blocks": [["oh/mio/hdl/mio.v@75:85", "   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n"], ["oh/mio/dv/dut_mio.v@55:65", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_empty;\t\t// From mio of mio.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio of mio.v\n   wire\t\t\trx_prog_full;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n"], ["oh/mio/dv/dut_mio.v@59:69", "   wire\t\t\trx_empty;\t\t// From mio of mio.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio of mio.v\n   wire\t\t\trx_prog_full;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\ttx_empty;\t\t// From mio of mio.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n"], ["oh/mio/dv/dut_mio.v@62:72", "   wire\t\t\trx_prog_full;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\ttx_empty;\t\t// From mio of mio.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   wire\t\t\ttx_prog_full;\t\t// From mio of mio.v\n   // End of automatics\n      \n"], ["oh/mio/hdl/mio.v@72:82", "   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n"], ["oh/mio/dv/dut_mio.v@56:66", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_empty;\t\t// From mio of mio.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio of mio.v\n   wire\t\t\trx_prog_full;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\ttx_empty;\t\t// From mio of mio.v\n"], ["oh/mio/hdl/mio.v@73:83", "   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n"], ["oh/mio/dv/dut_mio.v@54:64", "   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_empty;\t\t// From mio of mio.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio of mio.v\n   wire\t\t\trx_prog_full;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n"], ["oh/mio/dv/dut_mio.v@60:70", "   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio of mio.v\n   wire\t\t\trx_prog_full;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\ttx_empty;\t\t// From mio of mio.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   wire\t\t\ttx_prog_full;\t\t// From mio of mio.v\n"], ["oh/mio/dv/dut_mio.v@58:68", "   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_empty;\t\t// From mio of mio.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio of mio.v\n   wire\t\t\trx_prog_full;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\ttx_empty;\t\t// From mio of mio.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio of mio.v\n"], ["oh/mio/dv/dut_mio.v@61:71", "   wire\t\t\trx_full;\t\t// From mio of mio.v\n   wire\t\t\trx_prog_full;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\ttx_empty;\t\t// From mio of mio.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   wire\t\t\ttx_prog_full;\t\t// From mio of mio.v\n   // End of automatics\n"], ["oh/mio/hdl/mio.v@74:84", "   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n"]], "Diff Content": {"Delete": [[62, "   wire\t\t\trx_prog_full;\t\t// From mio of mio.v\n"]], "Add": [[62, "   wire\t\t\treg_access_out;\t\t// From mio of mio.v\n"], [62, "   wire [PW-1:0]\treg_packet_out;\t\t// From mio of mio.v\n"], [62, "   wire\t\t\treg_wait_out;\t\t// From mio of mio.v\n"]]}}