(pcb "/media/leandro/Datos/PROYECTO FINAL/HARDWARE/2.0/Modulo L6470/Modulo L6470.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.2+dfsg1-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 96441.7 -79259.6 168369 -141645)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 250.1)
      (clearance 250.1 (type default_smd))
      (clearance 62.5 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_SMD:C_0603
      (place C1 163830 -121920 front 0 (PN 100nF/50V))
      (place C2 162040 -113030 front 0 (PN 100nF/50V))
      (place C3 155460 -109220 front 0 (PN 100nF/50V))
      (place C4 142240 -102870 front 0 (PN 100nF/50V))
      (place C6 133350 -99060 front 0 (PN "100nF / 50V"))
      (place C7 148070 -99060 front 0 (PN 10uF))
      (place C8 158230 -100330 front 0 (PN 0.1uF))
      (place C9 154940 -96520 front 0 (PN 47uF))
      (place C10 150380 -115570 front 0 (PN "220nF / 50V"))
      (place C11 122670 -114300 front 0 (PN "10nF / 50 V"))
    )
    (component project_footprints:PANASONIC_H13
      (place C5 138049 -86360 front 0 (PN 100uF/63V))
    )
    (component "TO_SOT_Packages_SMD:SOT-23"
      (place D1 137160 -105410 front 0 (PN D_Schottky_x2_Serial_CAK))
    )
    (component "Terminal_Blocks:TerminalBlock_Pheonix_PT-3.5mm_4pol"
      (place J1 133970 -134620 front 0 (PN CONN_STEPPER))
    )
    (component "project_footprints:SOLDER-JUMPER_2-WAY"
      (place JP1 121920 -100330 front 0 (PN JUMPER3))
    )
    (component Pin_Headers:Pin_Header_Straight_2x06
      (place P1 101600 -100330 front 0 (PN CONN_02X05))
    )
    (component "Terminal_Blocks:TerminalBlock_Pheonix_PT-3.5mm_2pol"
      (place P2 104140 -120650 front 0 (PN CONN_01X02))
      (place P3 121920 -124460 front 0 (PN CONN_01X02))
    )
    (component Resistors_SMD:R_0603
      (place R1 136640 -119380 front 0 (PN 100))
      (place R2 118860 -107950 front 0 (PN 39K))
      (place R3 120650 -93980 front 0 (PN 39K))
      (place R4 166370 -106680 front 0 (PN 33K))
      (place R5 115050 -102870 front 0 (PN 8.2K))
      (place R6 142990 -120650 front 0 (PN 8.2K))
    )
    (component Potentiometers:Potentiometer_WirePads_Small
      (place RV1 139700 -120650 front 0 (PN 200K))
    )
    (component "project_footprints:tssop-28-pwp"
      (place U1 139160 -114820 front 0 (PN L6470H))
    )
  )
  (library
    (image Capacitors_SMD:C_0603
      (outline (path signal 50  -1450 750  1450 750))
      (outline (path signal 50  -1450 -750  1450 -750))
      (outline (path signal 50  -1450 750  -1450 -750))
      (outline (path signal 50  1450 750  1450 -750))
      (outline (path signal 150  -350 600  350 600))
      (outline (path signal 150  350 -600  -350 -600))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image project_footprints:PANASONIC_H13
      (outline (path signal 66.04  -7548.88 -449.58  -6598.92 -449.58))
      (outline (path signal 66.04  -6598.92 -449.58  -6598.92 449.58))
      (outline (path signal 66.04  -7548.88 449.58  -6598.92 449.58))
      (outline (path signal 66.04  -7548.88 -449.58  -7548.88 449.58))
      (outline (path signal 66.04  6598.92 -449.58  7548.88 -449.58))
      (outline (path signal 66.04  7548.88 -449.58  7548.88 449.58))
      (outline (path signal 66.04  6598.92 449.58  7548.88 449.58))
      (outline (path signal 66.04  6598.92 -449.58  6598.92 449.58))
      (outline (path signal 101.6  -6748.78 6748.78  3997.96 6748.78))
      (outline (path signal 101.6  3997.96 6748.78  6748.78 3997.96))
      (outline (path signal 101.6  6748.78 3997.96  6748.78 -3997.96))
      (outline (path signal 101.6  6748.78 -3997.96  3997.96 -6748.78))
      (outline (path signal 101.6  3997.96 -6748.78  -6748.78 -6748.78))
      (outline (path signal 101.6  -6748.78 -6748.78  -6748.78 6748.78))
      (outline (path signal 203.2  -6748.78 998.22  -6748.78 6748.78))
      (outline (path signal 203.2  -6748.78 6748.78  3997.96 6748.78))
      (outline (path signal 203.2  3997.96 6748.78  6748.78 3997.96))
      (outline (path signal 203.2  6748.78 3997.96  6748.78 998.22))
      (outline (path signal 203.2  6748.78 -998.22  6748.78 -3997.96))
      (outline (path signal 203.2  6748.78 -3997.96  3997.96 -6748.78))
      (outline (path signal 203.2  3997.96 -6748.78  -6748.78 -6748.78))
      (outline (path signal 203.2  -6748.78 -6748.78  -6748.78 -998.22))
      (outline (path signal 101.6  -4998.72 4249.42  -4947.92 -4348.48))
      (outline (path signal 101.6  -4998.72 4198.62  -5748.02 3149.6))
      (outline (path signal 101.6  -5748.02 3149.6  -6248.4 2049.78))
      (outline (path signal 101.6  -6248.4 2049.78  -6548.12 449.58))
      (outline (path signal 101.6  -6548.12 449.58  -6548.12 -449.58))
      (outline (path signal 101.6  -6548.12 -449.58  -6350 -1648.46))
      (outline (path signal 101.6  -6350 -1648.46  -5748.02 -3248.66))
      (outline (path signal 101.6  -5748.02 -3248.66  -4998.72 -4198.62))
      (outline (path signal 101.6  -4998.72 -4198.62  -4998.72 4198.62))
      (outline (path signal 50.8  4666.14 0  4437.76 -1441.92  3774.99 -2742.69  2742.69 -3774.99
            1441.92 -4437.76  0 -4666.14  -1441.92 -4437.76  -2742.69 -3774.99
            -3774.99 -2742.69  -4437.76 -1441.92  -4666.14 0  -4437.76 1441.92
            -3774.99 2742.69  -2742.69 3774.99  -1441.92 4437.76  0 4666.14
            1441.92 4437.76  2742.69 3774.99  3774.99 2742.69  4437.76 1441.92))
      (pin Rect[T]Pad_4998.72x1597.66_um + 4699 0)
      (pin Rect[T]Pad_4998.72x1597.66_um - -4699 0)
    )
    (image "TO_SOT_Packages_SMD:SOT-23"
      (outline (path signal 50  -1650 1600  1650 1600))
      (outline (path signal 50  1650 1600  1650 -1600))
      (outline (path signal 50  1650 -1600  -1650 -1600))
      (outline (path signal 50  -1650 -1600  -1650 1600))
      (outline (path signal 150  1299.16 650.24  1250.9 650.24))
      (outline (path signal 150  -1499.82 -50.8  -1499.82 650.24))
      (outline (path signal 150  -1499.82 650.24  -1250.9 650.24))
      (outline (path signal 150  1299.16 650.24  1499.82 650.24))
      (outline (path signal 150  1499.82 650.24  1499.82 -50.8))
      (pin Rect[T]Pad_800.1x800.1_um 1 -950 -1000.76)
      (pin Rect[T]Pad_800.1x800.1_um 2 950 -1000.76)
      (pin Rect[T]Pad_800.1x800.1_um 3 0 998.22)
    )
    (image "Terminal_Blocks:TerminalBlock_Pheonix_PT-3.5mm_4pol"
      (outline (path signal 50  -1900 3300  12400 3300))
      (outline (path signal 50  -1900 -4700  -1900 3300))
      (outline (path signal 50  12400 -4700  -1900 -4700))
      (outline (path signal 50  12400 3300  12400 -4700))
      (outline (path signal 150  1750 -4100  1750 -4500))
      (outline (path signal 150  5250 -4100  5250 -4500))
      (outline (path signal 150  8750 -4100  8750 -4500))
      (outline (path signal 150  -1750 -3000  12250 -3000))
      (outline (path signal 150  -1750 -4100  12250 -4100))
      (outline (path signal 150  -1750 3100  -1750 -4500))
      (outline (path signal 150  12250 -4500  12250 3100))
      (outline (path signal 150  12250 3100  -1750 3100))
      (pin Round[A]Pad_2400_um 3 7000 0)
      (pin Round[A]Pad_2400_um 4 10500 0)
      (pin Round[A]Pad_2400_um 2 3500 0)
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
    )
    (image "project_footprints:SOLDER-JUMPER_2-WAY"
      (outline (path signal 203.2  -400 1000  -400 -1000))
      (outline (path signal 203.2  -400 -1000  400 -1000))
      (outline (path signal 203.2  400 -1000  400 1000))
      (outline (path signal 203.2  400 1000  -400 1000))
      (outline (path signal 203.2  954 -1016  954 1016))
      (outline (path signal 203.2  -954 1016  -954 -1016))
      (pin Rect[T]Pad_1000x1000_um 1 -1350 0)
      (pin Rect[T]Pad_1000x1000_um 3 1350 0)
      (pin Rect[T]Pad_1000x1000_um 2 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x06
      (outline (path signal 50  -1750 1750  -1750 -14450))
      (outline (path signal 50  4300 1750  4300 -14450))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -14450  4300 -14450))
      (outline (path signal 150  3810 -13970  3810 1270))
      (outline (path signal 150  -1270 -1270  -1270 -13970))
      (outline (path signal 150  3810 -13970  -1270 -13970))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
    )
    (image "Terminal_Blocks:TerminalBlock_Pheonix_PT-3.5mm_2pol"
      (outline (path signal 50  -1900 3300  5400 3300))
      (outline (path signal 50  -1900 -4700  -1900 3300))
      (outline (path signal 50  5400 -4700  -1900 -4700))
      (outline (path signal 50  5400 3300  5400 -4700))
      (outline (path signal 150  1750 -4100  1750 -4500))
      (outline (path signal 150  -1750 -3000  5250 -3000))
      (outline (path signal 150  -1750 -4100  5250 -4100))
      (outline (path signal 150  -1750 3100  -1750 -4500))
      (outline (path signal 150  5250 -4500  5250 3100))
      (outline (path signal 150  5250 3100  -1750 3100))
      (pin Round[A]Pad_2400_um 2 3500 0)
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
    )
    (image Resistors_SMD:R_0603
      (outline (path signal 50  -1300 800  1300 800))
      (outline (path signal 50  -1300 -800  1300 -800))
      (outline (path signal 50  -1300 800  -1300 -800))
      (outline (path signal 50  1300 800  1300 -800))
      (outline (path signal 150  500 -675  -500 -675))
      (outline (path signal 150  -500 675  500 675))
      (pin Rect[T]Pad_500x900_um 1 -750 0)
      (pin Rect[T]Pad_500x900_um 2 750 0)
    )
    (image Potentiometers:Potentiometer_WirePads_Small
      (outline (path signal 150  2921 -4191  2921 -5207))
      (outline (path signal 150  2921 -5207  1524 -5207))
      (outline (path signal 150  2921 -889  2921 127))
      (outline (path signal 150  2921 127  1524 127))
      (outline (path signal 150  2159 -2540  1524 -2540))
      (outline (path signal 150  2159 -2540  1651 -3048))
      (outline (path signal 150  2159 -2540  1651 -2032))
      (outline (path signal 150  2159 -889  3556 -889))
      (outline (path signal 150  3556 -889  3556 -4191))
      (outline (path signal 150  3556 -4191  2159 -4191))
      (outline (path signal 150  2159 -4191  2159 -889))
      (pin Round[A]Pad_1998.98_um 2 0 -2540)
      (pin Round[A]Pad_1998.98_um 3 0 -5080)
      (pin Round[A]Pad_1998.98_um 1 0 0)
    )
    (image "project_footprints:tssop-28-pwp"
      (outline (path signal 127  4953 2286  -4953 2286))
      (outline (path signal 127  -4953 2286  -4953 -2286))
      (outline (path signal 127  -4953 -2286  4953 -2286))
      (outline (path signal 127  4953 -2286  4953 2286))
      (outline (path signal 127  -3780.02 -1524  -3793.92 -1611.76  -3834.26 -1690.92  -3897.08 -1753.74
            -3976.24 -1794.08  -4064 -1807.98  -4151.76 -1794.08  -4230.92 -1753.74
            -4293.74 -1690.92  -4334.08 -1611.76  -4347.98 -1524  -4334.08 -1436.24
            -4293.74 -1357.08  -4230.92 -1294.26  -4151.76 -1253.92  -4064 -1240.02
            -3976.24 -1253.92  -3897.08 -1294.26  -3834.26 -1357.08  -3793.92 -1436.24))
      (pin Rect[T]Pad_419.1x1470.66_um 7 -325.12 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 8 325.12 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 9 975.36 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 10 1625.6 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 25 -2265.68 2794)
      (pin Rect[T]Pad_419.1x1470.66_um 4 -2275.84 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 5 -1625.6 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 6 -975.36 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 18 2275.84 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 19 1625.6 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 20 975.36 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 21 325.12 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 22 -325.12 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 23 -975.36 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 11 2275.84 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 24 -1625.6 2794)
      (pin Rect[T]Pad_419.1x1470.66_um 3 -2926.08 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 12 2926.08 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 17 2926.08 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 26 -2926.08 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 2 -3573.78 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 13 3573.78 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 16 3573.78 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 27 -3573.78 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 1 -4224.02 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 14 4224.02 -2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 15 4224.02 2799.08)
      (pin Rect[T]Pad_419.1x1470.66_um 28 -4224.02 2799.08)
      (pin Rect[A]Pad_5500x2800_um PAD 0 0)
      (pin Round[A]Pad_1200_um PAD@1 -2000 750)
      (pin Round[A]Pad_1200_um PAD@2 -2000 -750)
      (pin Round[A]Pad_1200_um PAD@3 -750 750)
      (pin Round[A]Pad_1200_um PAD@4 -750 -750)
      (pin Round[A]Pad_1200_um PAD@5 2000 750)
      (pin Round[A]Pad_1200_um PAD@6 2000 -750)
      (pin Round[A]Pad_1200_um PAD@7 750 750)
      (pin Round[A]Pad_1200_um PAD@8 750 -750)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Round[A]Pad_2400_um
      (shape (circle F.Cu 2400))
      (shape (circle B.Cu 2400))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x2400_um
      (shape (rect F.Cu -1200 -1200 1200 1200))
      (shape (rect B.Cu -1200 -1200 1200 1200))
      (attach off)
    )
    (padstack Rect[T]Pad_419.1x1470.66_um
      (shape (rect F.Cu -209.55 -735.33 209.55 735.33))
      (attach off)
    )
    (padstack Rect[T]Pad_4998.72x1597.66_um
      (shape (rect F.Cu -2499.36 -798.83 2499.36 798.83))
      (attach off)
    )
    (padstack Rect[T]Pad_500x900_um
      (shape (rect F.Cu -250 -450 250 450))
      (attach off)
    )
    (padstack Rect[A]Pad_5500x2800_um
      (shape (rect F.Cu -2750 -1400 2750 1400))
      (shape (rect B.Cu -2750 -1400 2750 1400))
      (attach off)
    )
    (padstack Rect[T]Pad_800x750_um
      (shape (rect F.Cu -400 -375 400 375))
      (attach off)
    )
    (padstack Rect[T]Pad_800.1x800.1_um
      (shape (rect F.Cu -400.05 -400.05 400.05 400.05))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x1000_um
      (shape (rect F.Cu -500 -500 500 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net VSA
      (pins C1-1 C2-1 C3-1 C4-1 C5-+ C10-2 D1-1 P3-1 R4-1 U1-12 U1-26 U1-2 U1-16)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C5-- C6-2 C7-2 C8-2 C9-2 P1-1 P2-1 P3-2 R5-2 R6-2
        U1-9 U1-21 U1-13 U1-27 U1-PAD U1-PAD@1 U1-PAD@2 U1-PAD@3 U1-PAD@4 U1-PAD@5
        U1-PAD@6 U1-PAD@7 U1-PAD@8)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 R1-1 U1-4)
    )
    (net VLOGIC
      (pins C7-1 C8-1 JP1-2 R2-1 R3-1 U1-17)
    )
    (net VREG
      (pins C9-1 JP1-3 U1-6)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 D1-2 U1-11)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1 U1-10)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2 D1-3)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3 U1-14)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4 U1-15)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 U1-1)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 U1-28)
    )
    (net VDD
      (pins JP1-1 P1-2)
    )
    (net BUSY/SYNC
      (pins P1-3 R3-2 U1-22)
    )
    (net FLAG
      (pins P1-4 R2-2 U1-24)
    )
    (net RESET
      (pins P1-5 U1-3)
    )
    (net STCK
      (pins P1-6 U1-25)
    )
    (net SDO
      (pins P1-7 U1-18)
    )
    (net CS
      (pins P1-8 U1-23)
    )
    (net SDI
      (pins P1-9 U1-20)
    )
    (net SCK
      (pins P1-10 U1-19)
    )
    (net OSCIN
      (pins P1-11 U1-7)
    )
    (net OSCOUT
      (pins P1-12 U1-8)
    )
    (net "Net-(P2-Pad2)"
      (pins P2-2 R1-2)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 RV1-3)
    )
    (net "Net-(R5-Pad1)"
      (pins R5-1 RV1-2 RV1-1 U1-5)
    )
    (class kicad_default "" BUSY/SYNC CS FLAG GND "Net-(C10-Pad1)" "Net-(C11-Pad1)"
      "Net-(C11-Pad2)" "Net-(C6-Pad1)" "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad3)"
      "Net-(J1-Pad4)" "Net-(P2-Pad2)" "Net-(R4-Pad2)" "Net-(R5-Pad1)" "Net-(R5-Pad2)"
      "Net-(R6-Pad1)" OSCIN OSCOUT RESET SCK SDI SDO STCK VDD VLOGIC VREG
      VSA
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 250.1)
      )
    )
  )
  (wiring
  )
)
