{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665585255916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665585255917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 09:34:15 2022 " "Processing started: Wed Oct 12 09:34:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665585255917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585255917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsmVend_toplevel -c fsmVend_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsmVend_toplevel -c fsmVend_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585255917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665585256460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665585256460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmvend_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmvend_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsmVend_toplevel " "Found entity 1: fsmVend_toplevel" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665585267685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585267685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665585267687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585267687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665585267689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585267689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_42.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_42.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_42 " "Found entity 1: encoder_42" {  } { { "encoder_42.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/encoder_42.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665585267690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585267690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sev_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sev_seg " "Found entity 1: sev_seg" {  } { { "sev_seg.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/sev_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665585267692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585267692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_register " "Found entity 1: state_register" {  } { { "state_register.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/state_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665585267694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585267694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_48.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_48.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_48 " "Found entity 1: decoder_48" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/decoder_48.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665585267696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585267696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statetohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file statetohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 statetoHex " "Found entity 1: statetoHex" {  } { { "statetoHex.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/statetoHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665585267700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585267700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changetohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file changetohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 changetoHex " "Found entity 1: changetoHex" {  } { { "changetoHex.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/changetoHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665585267703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585267703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guffinout_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file guffinout_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 guffinOut_logic " "Found entity 1: guffinOut_logic" {  } { { "guffinOut_logic.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/guffinOut_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665585267705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585267705 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_nCLK d_ff.sv(8) " "Verilog HDL Implicit Net warning at d_ff.sv(8): created implicit net for \"dff_nCLK\"" {  } { { "d_ff.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/d_ff.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665585267706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debug d_ff.sv(11) " "Verilog HDL Implicit Net warning at d_ff.sv(11): created implicit net for \"debug\"" {  } { { "d_ff.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/d_ff.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665585267706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ndec0 decoder_48.sv(6) " "Verilog HDL Implicit Net warning at decoder_48.sv(6): created implicit net for \"ndec0\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/decoder_48.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665585267706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ndec1 decoder_48.sv(7) " "Verilog HDL Implicit Net warning at decoder_48.sv(7): created implicit net for \"ndec1\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/decoder_48.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665585267706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ndec2 decoder_48.sv(8) " "Verilog HDL Implicit Net warning at decoder_48.sv(8): created implicit net for \"ndec2\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/decoder_48.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665585267706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ndec3 decoder_48.sv(9) " "Verilog HDL Implicit Net warning at decoder_48.sv(9): created implicit net for \"ndec3\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/decoder_48.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665585267706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dec_out8 decoder_48.sv(19) " "Verilog HDL Implicit Net warning at decoder_48.sv(19): created implicit net for \"dec_out8\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/decoder_48.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665585267706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsmVend_toplevel " "Elaborating entity \"fsmVend_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665585267745 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "guffin fsmVend_toplevel.sv(3) " "Output port \"guffin\" at fsmVend_toplevel.sv(3) has no driver" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1665585267746 "|fsmVend_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "quarter_out fsmVend_toplevel.sv(3) " "Output port \"quarter_out\" at fsmVend_toplevel.sv(3) has no driver" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1665585267746 "|fsmVend_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "halfDollar_out fsmVend_toplevel.sv(3) " "Output port \"halfDollar_out\" at fsmVend_toplevel.sv(3) has no driver" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1665585267746 "|fsmVend_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "state_high fsmVend_toplevel.sv(3) " "Output port \"state_high\" at fsmVend_toplevel.sv(3) has no driver" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1665585267746 "|fsmVend_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "state_low fsmVend_toplevel.sv(4) " "Output port \"state_low\" at fsmVend_toplevel.sv(4) has no driver" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1665585267746 "|fsmVend_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:clean " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:clean\"" {  } { { "fsmVend_toplevel.sv" "clean" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665585267747 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "guffin GND " "Pin \"guffin\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665585268256 "|fsmVend_toplevel|guffin"} { "Warning" "WMLS_MLS_STUCK_PIN" "quarter_out GND " "Pin \"quarter_out\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665585268256 "|fsmVend_toplevel|quarter_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "halfDollar_out GND " "Pin \"halfDollar_out\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665585268256 "|fsmVend_toplevel|halfDollar_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_high GND " "Pin \"state_high\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665585268256 "|fsmVend_toplevel|state_high"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_low GND " "Pin \"state_low\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665585268256 "|fsmVend_toplevel|state_low"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665585268256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665585268765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665585268765 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_CLK " "No output dependent on input pin \"key_CLK\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665585269023 "|fsmVend_toplevel|key_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665585269023 "|fsmVend_toplevel|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RES " "No output dependent on input pin \"RES\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665585269023 "|fsmVend_toplevel|RES"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "quarter_in " "No output dependent on input pin \"quarter_in\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665585269023 "|fsmVend_toplevel|quarter_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "halfDollar_in " "No output dependent on input pin \"halfDollar_in\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665585269023 "|fsmVend_toplevel|halfDollar_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dollar_in " "No output dependent on input pin \"dollar_in\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/CSC244-Project1/Quartus Files/fsmVend_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665585269023 "|fsmVend_toplevel|dollar_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665585269023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665585269025 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665585269025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665585269025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665585269071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 09:34:29 2022 " "Processing ended: Wed Oct 12 09:34:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665585269071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665585269071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665585269071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665585269071 ""}
