Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.43-p014.

Using non-default "simple" font mode ...
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.13-s017_1 (64bit) 07/30/2013 13:03 (Linux 2.6)
@(#)CDS: NanoRoute v13.13-s005 NR130716-1135/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.13-s001_1 (64bit) 07/19/2013 04:50:05 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.13-e003 (64bit) 07/30/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.13-s004_1 (64bit) Jul 30 2013 05:44:27 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.13-s001
@(#)CDS: IQRC/TQRC 12.1.1-s225 (64bit) Wed Jun 12 20:28:41 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.13-s017_1" on Wed Oct 18 23:24:26 2017 (mem=75.1M) ---
--- Running on microelnsys (x86_64 w/Linux 2.6.18-410.el5) ---
This version was compiled on Tue Jul 30 13:03:02 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> set defHierChar /
<CMD> set delaycal_input_transition_delay 0.1ps
Set Input Pin Transition Delay as 0.1 ps.
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_mmmc_file Default.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog DLX-structural-time-pow-opt.v
<CMD> set lsgOCPGainMult 1.000000
<CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> init_design

Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Wed Oct 18 23:25:16 2017
viaInitial ends at Wed Oct 18 23:25:16 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
**WARN: (ENCVL-209):	In file 'DLX-structural-time-pow-opt.v', line 44155, Treating 'wand' as 'wire' at wand.
Reading verilog netlist 'DLX-structural-time-pow-opt.v'
Inserting temporary buffers to remove assignment statements.
Module bidir_shift_rot_N_interface_NBIT32 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module bidir_shift_rot_N_interface_NBIT32 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus data_in in module bidir_shift_rot_N_interface_NBIT32 ... created as [31:0].
Undeclared bus moves in module bidir_shift_rot_N_interface_NBIT32 ... created as [4:0].
Undeclared bus data_out in module bidir_shift_rot_N_interface_NBIT32 ... created as [31:0].
Module IRAM not defined.  Created automatically.
**WARN: (ENCVL-346):	Module IRAM is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus Addr in module IRAM ... created as [29:0].
Undeclared bus Dout in module IRAM ... created as [31:0].
Module DataMemory not defined.  Created automatically.
**WARN: (ENCVL-346):	Module DataMemory is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus DataIn in module DataMemory ... created as [31:0].
Undeclared bus Addr in module DataMemory ... created as [9:0].
Undeclared bus DataOut in module DataMemory ... created as [31:0].

*** Memory Usage v#1 (Current mem = 399.820M, initial mem = 75.145M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=399.8M) ***
Top level cell is DLX.
Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.17min, fe_real=0.98min, fe_mem=424.6M) ***

{DETAILMESSAGE}**WARN: (ENCDB-2504):	Cell bidir_shift_rot_N_interface_NBIT32 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell DataMemory is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell IRAM is instantiated in the Verilog netlist, but is not defined.
Mark pin data_out[0] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_0_port in module ALU_v2 
Mark pin data_out[1] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_1_port in module ALU_v2 
Mark pin data_out[2] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_2_port in module ALU_v2 
Mark pin data_out[3] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_3_port in module ALU_v2 
Mark pin data_out[4] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_4_port in module ALU_v2 
Mark pin data_out[5] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_5_port in module ALU_v2 
Mark pin data_out[6] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_6_port in module ALU_v2 
Mark pin data_out[7] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_7_port in module ALU_v2 
Mark pin data_out[8] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_8_port in module ALU_v2 
Mark pin data_out[9] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_9_port in module ALU_v2 
Mark pin data_out[10] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_10_port in module ALU_v2 
Mark pin data_out[11] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_11_port in module ALU_v2 
Mark pin data_out[12] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_12_port in module ALU_v2 
Mark pin data_out[13] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_13_port in module ALU_v2 
Mark pin data_out[14] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_14_port in module ALU_v2 
Mark pin data_out[15] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_15_port in module ALU_v2 
Mark pin data_out[16] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_16_port in module ALU_v2 
Mark pin data_out[17] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_17_port in module ALU_v2 
Mark pin data_out[18] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_18_port in module ALU_v2 
Mark pin data_out[19] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_19_port in module ALU_v2 
Mark pin data_out[20] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_20_port in module ALU_v2 
Mark pin data_out[21] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_21_port in module ALU_v2 
Mark pin data_out[22] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_22_port in module ALU_v2 
Mark pin data_out[23] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_23_port in module ALU_v2 
Mark pin data_out[24] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_24_port in module ALU_v2 
Mark pin data_out[25] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_25_port in module ALU_v2 
Mark pin data_out[26] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_26_port in module ALU_v2 
Mark pin data_out[27] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_27_port in module ALU_v2 
Mark pin data_out[28] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_28_port in module ALU_v2 
Mark pin data_out[29] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_29_port in module ALU_v2 
Mark pin data_out[30] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_30_port in module ALU_v2 
Mark pin data_out[31] of cell bidir_shift_rot_N_interface_NBIT32 output for net SHIFTERout_31_port in module ALU_v2 
Mark pin Dout[31] of cell IRAM output for net Inst[31] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[30] of cell IRAM output for net Inst[30] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[29] of cell IRAM output for net Inst[29] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[28] of cell IRAM output for net Inst[28] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[27] of cell IRAM output for net Inst[27] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[26] of cell IRAM output for net Inst[26] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[25] of cell IRAM output for net Inst[25] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[24] of cell IRAM output for net Inst[24] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[23] of cell IRAM output for net Inst[23] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[22] of cell IRAM output for net Inst[22] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[21] of cell IRAM output for net Inst[21] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[20] of cell IRAM output for net Inst[20] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[19] of cell IRAM output for net Inst[19] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[18] of cell IRAM output for net Inst[18] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[17] of cell IRAM output for net Inst[17] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[16] of cell IRAM output for net Inst[16] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[15] of cell IRAM output for net Inst[15] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[14] of cell IRAM output for net Inst[14] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[13] of cell IRAM output for net Inst[13] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[12] of cell IRAM output for net Inst[12] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[11] of cell IRAM output for net Inst[11] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[10] of cell IRAM output for net Inst[10] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[9] of cell IRAM output for net Inst[9] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[8] of cell IRAM output for net Inst[8] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[7] of cell IRAM output for net Inst[7] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[6] of cell IRAM output for net Inst[6] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[5] of cell IRAM output for net Inst[5] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[4] of cell IRAM output for net Inst[4] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[3] of cell IRAM output for net Inst[3] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[2] of cell IRAM output for net Inst[2] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[1] of cell IRAM output for net Inst[1] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin Dout[0] of cell IRAM output for net Inst[0] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[31] of cell DataMemory output for net MEM_DataOut[31] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[30] of cell DataMemory output for net MEM_DataOut[30] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[29] of cell DataMemory output for net MEM_DataOut[29] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[28] of cell DataMemory output for net MEM_DataOut[28] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[27] of cell DataMemory output for net MEM_DataOut[27] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[26] of cell DataMemory output for net MEM_DataOut[26] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[25] of cell DataMemory output for net MEM_DataOut[25] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[24] of cell DataMemory output for net MEM_DataOut[24] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[23] of cell DataMemory output for net MEM_DataOut[23] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[22] of cell DataMemory output for net MEM_DataOut[22] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[21] of cell DataMemory output for net MEM_DataOut[21] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[20] of cell DataMemory output for net MEM_DataOut[20] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[19] of cell DataMemory output for net MEM_DataOut[19] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[18] of cell DataMemory output for net MEM_DataOut[18] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[17] of cell DataMemory output for net MEM_DataOut[17] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[16] of cell DataMemory output for net MEM_DataOut[16] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[15] of cell DataMemory output for net MEM_DataOut[15] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[14] of cell DataMemory output for net MEM_DataOut[14] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[13] of cell DataMemory output for net MEM_DataOut[13] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[12] of cell DataMemory output for net MEM_DataOut[12] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[11] of cell DataMemory output for net MEM_DataOut[11] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[10] of cell DataMemory output for net MEM_DataOut[10] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[9] of cell DataMemory output for net MEM_DataOut[9] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[8] of cell DataMemory output for net MEM_DataOut[8] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[7] of cell DataMemory output for net MEM_DataOut[7] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[6] of cell DataMemory output for net MEM_DataOut[6] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[5] of cell DataMemory output for net MEM_DataOut[5] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[4] of cell DataMemory output for net MEM_DataOut[4] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[3] of cell DataMemory output for net MEM_DataOut[3] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[2] of cell DataMemory output for net MEM_DataOut[2] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[1] of cell DataMemory output for net MEM_DataOut[1] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Mark pin DataOut[0] of cell DataMemory output for net MEM_DataOut[0] in module datapath_Nbit32_RAM_DEPTH30_I_SIZE32_DATA_MEM_SIZE10_Nlogicfun3_NALUop4 
Found empty module (bidir_shift_rot_N_interface_NBIT32).
Found empty module (DataMemory).
Found empty module (IRAM).
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 3 cells.
Building hierarchical netlist for Cell DLX ...
*** Netlist is unique.
** info: there are 2566 modules.
** info: there are 14802 stdCell insts.

*** Memory Usage v#1 (Current mem = 444.012M, initial mem = 75.145M) ***
*info - Done with setDoAssign with 178 assigns removed and 0 assigns could not be removed.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
worst best default
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'DLX_time_pow_opt.sdc' ...
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=276.9M, current mem=447.5M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
worst best default
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> fit
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.995324163955 0.700001 4.0 4.0 4.0 4.0
Adjusting Core to Left to: 4.1800. Core to Bottom to: 4.0600.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -stacked_via_top_layer metal10 -around core -jog_distance 0.095 -threshold 0.095 -nets {gnd vdd} -stacked_via_bottom_layer metal1 -layer {bottom metal9 top metal9 right metal10 left metal10} -width 0.8 -spacing 0.8 -offset 0.095

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 451.5M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 20 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal3 -spacing 0.8 -xleft_offset 15 -merge_stripes_value 0.095 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 0.8 -stacked_via_bottom_layer metal1

**ERROR: (ENCPP-190):	The net 'VDD' does not exist in design.
**ERROR: (ENCPP-1):	Error: Invalid net names specified. 
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 452.0M) ***
<CMD> addStripe -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -set_to_set_distance 20 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.8 -xleft_offset 15 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 0.8 -nets {gnd vdd} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 18 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 453.2M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal10 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -stripeSCpinTarget { blockring padring ring stripe ringpin blockpin } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal10 -crossoverViaTopLayer metal10 -targetViaBottomLayer metal1 -nets { gnd vdd }
**WARN: (ENCSR-4054):	Option "-checkAlignedSecondaryPin" is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "-checkAlignedSecondaryPin" from your script.
**WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
**WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Wed Oct 18 23:30:31 2017 ***
SPECIAL ROUTE ran on directory: /home/ms17.19/Project/DLX_final/phy_Time_Pow_opt
SPECIAL ROUTE ran on machine: microelnsys (Linux 2.6.18-410.el5 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLefConvention"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteStopBlockPin set to "nearestTarget"
srouteStripeCoreTarget set to "blockring padring ring stripe ringpin blockpin"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 942.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 47 used
Read in 47 components
  47 core components: 47 unplaced, 0 placed, 0 fixed
Read in 2 logical pins
Read in 2 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net vdd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net gnd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 260
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 130
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 980.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Wed Oct 18 23:30:32 2017
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Oct 18 23:30:32 2017

sroute post-processing starts at Wed Oct 18 23:30:32 2017
The viaGen is rebuilding shadow vias for net vdd.

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (1.68, 3.66) (2.40, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (21.58, 3.66) (21.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (41.58, 3.66) (41.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (61.58, 3.66) (61.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (81.58, 3.66) (81.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (101.58, 3.66) (101.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (121.58, 3.66) (121.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (141.58, 3.66) (141.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (161.58, 3.66) (161.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (181.58, 3.66) (181.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (190.07, 3.66) (190.79, 4.46)
sroute post-processing ends at Wed Oct 18 23:30:32 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 3.10 megs
sroute: Total Peak Memory used = 457.19 megs
**WARN: (ENCSYT-13331):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, please remove the obsolete command from your script and use 'setPlaceMode -prerouteAsObs' to replace it.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.11991 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 483.4M, InitMEM = 483.4M)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=508.547 CPU=0:00:03.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 508.5M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 1191 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=508.6M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.7 mem=514.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=520.7M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=322.2M, current mem=496.2M)
***Info:set default view from current views (1 active views)****
worst best default
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'DLX_time_pow_opt.sdc' ...
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=306.3M, current mem=477.4M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
worst best default
WARN: No Power Domain Created at this stage, default max voltage is 0
#std cell=13611 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=14165 #term=48427 #term/net=3.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=2
stdCell: 13611 single + 0 double + 0 multi
Total standard cell length = 16.0962 (mm), area = 0.0225 (mm^2)
Average module density = 0.678.
Density for the design = 0.678.
       = stdcell_area 84717 sites (22535 um^2) / alloc_area 125001 sites (33250 um^2).
Pin Density = 0.572.
            = total # of pins 48427 / total Instance area 84717.
Found multi-fanin net FS_Rst
Found multi-fanin net FATCHRstMux21_Sel
Found multi-fanin net PCMux41_Sel[1]
Found multi-fanin net PCMux41_Sel[0]
Found multi-fanin net IRAM_Rst
Found multi-fanin net RF_Rst
Found multi-fanin net RF_RD1
Found multi-fanin net RF_RD2
Found multi-fanin net R1Mux21A_Sel
Found multi-fanin net R2Mux21B_Sel
......
Found 119 (out of 14284) multi-fanin nets.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.173e-09 (6.58e-10 3.52e-09)
              Est.  stn bbox = 4.173e-09 (6.58e-10 3.52e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 517.6M
Iteration  2: Total net bbox = 4.173e-09 (6.58e-10 3.52e-09)
              Est.  stn bbox = 4.173e-09 (6.58e-10 3.52e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 517.6M
Iteration  3: Total net bbox = 3.425e+03 (1.69e+03 1.73e+03)
              Est.  stn bbox = 3.425e+03 (1.69e+03 1.73e+03)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 518.1M
Iteration  4: Total net bbox = 8.614e+04 (3.37e+04 5.25e+04)
              Est.  stn bbox = 8.614e+04 (3.37e+04 5.25e+04)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 518.1M
Iteration  5: Total net bbox = 9.939e+04 (4.71e+04 5.23e+04)
              Est.  stn bbox = 9.939e+04 (4.71e+04 5.23e+04)
              cpu = 0:00:07.0 real = 0:00:07.0 mem = 518.1M
Iteration  6: Total net bbox = 1.017e+05 (4.81e+04 5.36e+04)
              Est.  stn bbox = 1.017e+05 (4.81e+04 5.36e+04)
              cpu = 0:00:08.1 real = 0:00:08.0 mem = 519.9M
Iteration  7: Total net bbox = 1.060e+05 (5.18e+04 5.43e+04)
              Est.  stn bbox = 1.397e+05 (7.06e+04 6.90e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 514.6M
Iteration  8: Total net bbox = 1.060e+05 (5.18e+04 5.43e+04)
              Est.  stn bbox = 1.397e+05 (7.06e+04 6.90e+04)
              cpu = 0:00:05.7 real = 0:00:06.0 mem = 514.7M
Iteration  9: Total net bbox = 1.083e+05 (5.27e+04 5.56e+04)
              Est.  stn bbox = 1.431e+05 (7.26e+04 7.05e+04)
              cpu = 0:00:07.6 real = 0:00:07.0 mem = 515.7M
Iteration 10: Total net bbox = 1.083e+05 (5.27e+04 5.56e+04)
              Est.  stn bbox = 1.431e+05 (7.26e+04 7.05e+04)
              cpu = 0:00:05.6 real = 0:00:06.0 mem = 515.7M
Iteration 11: Total net bbox = 1.069e+05 (5.23e+04 5.46e+04)
              Est.  stn bbox = 1.419e+05 (7.24e+04 6.95e+04)
              cpu = 0:00:07.3 real = 0:00:07.0 mem = 518.7M
Iteration 12: Total net bbox = 1.069e+05 (5.23e+04 5.46e+04)
              Est.  stn bbox = 1.419e+05 (7.24e+04 6.95e+04)
              cpu = 0:00:06.1 real = 0:00:06.0 mem = 518.7M
Iteration 13: Total net bbox = 1.138e+05 (5.51e+04 5.86e+04)
              Est.  stn bbox = 1.479e+05 (7.48e+04 7.31e+04)
              cpu = 0:00:06.2 real = 0:00:07.0 mem = 518.7M
Iteration 14: Total net bbox = 1.138e+05 (5.51e+04 5.86e+04)
              Est.  stn bbox = 1.479e+05 (7.48e+04 7.31e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 518.7M
*** cost = 1.138e+05 (5.51e+04 5.86e+04) (cpu for global=0:01:03) real=0:01:03***
Info: 1 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:44.5 real: 0:00:45.0
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=340.8M, current mem=490.2M)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=487.3MB) @(0:01:31 - 0:01:33).
move report: preRPlace moves 13611 insts, mean move: 0.43 um, max move: 2.30 um
	max move on inst (CU/U155): (5.23, 168.48) --> (5.51, 166.46)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.109e+05 = 5.113e+04 H + 5.973e+04 V
wire length = 1.097e+05 = 5.041e+04 H + 5.927e+04 V
Placement tweakage ends.
move report: tweak moves 2293 insts, mean move: 1.53 um, max move: 16.15 um
	max move on inst (datap/RF/U199): (155.80, 32.06) --> (139.65, 32.06)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=487.3MB) @(0:01:33 - 0:01:34).
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:02.0)
move report: xdp moves 5267 insts, mean move: 1.95 um, max move: 11.99 um
	max move on inst (datap/RF/REGISTERS_reg[22][13]): (184.49, 78.26) --> (176.70, 82.46)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:02.2, real=0:00:02.0, mem=493.4MB) @(0:01:34 - 0:01:36).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=493.4MB) @(0:01:36 - 0:01:36).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 13611 insts, mean move: 1.08 um, max move: 12.68 um
	max move on inst (datap/RF/U336): (142.13, 69.36) --> (129.96, 69.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        12.68 um
  inst (datap/RF/U336) with max move: (142.135, 69.3555) -> (129.96, 69.86)
  mean    (X+Y) =         1.08 um
Total instances flipped for WireLenOpt: 9628
Total instances moved : 13611
*** cpu=0:00:05.2   mem=493.4M  mem(used)=9.2M***
[CPU] RefinePlace/total (cpu=0:00:05.2, real=0:00:05.0, mem=493.3MB) @(0:01:31 - 0:01:36).
Total net length = 1.073e+05 (5.029e+04 5.696e+04) (ext = 4.506e+02)
*** End of Placement (cpu=0:01:13, real=0:01:13, mem=493.3M) ***
default core: bins with density >  0.75 =   11 % ( 20 / 182 )
*** Free Virtual Timing Model ...(mem=485.2M)
Starting IO pin assignment...
Completed IO pin assignment.
worst best default
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'DLX_time_pow_opt.sdc' ...
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=318.9M, current mem=485.2M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
worst best default
WARN: No Power Domain Created at this stage, default max voltage is 0
***Info:reseting back to current views is done ****
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=486.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.03% H + 2.44% V (0:00:00.4 493.6M)

Phase 1e-1f Overflow: 0.00% H + 0.36% V (0:00:00.1 494.3M)

Phase 1l Overflow: 0.15% H + 2.13% V (0:00:00.1 494.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	9	 0.07%
 -4:	0	 0.00%	10	 0.07%
 -3:	0	 0.00%	31	 0.23%
 -2:	4	 0.03%	63	 0.47%
 -1:	14	 0.10%	100	 0.75%
--------------------------------------
  0:	12	 0.09%	134	 1.00%
  1:	27	 0.20%	185	 1.39%
  2:	35	 0.26%	217	 1.63%
  3:	67	 0.50%	301	 2.26%
  4:	129	 0.96%	331	 2.48%
  5:	13164	97.86%	11959	89.65%


Total length: 1.534e+05um, number of vias: 87054
M1(H) length: 6.616e+03um, number of vias: 48398
M2(V) length: 5.625e+04um, number of vias: 31828
M3(H) length: 5.991e+04um, number of vias: 5022
M4(V) length: 1.925e+04um, number of vias: 1130
M5(H) length: 4.462e+03um, number of vias: 588
M6(V) length: 6.605e+03um, number of vias: 45
M7(H) length: 7.280e+01um, number of vias: 31
M8(V) length: 1.896e+02um, number of vias: 6
M9(H) length: 5.880e+00um, number of vias: 6
M10(V) length: 2.560e+01um

Peak Memory Usage was 500.8M 
*** Finished trialRoute (cpu=0:00:02.7 mem=503.5M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.146126(H) 2.133462(V).
Start repairing congestion with level 4.
congAuto 1st round: bin height 4 and width 4
Iteration  7: Total net bbox = 1.007e+05 (4.77e+04 5.30e+04)
              Est.  stn bbox = 1.007e+05 (4.77e+04 5.30e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 512.1M
Iteration  8: Total net bbox = 1.022e+05 (4.79e+04 5.43e+04)
              Est.  stn bbox = 1.022e+05 (4.79e+04 5.43e+04)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 508.5M
Iteration  9: Total net bbox = 1.029e+05 (4.87e+04 5.42e+04)
              Est.  stn bbox = 1.029e+05 (4.87e+04 5.42e+04)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 508.5M
Iteration 10: Total net bbox = 1.102e+05 (5.17e+04 5.85e+04)
              Est.  stn bbox = 1.102e+05 (5.17e+04 5.85e+04)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 508.5M
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=489.7MB) @(0:01:55 - 0:01:57).
move report: preRPlace moves 4992 insts, mean move: 0.31 um, max move: 1.97 um
	max move on inst (datap/IRReg_0/FDS_21/U3): (103.17, 146.86) --> (102.60, 145.46)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.156e+05 = 5.562e+04 H + 6.003e+04 V
wire length = 1.109e+05 = 5.085e+04 H + 6.003e+04 V
Placement tweakage ends.
move report: tweak moves 2704 insts, mean move: 1.05 um, max move: 10.07 um
	max move on inst (datap/RF/U199): (149.72, 30.66) --> (159.79, 30.66)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=489.7MB) @(0:01:57 - 0:01:57).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=489.7MB) @(0:01:57 - 0:01:57).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 5993 insts, mean move: 0.61 um, max move: 10.45 um
	max move on inst (datap/RF/U199): (149.34, 30.66) --> (159.79, 30.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        10.45 um
  inst (datap/RF/U199) with max move: (149.34, 30.66) -> (159.79, 30.66)
  mean    (X+Y) =         0.61 um
Total instances flipped for WireLenOpt: 156
Total instances flipped, including legalization: 5496
Total instances moved : 5993
*** cpu=0:00:02.4   mem=489.7M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=489.7MB) @(0:01:55 - 0:01:57).
Total net length = 1.111e+05 (5.086e+04 6.021e+04) (ext = 4.490e+02)
*** Starting trialRoute (mem=489.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.37% V (0:00:00.4 494.3M)

Phase 1e-1f Overflow: 0.00% H + 0.12% V (0:00:00.1 494.8M)

Phase 1l Overflow: 0.02% H + 0.98% V (0:00:00.1 494.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.01%
 -4:	0	 0.00%	4	 0.03%
 -3:	0	 0.00%	12	 0.09%
 -2:	0	 0.00%	26	 0.19%
 -1:	3	 0.02%	60	 0.45%
--------------------------------------
  0:	8	 0.06%	119	 0.89%
  1:	15	 0.11%	156	 1.17%
  2:	21	 0.16%	170	 1.27%
  3:	50	 0.37%	265	 1.99%
  4:	84	 0.62%	347	 2.60%
  5:	13271	98.65%	12179	91.30%


Total length: 1.571e+05um, number of vias: 85554
M1(H) length: 6.771e+03um, number of vias: 48396
M2(V) length: 5.914e+04um, number of vias: 31069
M3(H) length: 6.182e+04um, number of vias: 4778
M4(V) length: 2.001e+04um, number of vias: 810
M5(H) length: 3.156e+03um, number of vias: 445
M6(V) length: 5.985e+03um, number of vias: 32
M7(H) length: 4.116e+01um, number of vias: 20
M8(V) length: 1.366e+02um, number of vias: 2
M9(H) length: 1.680e+00um, number of vias: 2
M10(V) length: 1.120e+01um

Peak Memory Usage was 501.3M 
*** Finished trialRoute (cpu=0:00:02.5 mem=503.7M) ***

congAuto2 2nd round: bin height 2 and width 2
Iteration  9: Total net bbox = 1.058e+05 (5.03e+04 5.55e+04)
              Est.  stn bbox = 1.058e+05 (5.03e+04 5.55e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 512.1M
Iteration 10: Total net bbox = 1.115e+05 (5.26e+04 5.89e+04)
              Est.  stn bbox = 1.115e+05 (5.26e+04 5.89e+04)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 507.1M
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=489.7MB) @(0:02:07 - 0:02:09).
move report: preRPlace moves 2739 insts, mean move: 0.27 um, max move: 1.78 um
	max move on inst (datap/RF/U1955): (148.77, 26.46) --> (148.39, 27.86)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.155e+05 = 5.560e+04 H + 5.995e+04 V
wire length = 1.111e+05 = 5.112e+04 H + 5.995e+04 V
Placement tweakage ends.
move report: tweak moves 2167 insts, mean move: 1.11 um, max move: 13.11 um
	max move on inst (datap/RF/U302): (144.59, 32.06) --> (131.48, 32.06)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=489.7MB) @(0:02:09 - 0:02:09).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=489.7MB) @(0:02:09 - 0:02:09).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 4066 insts, mean move: 0.69 um, max move: 13.11 um
	max move on inst (datap/RF/U302): (144.59, 32.06) --> (131.48, 32.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        13.11 um
  inst (datap/RF/U302) with max move: (144.59, 32.06) -> (131.48, 32.06)
  mean    (X+Y) =         0.69 um
Total instances flipped for WireLenOpt: 131
Total instances flipped, including legalization: 6916
Total instances moved : 4066
*** cpu=0:00:02.3   mem=489.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=489.7MB) @(0:02:07 - 0:02:09).
Total net length = 1.114e+05 (5.113e+04 6.025e+04) (ext = 4.464e+02)
*** Starting trialRoute (mem=489.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 1.39% V (0:00:00.4 494.3M)

Phase 1e-1f Overflow: 0.00% H + 0.23% V (0:00:00.1 494.8M)

Phase 1l Overflow: 0.02% H + 1.33% V (0:00:00.1 494.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.02%
 -4:	0	 0.00%	10	 0.07%
 -3:	0	 0.00%	17	 0.13%
 -2:	0	 0.00%	29	 0.22%
 -1:	3	 0.02%	80	 0.60%
--------------------------------------
  0:	6	 0.04%	150	 1.12%
  1:	14	 0.10%	164	 1.23%
  2:	20	 0.15%	241	 1.81%
  3:	40	 0.30%	278	 2.08%
  4:	83	 0.62%	333	 2.50%
  5:	13286	98.77%	12035	90.22%


Total length: 1.573e+05um, number of vias: 85900
M1(H) length: 6.709e+03um, number of vias: 48419
M2(V) length: 5.970e+04um, number of vias: 31596
M3(H) length: 6.238e+04um, number of vias: 4586
M4(V) length: 1.921e+04um, number of vias: 785
M5(H) length: 3.192e+03um, number of vias: 455
M6(V) length: 5.922e+03um, number of vias: 27
M7(H) length: 2.184e+01um, number of vias: 24
M8(V) length: 1.306e+02um, number of vias: 4
M9(H) length: 2.520e+00um, number of vias: 4
M10(V) length: 2.240e+01um

Peak Memory Usage was 501.3M 
*** Finished trialRoute (cpu=0:00:02.7 mem=503.7M) ***

End of congRepair (cpu=0:00:35.3, real=0:00:36.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:55, real = 0: 1:56, mem = 503.7M **
<CMD> fit
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 509.7M, totSessionCpu=0:02:13 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=511.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=511.4M) ***

Extraction called for design 'DLX' of instances=13611 and nets=14866 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 511.441M)
Found active setup analysis view default
Found active hold analysis view default
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=557.785 CPU=0:00:05.0 REAL=0:00:05.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.438  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3213   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    191 (191)     |   -2.233   |    193 (194)     |
|   max_tran     |    58 (2085)     |   -0.945   |    58 (2085)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.773%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 560.1M, totSessionCpu=0:02:21 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 561.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 561.2M) ***
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 2039 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 562.6M, totSessionCpu=0:02:24 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 2 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 80 non-ignored multi-driver nets.
*       : 77 unbuffered.
*       : 77 bufferable.
*       : 0 targeted for timing fix; 0 buffered.
*       : 1 targeted for DRV fix; 1 buffered.
*       : buffered 1 multi-driver nets total:
*       : used 1 buffers of type 'CLKBUF_X2'.
*** Finished buffering multi-driver nets (CPU=0:00:00.6, MEM=563.0M) ***
Extraction called for design 'DLX' of instances=11573 and nets=13770 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 563.180M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 555.5M, InitMEM = 555.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=560.637 CPU=0:00:04.5 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 560.6M) ***
End: Processing multi-driver nets
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|   150   |  4916   |   226   |    226  |     0   |     0   |     0   |     0   | 0.42 |  60.29  |            |           |
|     0   |     0   |     7   |      7  |     0   |     0   |     0   |     0   | 0.48 |  60.78  |   0:00:16.0|     630.8M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:16.3 real=0:00:16.0 mem=630.8M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 587.7M, totSessionCpu=0:02:49 **
Begin: GigaOpt High fanout net optimization
Info: 2 clock nets excluded from IPO operation.
Iter 1: high fanout nets: 0 density 60.783512
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 2 clock nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 81 multi-driver nets excluded.
*info: 1224 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.000|   0.000|    60.78%|   0:00:00.0|  628.1M|   default|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=628.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=628.1M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 585.7M, totSessionCpu=0:02:53 **
*** Timing Is met
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Info: 2 clock nets excluded from IPO operation.
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 60.78
** reclaim pass 0 (1.2) : commits = 5
** reclaim pass 1 (1.1) : commits = 21
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 60.74

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 5 Resize = 21 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |      21  |       2    |
| Num insts Downsized               |      21  |       2    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:03.4) (real = 0:00:03.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 589.9M, totSessionCpu=0:02:56 **
**INFO : Launching the early exit mechanism
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 11683 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 6.04 % ( 11 / 182 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=586.9MB) @(0:02:57 - 0:02:57).
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=586.9MB) @(0:02:57 - 0:02:59).
move report: preRPlace moves 357 insts, mean move: 0.31 um, max move: 1.59 um
	max move on inst (datap/RF/FE_OFC46_n20758): (84.93, 99.26) --> (85.12, 100.66)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.070e+05 = 4.940e+04 H + 5.760e+04 V
wire length = 1.068e+05 = 4.915e+04 H + 5.760e+04 V
Placement tweakage ends.
move report: tweak moves 322 insts, mean move: 1.45 um, max move: 13.11 um
	max move on inst (datap/FE_OFC7_DECODE_En): (46.17, 135.66) --> (59.28, 135.66)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=586.9MB) @(0:02:59 - 0:02:59).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=586.9MB) @(0:02:59 - 0:02:59).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 558 insts, mean move: 0.92 um, max move: 13.30 um
	max move on inst (datap/FE_OFC7_DECODE_En): (45.98, 135.66) --> (59.28, 135.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        13.30 um
  inst (datap/FE_OFC7_DECODE_En) with max move: (45.98, 135.66) -> (59.28, 135.66)
  mean    (X+Y) =         0.92 um
Total instances flipped for WireLenOpt: 120
Total instances flipped, including legalization: 191
Total instances moved : 558
*** cpu=0:00:02.0   mem=586.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=586.9MB) @(0:02:57 - 0:02:59).
Total net length = 1.067e+05 (4.916e+04 5.757e+04) (ext = 4.496e+02)
default core: bins with density >  0.75 = 5.49 % ( 10 / 182 )
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=586.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 1.37% V (0:00:00.3 586.2M)

Phase 1e-1f Overflow: 0.00% H + 0.23% V (0:00:00.1 586.7M)

Phase 1l Overflow: 0.03% H + 1.38% V (0:00:00.1 586.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	6	 0.04%
 -4:	0	 0.00%	6	 0.04%
 -3:	0	 0.00%	16	 0.12%
 -2:	1	 0.01%	37	 0.28%
 -1:	3	 0.02%	77	 0.58%
--------------------------------------
  0:	6	 0.04%	139	 1.04%
  1:	9	 0.07%	149	 1.12%
  2:	29	 0.22%	212	 1.59%
  3:	36	 0.27%	271	 2.03%
  4:	81	 0.60%	320	 2.40%
  5:	13287	98.77%	12107	90.76%


Total length: 1.484e+05um, number of vias: 77124
M1(H) length: 6.000e+03um, number of vias: 42665
M2(V) length: 5.462e+04um, number of vias: 28689
M3(H) length: 5.985e+04um, number of vias: 4455
M4(V) length: 1.859e+04um, number of vias: 768
M5(H) length: 3.063e+03um, number of vias: 463
M6(V) length: 5.900e+03um, number of vias: 32
M7(H) length: 1.792e+01um, number of vias: 32
M8(V) length: 3.373e+02um, number of vias: 10
M9(H) length: 5.880e+00um, number of vias: 10
M10(V) length: 6.240e+01um

Peak Memory Usage was 592.2M 
*** Finished trialRoute (cpu=0:00:02.3 mem=588.9M) ***

Extraction called for design 'DLX' of instances=11683 and nets=13885 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 588.938M)
Trial Route Overflow 0.0328145522032(H) 1.37856948128(V)
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 4.
Iteration  7: Total net bbox = 9.828e+04 (4.64e+04 5.19e+04)
              Est.  stn bbox = 9.828e+04 (4.64e+04 5.19e+04)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 593.7M
Iteration  8: Total net bbox = 9.818e+04 (4.59e+04 5.23e+04)
              Est.  stn bbox = 9.818e+04 (4.59e+04 5.23e+04)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 590.7M
Iteration  9: Total net bbox = 9.947e+04 (4.69e+04 5.25e+04)
              Est.  stn bbox = 9.947e+04 (4.69e+04 5.25e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 590.7M
Iteration 10: Total net bbox = 1.057e+05 (4.92e+04 5.64e+04)
              Est.  stn bbox = 1.057e+05 (4.92e+04 5.64e+04)
              cpu = 0:00:02.9 real = 0:00:02.0 mem = 590.7M
End of congRepair (cpu=0:00:14.6, real=0:00:15.0)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 11683 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=579.0MB) @(0:03:17 - 0:03:18).
move report: preRPlace moves 2859 insts, mean move: 0.30 um, max move: 1.97 um
	max move on inst (datap/RF/U2765): (185.63, 121.66) --> (185.06, 120.26)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.100e+05 = 5.246e+04 H + 5.753e+04 V
wire length = 1.059e+05 = 4.837e+04 H + 5.753e+04 V
Placement tweakage ends.
move report: tweak moves 1955 insts, mean move: 1.18 um, max move: 12.35 um
	max move on inst (datap/RF/U361): (145.54, 13.86) --> (157.89, 13.86)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=579.0MB) @(0:03:18 - 0:03:18).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=579.0MB) @(0:03:18 - 0:03:19).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3871 insts, mean move: 0.71 um, max move: 12.16 um
	max move on inst (datap/RF/U361): (145.73, 13.86) --> (157.89, 13.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        12.16 um
  inst (datap/RF/U361) with max move: (145.73, 13.86) -> (157.89, 13.86)
  mean    (X+Y) =         0.71 um
Total instances flipped for WireLenOpt: 123
Total instances flipped, including legalization: 5622
Total instances moved : 3871
*** cpu=0:00:02.0   mem=579.0M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=579.0MB) @(0:03:17 - 0:03:19).
Total net length = 1.062e+05 (4.839e+04 5.784e+04) (ext = 4.652e+02)
default core: bins with density >  0.75 = 5.49 % ( 10 / 182 )
*** Starting trialRoute (mem=579.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.68% V (0:00:00.4 582.6M)

Phase 1e-1f Overflow: 0.00% H + 0.08% V (0:00:00.1 583.1M)

Phase 1l Overflow: 0.00% H + 0.74% V (0:00:00.1 583.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	4	 0.03%
 -3:	0	 0.00%	7	 0.05%
 -2:	0	 0.00%	22	 0.16%
 -1:	0	 0.00%	48	 0.36%
--------------------------------------
  0:	5	 0.04%	82	 0.61%
  1:	12	 0.09%	132	 0.99%
  2:	13	 0.10%	177	 1.33%
  3:	40	 0.30%	230	 1.72%
  4:	74	 0.55%	385	 2.89%
  5:	13308	98.93%	12253	91.85%


Total length: 1.489e+05um, number of vias: 76120
M1(H) length: 6.125e+03um, number of vias: 42653
M2(V) length: 5.576e+04um, number of vias: 28195
M3(H) length: 5.915e+04um, number of vias: 4249
M4(V) length: 1.930e+04um, number of vias: 661
M5(H) length: 3.198e+03um, number of vias: 340
M6(V) length: 5.290e+03um, number of vias: 14
M7(H) length: 1.568e+01um, number of vias: 8
M8(V) length: 7.140e+01um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um

Peak Memory Usage was 588.6M 
*** Finished trialRoute (cpu=0:00:02.3 mem=585.0M) ***

Extraction called for design 'DLX' of instances=11683 and nets=13885 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 584.980M)
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=571.137 CPU=0:00:04.1 REAL=0:00:04.0)

------------------------------------------------------------
     Summary (cpu=0.42min real=0.42min mem=585.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.367  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.007   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.740%
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 573.4M, totSessionCpu=0:03:27 **
Begin: GigaOpt DRV Optimization
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    18   |     18  |     0   |     0   |     0   |     0   | 0.37 |  60.74  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.37 |  60.78  |   0:00:05.0|     708.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.37 |  60.78  |   0:00:00.0|     708.1M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:05.2 real=0:00:05.0 mem=708.1M) ***

*** Starting refinePlace (0:03:34 mem=708.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 11685 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 5.49 % ( 10 / 182 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:01.0, mem=708.5MB) @(0:03:34 - 0:03:35).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=708.6MB) @(0:03:35 - 0:03:36).
move report: preRPlace moves 32 insts, mean move: 0.20 um, max move: 0.38 um
	max move on inst (datap/RF/U207): (110.39, 72.66) --> (110.01, 72.66)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=708.6MB) @(0:03:36 - 0:03:36).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 32 insts, mean move: 0.20 um, max move: 0.38 um
	max move on inst (datap/RF/U207): (110.39, 72.66) --> (110.01, 72.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (datap/RF/U207) with max move: (110.39, 72.66) -> (110.01, 72.66)
  mean    (X+Y) =         0.20 um
Total instances moved : 32
*** cpu=0:00:01.6   mem=708.6M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=708.3MB) @(0:03:34 - 0:03:36).
*** maximum move = 0.4um ***
*** Finished refinePlace (0:03:36 mem=708.3M) ***
*** Finished re-routing un-routed nets (708.3M) ***

*** Finish Physical Update (cpu=0:00:02.5 real=0:00:03.0 mem=708.3M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.16min real=0.17min mem=591.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.367  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.776%
Routing Overflow: 0.00% H and 0.74% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:24, real = 0:01:24, mem = 591.4M, totSessionCpu=0:03:37 **
*** Timing Is met
*** Check timing (0:00:00.0)
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 2 clock nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 81 multi-driver nets excluded.
*info: 1229 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 60.78

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=634.1M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=591.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.367  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.776%
Routing Overflow: 0.00% H and 0.74% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:27, mem = 591.3M, totSessionCpu=0:03:40 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=589.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.367  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.776%
Routing Overflow: 0.00% H and 0.74% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:28, mem = 589.0M, totSessionCpu=0:03:41 **
Begin: GigaOpt harden opt
Info: 2 clock nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 81 multi-driver nets excluded.
*info: 1229 no-driver nets excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.367|   0.000|    60.78%|   0:00:00.0|  634.3M|   default| reg2reg | datap/StatusRegEX/Q_reg/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=634.1M) ***
End: GigaOpt harden opt
*** Starting trialRoute (mem=590.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.68% V (0:00:00.5 595.4M)

Phase 1e-1f Overflow: 0.00% H + 0.08% V (0:00:00.1 596.0M)

Phase 1l Overflow: 0.00% H + 0.73% V (0:00:00.1 596.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	4	 0.03%
 -3:	0	 0.00%	7	 0.05%
 -2:	0	 0.00%	22	 0.16%
 -1:	0	 0.00%	46	 0.34%
--------------------------------------
  0:	6	 0.04%	87	 0.65%
  1:	11	 0.08%	129	 0.97%
  2:	13	 0.10%	176	 1.32%
  3:	40	 0.30%	231	 1.73%
  4:	76	 0.56%	389	 2.92%
  5:	13306	98.91%	12249	91.82%


Total length: 1.489e+05um, number of vias: 76116
M1(H) length: 6.113e+03um, number of vias: 42665
M2(V) length: 5.580e+04um, number of vias: 28202
M3(H) length: 5.919e+04um, number of vias: 4246
M4(V) length: 1.932e+04um, number of vias: 645
M5(H) length: 3.144e+03um, number of vias: 336
M6(V) length: 5.269e+03um, number of vias: 14
M7(H) length: 1.708e+01um, number of vias: 8
M8(V) length: 7.140e+01um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um

Peak Memory Usage was 601.5M 
*** Finished trialRoute (cpu=0:00:03.1 mem=590.8M) ***

Extraction called for design 'DLX' of instances=11685 and nets=13887 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 590.820M)
*** Starting delays update (0:03:47 mem=587.8M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=574.07 CPU=0:00:04.3 REAL=0:00:04.0)
*** Finished delays update (0:03:52 mem=576.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 0.37 |  60.78  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.37 |  60.78  |   0:00:01.0|     681.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.37 |  60.78  |   0:00:00.0|     681.2M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=681.2M) ***

*** Starting refinePlace (0:03:55 mem=681.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 11685 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=681.8MB) @(0:03:56 - 0:03:56).
move report: rPlace moves 2 insts, mean move: 0.89 um, max move: 1.59 um
	max move on inst (datap/ALU/MUL/U386): (36.48, 60.06) --> (36.67, 58.66)
move report: overall moves 2 insts, mean move: 0.89 um, max move: 1.59 um
	max move on inst (datap/ALU/MUL/U386): (36.48, 60.06) --> (36.67, 58.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.59 um
  inst (datap/ALU/MUL/U386) with max move: (36.48, 60.06) -> (36.67, 58.66)
  mean    (X+Y) =         0.89 um
Total instances moved : 2
*** cpu=0:00:00.1   mem=681.8M  mem(used)=0.3M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=681.6MB) @(0:03:56 - 0:03:56).
*** maximum move = 1.6um ***
*** Finished refinePlace (0:03:56 mem=681.6M) ***
*** Finished re-routing un-routed nets (681.6M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=681.6M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: 0.366800010204 -> 0.365799993277 (bump = 0.001000016927)
Begin: all path group post-eco optimization
Info: 2 clock nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 81 multi-driver nets excluded.
*info: 1229 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 60.78

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=634.1M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: 0.366800010204 -> 0.365799993277 (bump = 0.001000016927)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
High effort path group WNS change after trial route: 0.366800010204 -> 0.365799993277 (bump = 0.001000016927)
Begin: path group based post-eco optimization
Info: 2 clock nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 81 multi-driver nets excluded.
*info: 1229 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 60.78

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=634.1M) ***

End: path group based post-eco optimization
High effort path group WNS change after post-eco optimization: 0.366800010204 -> 0.365799993277 (bump = 0.001000016927)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=588.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=588.9M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'DLX' of instances=11685 and nets=13887 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 591.488M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 584.0M, InitMEM = 584.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=573.941 CPU=0:00:04.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 573.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:52, real = 0:01:52, mem = 573.9M, totSessionCpu=0:04:05 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.366  |  0.366  |  2.884  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3023   |  1933   |  1450   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.780%
Routing Overflow: 0.00% H and 0.73% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:53, real = 0:01:54, mem = 574.1M, totSessionCpu=0:04:07 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
*** Finished optDesign ***
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> createClockTreeSpec -bufferList {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default
Default Analysis Views is default


****** AutoClockRootPin ******
AutoClockRootPin 1: Clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=582.9M) ***
*** End createClockTreeSpec (cpu=0:00:00.3, real=0:00:00.0, mem=582.1M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 582.1M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default
Default Analysis Views is default


****** AutoClockRootPin ******
AutoClockRootPin 1: Clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=582.1M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (1745) instances, and (0) nets in Clock Clk.
*** End changeClockStatus (cpu=0:00:00.3, real=0:00:00.0, mem=582.1M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-951):	Net Clk have 1665 pins.
**WARN: (ENCCK-951):	Net Clk have 1665 pins.
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
*** 1 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock Clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 582.898M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=582.1M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-951):	Net Clk have 1665 pins.
**WARN: (ENCCK-951):	Net Clk have 1665 pins.
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Allocate Placement Memory Finished (MEM: 574.367M)

Start to trace clock trees ...
*** Begin Tracer (mem=574.4M) ***
Tracing Clock Clk ...

Reconvergent mux Check for spec:Clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=574.4M) ***
***** Allocate Obstruction Memory  Finished (MEM: 574.367M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          4.2(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (Clk) Diagnostic check Parameters
Assumed driver input transition                   :          8.1(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock Clk has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.1 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.1 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------
INV_X2               : CU/U3               

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          38(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          38(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          100 Ohm (user set)
   Net length threshold for resistance checks     :          38 um (derived 200*M2 layer pitch)


****** Clock (Clk) Diagnostic check Parameters
Assumed driver input transition                   :          8.1(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          4.716500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (Clk) Structure
Max. Skew           : 140(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF_X1) (CLKBUF_X2) (CLKBUF_X3) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 1744
Nr.          Rising  Sync Pins  : 1663
Nr. Inverter Rising  Sync Pins  : 81
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (CU/U3/A)
Output_Pin: (CU/U3/ZN)
Output_Net: (CU/notClk)   
**** CK_START: TopDown Tree Construction for CU/notClk (81-leaf) (mem=574.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=3[72,75*] N81 B4 G1 A7(6.7) L[2,2] score=15569 cpu=0:00:00.0 mem=574M 

**** CK_END: TopDown Tree Construction for CU/notClk (cpu=0:00:00.7, real=0:00:01.0, mem=574.4M)



**** CK_START: Update Database (mem=574.4M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=574.4M)
**** CK_START: Macro Models Generation (mem=574.4M)

Macro model: Skew=3[72,75]ps N5 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=574.4M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (Clk)
Output_Net: (Clk)   
**** CK_START: TopDown Tree Construction for Clk (1664-leaf) (1 macro model) (mem=574.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=52[212,264*] N1664 B52 G2 A70(69.7) L[4,4] C1/2 score=39606 cpu=0:00:19.0 mem=576M 

**** CK_END: TopDown Tree Construction for Clk (cpu=0:00:19.2, real=0:00:19.0, mem=575.5M)
Memory increase =1M



**** CK_START: Update Database (mem=575.5M)
52 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=575.7M)
coherent-synthesis

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 4.716500 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:02.0, mem=566.1MB) @(0:04:29 - 0:04:30).
move report: preRPlace moves 73 insts, mean move: 0.82 um, max move: 3.37 um
	max move on inst (datap/RF/U1233): (94.24, 114.66) --> (93.67, 111.86)
wireLenOptFixPriorityInst 56 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=566.1MB) @(0:04:30 - 0:04:30).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 73 insts, mean move: 0.82 um, max move: 3.37 um
	max move on inst (datap/RF/U1233): (94.24, 114.66) --> (93.67, 111.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.37 um
  inst (datap/RF/U1233) with max move: (94.24, 114.66) -> (93.67, 111.86)
  mean    (X+Y) =         0.82 um
Total instances moved : 73
*** cpu=0:00:01.6   mem=566.1M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=566.1MB) @(0:04:29 - 0:04:30).
***** Refine Placement Finished (CPU Time: 0:00:01.6  MEM: 566.117M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:01.7 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: default
********** Clock Clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 1744
Nr. of Buffer                  : 56
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CU/CWSF_reg[40]/CK 268.3(ps)
Min trig. edge delay at sink(R): datap/RF/REGISTERS_reg[14][1]/CK 213.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 213.5~268.3(ps)        0~10(ps)            
Fall Phase Delay               : 230.2~252.9(ps)        0~10(ps)            
Trig. Edge Skew                : 54.8(ps)               140(ps)             
Rise Skew                      : 54.8(ps)               
Fall Skew                      : 22.7(ps)               
Max. Rise Buffer Tran.         : 33.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 33(ps)                 200(ps)             
Max. Rise Sink Tran.           : 85.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 85.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 9.8(ps)                0(ps)               
Min. Fall Buffer Tran.         : 9.4(ps)                0(ps)               
Min. Rise Sink Tran.           : 23.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 22.9(ps)               0(ps)               

view default : skew = 54.8ps (required = 140ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'default'...
*** Look For Reconvergent Clock Component ***
The clock tree Clk has no reconvergent cell.
Reducing the latency of clock tree 'Clk' in 'default' view ...

Calculating pre-route downstream delay for clock tree 'Clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'Clk__L3_I21' from (231420 190120) to (171380 229320)
moving 'Clk__L2_I8' from (273220 131320) to (273220 215320)
moving 'Clk__L1_I0' from (374680 192920) to (329080 204120)
moving 'Clk__L2_I8' from (273220 215320) to (250420 218120)
moving 'Clk__L1_I0' from (329080 204120) to (317680 204120)
moving 'Clk__L2_I8' from (250420 218120) to (244720 218120)
moving 'Clk__L1_I0' from (317680 204120) to (316540 204120)
moving 'Clk__L3_I21' from (171380 229320) to (157320 271320)
moving 'Clk__L2_I8' from (244720 218120) to (237120 237720)
moving 'Clk__L1_I0' from (316540 204120) to (312740 215320)
inserting cloning CU/Clk__I0(INV_X2) loc=(68020 327320) of the inst CU/U3
moving 'CU/Clk__I0' from (68020 327320) to (95760 271320)
inserting cloning Clk__I1(CLKBUF_X3) loc=(157320 271320) of the inst Clk__L3_I21
moving 'Clk__L3_I21' from (157320 271320) to (153520 282520)
inserting cloning Clk__I2(CLKBUF_X3) loc=(237120 237720) of the inst Clk__L2_I8
moving 'Clk__L1_I0' from (312740 215320) to (290700 209720)
MaxTriggerDelay: 228.6 (ps)
MinTriggerDelay: 205 (ps)
Skew: 23.6 (ps)
*** Finished Latency Reduction ((cpu=0:00:03.2 real=0:00:03.0 mem=566.1M) ***
Reducing the skew of clock tree 'Clk' in 'default' view ...

MaxTriggerDelay: 228.6 (ps)
MinTriggerDelay: 205 (ps)
Skew: 23.6 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=566.1M) ***
Resized (CLKBUF_X2->CLKBUF_X3): Clk__L2_I8
Resized (CLKBUF_X2->CLKBUF_X3): Clk__L3_I21
Resized (CLKBUF_X2->CLKBUF_X3): Clk__I1
Resized (CLKBUF_X2->CLKBUF_X3): Clk__I2
Inserted cell (CLKBUF_X3): Clk__I1
Inserted cell (INV_X2): CU/Clk__I0
Inserted cell (CLKBUF_X3): Clk__I2
resized 4 standard cell(s).
inserted 3 standard cell(s).
deleted 0 standard cell(s).
moved 13 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:03.2 real=0:00:03.0 mem=566.1M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:02.0, mem=566.1MB) @(0:04:34 - 0:04:35).
move report: preRPlace moves 8 insts, mean move: 0.36 um, max move: 0.57 um
	max move on inst (Clk__L2_I8): (118.56, 118.86) --> (119.13, 118.86)
wireLenOptFixPriorityInst 59 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=566.1MB) @(0:04:35 - 0:04:35).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8 insts, mean move: 0.36 um, max move: 0.57 um
	max move on inst (Clk__L2_I8): (118.56, 118.86) --> (119.13, 118.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.57 um
  inst (Clk__L2_I8) with max move: (118.56, 118.86) -> (119.13, 118.86)
  mean    (X+Y) =         0.36 um
Total instances moved : 8
*** cpu=0:00:01.4   mem=566.1M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=566.1MB) @(0:04:34 - 0:04:35).
***** Refine Placement Finished (CPU Time: 0:00:01.6  MEM: 566.117M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: default
********** Clock Clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 1744
Nr. of Buffer                  : 59
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): datap/PCinst/PC_DATAP_reg[7]/CK 228.8(ps)
Min trig. edge delay at sink(R): datap/RF/REGISTERS_reg[16][14]/CK 205.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 205.2~228.8(ps)        0~10(ps)            
Fall Phase Delay               : 202.2~245.1(ps)        0~10(ps)            
Trig. Edge Skew                : 23.6(ps)               140(ps)             
Rise Skew                      : 23.6(ps)               
Fall Skew                      : 42.9(ps)               
Max. Rise Buffer Tran.         : 31.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 30.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 85.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 85.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 9.6(ps)                0(ps)               
Min. Fall Buffer Tran.         : 5.8(ps)                0(ps)               
Min. Rise Sink Tran.           : 23.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 22.9(ps)               0(ps)               

view default : skew = 23.6ps (required = 140ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:05.1 real=0:00:05.0 mem=566.1M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=566.5MB) @(0:04:36 - 0:04:36).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 59 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=566.5MB) @(0:04:36 - 0:04:36).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=566.5M  mem(used)=0.4M***
[CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=566.2MB) @(0:04:36 - 0:04:36).
***** Refine Placement Finished (CPU Time: 0:00:00.5  MEM: 566.242M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: default
********** Clock Clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 4
Nr. of Sinks                   : 1744
Nr. of Buffer                  : 57
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): datap/PCinst/PC_DATAP_reg[7]/CK 228.8(ps)
Min trig. edge delay at sink(R): datap/RF/REGISTERS_reg[16][14]/CK 205.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 205.2~228.8(ps)        0~10(ps)            
Fall Phase Delay               : 202.2~245.1(ps)        0~10(ps)            
Trig. Edge Skew                : 23.6(ps)               140(ps)             
Rise Skew                      : 23.6(ps)               
Fall Skew                      : 42.9(ps)               
Max. Rise Buffer Tran.         : 31.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 30.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 85.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 85.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 9.6(ps)                0(ps)               
Min. Fall Buffer Tran.         : 5.8(ps)                0(ps)               
Min. Rise Sink Tran.           : 23.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 22.9(ps)               0(ps)               

view default : skew = 23.6ps (required = 140ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Wed Oct 18 23:38:08 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 566.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 595.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 598.00 (Mb)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Oct 18 23:38:09 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct 18 23:38:10 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1348           0        4488    71.88%
#  Metal 2        V        1013           0        4488     0.00%
#  Metal 3        H        1324           0        4488     0.00%
#  Metal 4        V         674           0        4488     0.00%
#  Metal 5        H         662           0        4488     0.00%
#  Metal 6        V         674           0        4488     0.00%
#  Metal 7        H         224           0        4488    12.59%
#  Metal 8        V         229           0        4488     5.06%
#  Metal 9        H         112           6        4488    33.91%
#  Metal 10       V          83          32        4488    23.42%
#  --------------------------------------------------------------
#  Total                   6343       3.29%  44880    14.69%
#
#  61 nets (0.44%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 600.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.00 (Mb)
#
#start global routing iteration 2...
#There are 61 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.00 (Mb)
#
#start global routing iteration 3...
#There are 61 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 61
#Total wire length = 7546 um.
#Total half perimeter of net bounding box = 3725 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 88 um.
#Total wire length on LAYER metal3 = 4582 um.
#Total wire length on LAYER metal4 = 2876 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4393
#Up-Via Summary (total 4393):
#           
#-----------------------
#  Metal 1         1864
#  Metal 2         1555
#  Metal 3          974
#-----------------------
#                  4393 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 61 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.00 (Mb)
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.00 (Mb)
#Total memory = 602.00 (Mb)
#Peak memory = 631.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.7% of the total area was rechecked for DRC, and 81.0% required routing.
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 607.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 607.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 61
#Total wire length = 7644 um.
#Total half perimeter of net bounding box = 3725 um.
#Total wire length on LAYER metal1 = 2 um.
#Total wire length on LAYER metal2 = 262 um.
#Total wire length on LAYER metal3 = 3941 um.
#Total wire length on LAYER metal4 = 3440 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5503
#Up-Via Summary (total 5503):
#           
#-----------------------
#  Metal 1         1864
#  Metal 2         1819
#  Metal 3         1820
#-----------------------
#                  5503 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 3.00 (Mb)
#Total memory = 605.00 (Mb)
#Peak memory = 647.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 3.00 (Mb)
#Total memory = 605.00 (Mb)
#Peak memory = 647.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 605.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 592.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 26.00 (Mb)
#Total memory = 592.00 (Mb)
#Peak memory = 647.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct 18 23:38:24 2017
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 38 microns

Allowed deviation from route guide is 50%

**WARN: (ENCCK-6327):	The final routing for net "Clk__L3_N29" is significantly different from the pre-route estimation. Pre-route length estimation: total = 143.82 microns, max path length = 39.025 microns; Routed result: total = 157.56 microns, max path length = 66.71 microns.
**WARN: (ENCCK-6327):	The final routing for net "CU/notClk__L1_N1" is significantly different from the pre-route estimation. Pre-route length estimation: total = 73.165 microns, max path length = 33.175 microns; Routed result: total = 85.35 microns, max path length = 53.55 microns.

Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
**WARN: (ENCCK-6350):	Clock net CU/notClk__L1_N1 has 36.9691 percent resistance deviation between preRoute resistance (357.033 ohm) and after route resistance (566.441 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N9 has 36.2195 percent resistance deviation between preRoute resistance (793.562 ohm) and after route resistance (1244.21 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CU/notClk__L1_N2 has 35.8907 percent resistance deviation between preRoute resistance (323.651 ohm) and after route resistance (504.843 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N11 has 34.3071 percent resistance deviation between preRoute resistance (771.297 ohm) and after route resistance (1174.09 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CU/notClk__L1_N0 has 34.1527 percent resistance deviation between preRoute resistance (330.605 ohm) and after route resistance (502.079 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N17 has 33.5766 percent resistance deviation between preRoute resistance (766.449 ohm) and after route resistance (1153.88 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N27 has 33.2141 percent resistance deviation between preRoute resistance (746.112 ohm) and after route resistance (1117.17 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N26 has 33.1295 percent resistance deviation between preRoute resistance (799.796 ohm) and after route resistance (1196.04 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N20 has 33.0754 percent resistance deviation between preRoute resistance (802.257 ohm) and after route resistance (1198.75 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N12 has 32.7344 percent resistance deviation between preRoute resistance (766.201 ohm) and after route resistance (1139.07 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N33 has 32.7043 percent resistance deviation between preRoute resistance (846.28 ohm) and after route resistance (1257.55 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N22 has 32.1754 percent resistance deviation between preRoute resistance (866.695 ohm) and after route resistance (1277.85 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CU/notClk__L1_N3 has 32.0614 percent resistance deviation between preRoute resistance (342.079 ohm) and after route resistance (503.511 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N7 has 31.8933 percent resistance deviation between preRoute resistance (744.022 ohm) and after route resistance (1092.44 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N19 has 31.8739 percent resistance deviation between preRoute resistance (932.574 ohm) and after route resistance (1368.89 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N29 has 31.7504 percent resistance deviation between preRoute resistance (775.246 ohm) and after route resistance (1135.9 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N28 has 31.6357 percent resistance deviation between preRoute resistance (830.049 ohm) and after route resistance (1214.16 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N32 has 31.5902 percent resistance deviation between preRoute resistance (768.769 ohm) and after route resistance (1123.77 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N2 has 31.4949 percent resistance deviation between preRoute resistance (812.77 ohm) and after route resistance (1186.44 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net Clk__L3_N16 has 31.2088 percent resistance deviation between preRoute resistance (783.418 ohm) and after route resistance (1138.83 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (EMS-63):	Message <ENCCK-6350> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.

Wire resistance checks Finished, CPU=0:00:00.1 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: default
********** Clock Clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 4
Nr. of Sinks                   : 1744
Nr. of Buffer                  : 57
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): datap/PCinst/PC_DATAP_reg[7]/CK 232.9(ps)
Min trig. edge delay at sink(R): datap/RF/REGISTERS_reg[22][14]/CK 207.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 207.6~232.9(ps)        0~10(ps)            
Fall Phase Delay               : 203.9~249.1(ps)        0~10(ps)            
Trig. Edge Skew                : 25.3(ps)               140(ps)             
Rise Skew                      : 25.3(ps)               
Fall Skew                      : 45.2(ps)               
Max. Rise Buffer Tran.         : 31.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 31.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 87.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 87.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 9.5(ps)                0(ps)               
Min. Fall Buffer Tran.         : 5.7(ps)                0(ps)               
Min. Rise Sink Tran.           : 24.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.7(ps)               0(ps)               

view default : skew = 25.3ps (required = 140ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'default'...
Selecting the worst MMMC view of clock tree 'Clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=592.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=592.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree Clk has no reconvergent cell.

# Analysis View: default
********** Clock Clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 4
Nr. of Sinks                   : 1744
Nr. of Buffer                  : 57
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): datap/PCinst/PC_DATAP_reg[7]/CK 232.9(ps)
Min trig. edge delay at sink(R): datap/RF/REGISTERS_reg[22][14]/CK 207.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 207.6~232.9(ps)        0~10(ps)            
Fall Phase Delay               : 203.9~249.1(ps)        0~10(ps)            
Trig. Edge Skew                : 25.3(ps)               140(ps)             
Rise Skew                      : 25.3(ps)               
Fall Skew                      : 45.2(ps)               
Max. Rise Buffer Tran.         : 31.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 31.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 87.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 87.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 9.5(ps)                0(ps)               
Min. Fall Buffer Tran.         : 5.7(ps)                0(ps)               
Min. Rise Sink Tran.           : 24.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.7(ps)               0(ps)               

view default : skew = 25.3ps (required = 140ps)


Clock Clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide DLX.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          2
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          40

*** End ckSynthesis (cpu=0:00:45.2, real=0:00:45.0, mem=591.5M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=591.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 61

Phase 1a-1d Overflow: 0.06% H + 1.62% V (0:00:00.4 596.1M)

Phase 1e-1f Overflow: 0.00% H + 0.81% V (0:00:00.1 596.8M)

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.03% H + 1.33% V (0:00:00.1 596.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	5	 0.04%
 -4:	0	 0.00%	6	 0.04%
 -3:	0	 0.00%	19	 0.14%
 -2:	1	 0.01%	30	 0.22%
 -1:	3	 0.02%	78	 0.58%
--------------------------------------
  0:	10	 0.07%	94	 0.70%
  1:	23	 0.17%	168	 1.26%
  2:	28	 0.21%	184	 1.38%
  3:	62	 0.46%	270	 2.02%
  4:	112	 0.83%	418	 3.13%
  5:	13213	98.22%	12068	90.46%


Total length: 1.517e+05um, number of vias: 78155
M1(H) length: 5.923e+03um, number of vias: 42782
M2(V) length: 5.440e+04um, number of vias: 28609
M3(H) length: 6.147e+04um, number of vias: 5802
M4(V) length: 2.220e+04um, number of vias: 615
M5(H) length: 2.673e+03um, number of vias: 323
M6(V) length: 4.970e+03um, number of vias: 12
M7(H) length: 1.820e+01um, number of vias: 8
M8(V) length: 6.348e+01um, number of vias: 2
M9(H) length: 0.000e+00um, number of vias: 2
M10(V) length: 9.600e+00um

Peak Memory Usage was 602.3M 
*** Finished trialRoute (cpu=0:00:02.5 mem=599.6M) ***

Extraction called for design 'DLX' of instances=11744 and nets=13946 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 599.559M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'default'...

# Analysis View: default
********** Clock Clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 4
Nr. of Sinks                   : 1744
Nr. of Buffer                  : 57
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): datap/RF/REGISTERS_reg[16][9]/CK 218.1(ps)
Min trig. edge delay at sink(R): CU/CWSE_reg[1]/CK 195.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 195.6~218.1(ps)        0~10(ps)            
Fall Phase Delay               : 185.2~228.9(ps)        0~10(ps)            
Trig. Edge Skew                : 22.5(ps)               140(ps)             
Rise Skew                      : 22.5(ps)               
Fall Skew                      : 43.7(ps)               
Max. Rise Buffer Tran.         : 29.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 27(ps)                 200(ps)             
Max. Rise Sink Tran.           : 94.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 88.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 8.9(ps)                0(ps)               
Min. Fall Buffer Tran.         : 4.8(ps)                0(ps)               
Min. Rise Sink Tran.           : 23.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.4(ps)               0(ps)               

view default : skew = 22.5ps (required = 140ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'default' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=607.8M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'Clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=607.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=607.8M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree Clk has no reconvergent cell.

# Analysis View: default
********** Clock Clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 4
Nr. of Sinks                   : 1744
Nr. of Buffer                  : 57
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): datap/RF/REGISTERS_reg[16][9]/CK 218.1(ps)
Min trig. edge delay at sink(R): CU/CWSE_reg[1]/CK 195.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 195.6~218.1(ps)        0~10(ps)            
Fall Phase Delay               : 185.2~228.9(ps)        0~10(ps)            
Trig. Edge Skew                : 22.5(ps)               140(ps)             
Rise Skew                      : 22.5(ps)               
Fall Skew                      : 43.7(ps)               
Max. Rise Buffer Tran.         : 29.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 27(ps)                 200(ps)             
Max. Rise Sink Tran.           : 94.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 88.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 8.9(ps)                0(ps)               
Min. Fall Buffer Tran.         : 4.8(ps)                0(ps)               
Min. Rise Sink Tran.           : 23.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.4(ps)               0(ps)               

view default : skew = 22.5ps (required = 140ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:04.8, real=0:00:05.0, mem=607.8M) ***
**clockDesign ... cpu = 0:00:50, real = 0:00:51, mem = 607.8M **

Calculating pre-route downstream delay for clock tree 'Clk'...

Traversing the clock tree ...

Rebuilding the hierarchical clock tree ...

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 625.9M, totSessionCpu=0:05:04 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=628.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=628.8M) ***

Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=632.129 CPU=0:00:04.1 REAL=0:00:05.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.377  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.976%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 634.4M, totSessionCpu=0:05:10 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 634.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 634.7M) ***
*** Starting optimizing excluded clock nets MEM= 634.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 634.7M) ***
Begin: GigaOpt Reclaim Optimization
Info: 61 nets with fixed/cover wires excluded.
Info: 61 clock nets excluded from IPO operation.
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 60.98
** reclaim pass 0 (1.2) : commits = 15
** reclaim pass 1 (2.5) : commits = 42
** reclaim pass 2 (0.2) : commits = 2
** reclaim pass 3 (0.0) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 60.87

** Summary: Restruct = 0 Buffer Deletion = 11 Declone = 4 Resize = 44 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |      44  |       0    |
| Num insts Downsized               |      44  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 11729 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 6.04 % ( 11 / 182 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=650.2MB) @(0:05:16 - 0:05:16).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=650.2MB) @(0:05:16 - 0:05:16).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 1744 inst fixed
Placement tweakage begins.
wire length = 1.093e+05 = 4.993e+04 H + 5.938e+04 V
wire length = 1.093e+05 = 4.989e+04 H + 5.938e+04 V
Placement tweakage ends.
move report: tweak moves 38 insts, mean move: 1.03 um, max move: 1.90 um
	max move on inst (datap/RF/U434): (85.88, 102.06) --> (87.78, 102.06)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=650.2MB) @(0:05:16 - 0:05:16).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=650.2MB) @(0:05:16 - 0:05:16).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 38 insts, mean move: 1.03 um, max move: 1.90 um
	max move on inst (datap/RF/U434): (85.88, 102.06) --> (87.78, 102.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.90 um
  inst (datap/RF/U434) with max move: (85.88, 102.06) -> (87.78, 102.06)
  mean    (X+Y) =         1.03 um
Total instances flipped for WireLenOpt: 89
Total instances flipped, including legalization: 46
Total instances moved : 38
*** cpu=0:00:00.6   mem=650.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=650.1MB) @(0:05:16 - 0:05:16).
** Finished Reclaim (cpu = 0:00:05.9) (real = 0:00:06.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=650.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 61

Phase 1a-1d Overflow: 0.07% H + 1.68% V (0:00:00.5 654.7M)

Phase 1e-1f Overflow: 0.00% H + 0.80% V (0:00:00.1 655.3M)

Phase 1l Overflow: 0.01% H + 1.31% V (0:00:00.1 655.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	5	 0.04%
 -4:	0	 0.00%	7	 0.05%
 -3:	0	 0.00%	18	 0.13%
 -2:	0	 0.00%	31	 0.23%
 -1:	2	 0.01%	74	 0.55%
--------------------------------------
  0:	11	 0.08%	92	 0.69%
  1:	23	 0.17%	171	 1.28%
  2:	33	 0.25%	185	 1.39%
  3:	54	 0.40%	260	 1.95%
  4:	101	 0.75%	415	 3.11%
  5:	13228	98.33%	12082	90.57%


Total length: 1.515e+05um, number of vias: 77989
M1(H) length: 5.873e+03um, number of vias: 42743
M2(V) length: 5.451e+04um, number of vias: 28574
M3(H) length: 6.129e+04um, number of vias: 5749
M4(V) length: 2.205e+04um, number of vias: 598
M5(H) length: 2.689e+03um, number of vias: 305
M6(V) length: 4.940e+03um, number of vias: 10
M7(H) length: 1.960e+01um, number of vias: 6
M8(V) length: 1.003e+02um, number of vias: 2
M9(H) length: 8.400e-01um, number of vias: 2
M10(V) length: 4.800e+00um

Peak Memory Usage was 660.8M 
*** Finished trialRoute (cpu=0:00:02.9 mem=650.1M) ***

Extraction called for design 'DLX' of instances=11729 and nets=13935 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 650.059M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 642.4M, InitMEM = 642.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=632.262 CPU=0:00:04.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 632.3M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.24min real=0.23min mem=634.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.370  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.001   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.867%
Routing Overflow: 0.01% H and 1.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 634.7M, totSessionCpu=0:05:26 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 61 nets with fixed/cover wires excluded.
Info: 61 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 80 non-ignored multi-driver nets.
*       : 76 unbuffered.
*       : 76 bufferable.
*       : 0 targeted for timing fix; 0 buffered.
*       : 0 targeted for DRV fix; 0 buffered.
*** Finished buffering multi-driver nets (CPU=0:00:00.8, MEM=632.9M) ***
End: Processing multi-driver nets
Info: 61 nets with fixed/cover wires excluded.
Info: 61 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    55   |     55  |     0   |     0   |     0   |     0   | 0.37 |  60.87  |            |           |
|     0   |     0   |    10   |     10  |     0   |     0   |     0   |     0   | 0.38 |  60.93  |   0:00:03.0|     693.7M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:04.0 mem=693.7M) ***

*** Starting refinePlace (0:05:32 mem=693.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 11738 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 6.04 % ( 11 / 182 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:00.0, mem=694.1MB) @(0:05:32 - 0:05:33).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=694.2MB) @(0:05:33 - 0:05:34).
move report: preRPlace moves 20 insts, mean move: 0.24 um, max move: 0.38 um
	max move on inst (datap/RF/FE_OFC122_n2249): (167.20, 57.26) --> (166.82, 57.26)
wireLenOptFixPriorityInst 1744 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=694.2MB) @(0:05:34 - 0:05:34).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 20 insts, mean move: 0.24 um, max move: 0.38 um
	max move on inst (datap/RF/FE_OFC122_n2249): (167.20, 57.26) --> (166.82, 57.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (datap/RF/FE_OFC122_n2249) with max move: (167.2, 57.26) -> (166.82, 57.26)
  mean    (X+Y) =         0.24 um
Total instances flipped for legalization: 3
Total instances moved : 20
*** cpu=0:00:01.7   mem=694.2M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=693.9MB) @(0:05:32 - 0:05:34).
*** maximum move = 0.4um ***
*** Finished refinePlace (0:05:34 mem=693.9M) ***
*** Finished re-routing un-routed nets (693.9M) ***

*** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=693.9M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=652.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.377  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.932%
Routing Overflow: 0.01% H and 1.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 652.7M, totSessionCpu=0:05:35 **
Begin: GigaOpt Optimization in WNS mode
Info: 61 nets with fixed/cover wires excluded.
Info: 61 clock nets excluded from IPO operation.
*info: 61 clock nets excluded
*info: 2 special nets excluded.
*info: 81 multi-driver nets excluded.
*info: 1233 no-driver nets excluded.
*info: 61 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 60.93

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=694.4M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=651.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.377  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.932%
Routing Overflow: 0.01% H and 1.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 651.8M, totSessionCpu=0:05:37 **
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 61 nets with fixed/cover wires excluded.
Info: 61 clock nets excluded from IPO operation.
*info: 61 clock nets excluded
*info: 2 special nets excluded.
*info: 81 multi-driver nets excluded.
*info: 1233 no-driver nets excluded.
*info: 61 nets with fixed/cover wires excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 60.93

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=694.5M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=651.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.377  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.932%
Routing Overflow: 0.01% H and 1.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 651.6M, totSessionCpu=0:05:40 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=649.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.377  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.932%
Routing Overflow: 0.01% H and 1.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 649.6M, totSessionCpu=0:05:41 **
Begin: GigaOpt harden opt
Info: 61 nets with fixed/cover wires excluded.
Info: 61 clock nets excluded from IPO operation.
*info: 61 clock nets excluded
*info: 2 special nets excluded.
*info: 81 multi-driver nets excluded.
*info: 1233 no-driver nets excluded.
*info: 61 nets with fixed/cover wires excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.377|   0.000|    60.93%|   0:00:00.0|  696.7M|   default| reg2reg | datap/StatusRegEX/Q_reg/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=696.5M) ***
End: GigaOpt harden opt
*** Starting trialRoute (mem=653.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 61

Phase 1a-1d Overflow: 0.07% H + 1.68% V (0:00:00.5 657.7M)

Phase 1e-1f Overflow: 0.00% H + 0.80% V (0:00:00.1 658.4M)

Phase 1l Overflow: 0.01% H + 1.31% V (0:00:00.1 658.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	5	 0.04%
 -4:	0	 0.00%	7	 0.05%
 -3:	0	 0.00%	18	 0.13%
 -2:	0	 0.00%	31	 0.23%
 -1:	2	 0.01%	74	 0.55%
--------------------------------------
  0:	11	 0.08%	93	 0.70%
  1:	23	 0.17%	167	 1.25%
  2:	33	 0.25%	188	 1.41%
  3:	53	 0.39%	264	 1.98%
  4:	103	 0.77%	412	 3.09%
  5:	13227	98.33%	12081	90.56%


Total length: 1.516e+05um, number of vias: 78046
M1(H) length: 5.918e+03um, number of vias: 42760
M2(V) length: 5.449e+04um, number of vias: 28592
M3(H) length: 6.132e+04um, number of vias: 5771
M4(V) length: 2.200e+04um, number of vias: 595
M5(H) length: 2.654e+03um, number of vias: 308
M6(V) length: 5.061e+03um, number of vias: 10
M7(H) length: 1.960e+01um, number of vias: 6
M8(V) length: 1.003e+02um, number of vias: 2
M9(H) length: 8.400e-01um, number of vias: 2
M10(V) length: 4.800e+00um

Peak Memory Usage was 663.8M 
*** Finished trialRoute (cpu=0:00:02.9 mem=654.1M) ***

Extraction called for design 'DLX' of instances=11738 and nets=13944 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 654.090M)
*** Starting delays update (0:05:46 mem=650.9M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=637.055 CPU=0:00:04.4 REAL=0:00:05.0)
*** Finished delays update (0:05:52 mem=639.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 61 nets with fixed/cover wires excluded.
Info: 61 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    11   |     11  |     0   |     0   |     0   |     0   | 0.38 |  60.93  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.38 |  60.96  |   0:00:01.0|     752.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.38 |  60.96  |   0:00:00.0|     752.3M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=752.3M) ***

*** Starting refinePlace (0:05:57 mem=752.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 11738 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 1744 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=752.8MB) @(0:05:57 - 0:05:57).
move report: rPlace moves 2 insts, mean move: 0.29 um, max move: 0.38 um
	max move on inst (datap/RF/U1646): (96.14, 29.26) --> (96.52, 29.26)
move report: overall moves 2 insts, mean move: 0.29 um, max move: 0.38 um
	max move on inst (datap/RF/U1646): (96.14, 29.26) --> (96.52, 29.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (datap/RF/U1646) with max move: (96.14, 29.26) -> (96.52, 29.26)
  mean    (X+Y) =         0.29 um
Total instances moved : 2
*** cpu=0:00:00.0   mem=752.8M  mem(used)=0.3M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=752.5MB) @(0:05:57 - 0:05:57).
*** maximum move = 0.4um ***
*** Finished refinePlace (0:05:57 mem=752.5M) ***
*** Finished re-routing un-routed nets (752.5M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=752.5M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: 0.376700013876 -> 0.377200007439 (bump = -0.000499993563)
Begin: all path group post-eco optimization
Info: 61 nets with fixed/cover wires excluded.
Info: 61 clock nets excluded from IPO operation.
*info: 61 clock nets excluded
*info: 2 special nets excluded.
*info: 81 multi-driver nets excluded.
*info: 1233 no-driver nets excluded.
*info: 61 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 60.96

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=697.4M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: 0.376700013876 -> 0.377200007439 (bump = -0.000499993563)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
High effort path group WNS change after trial route: 0.376700013876 -> 0.377200007439 (bump = -0.000499993563)
Begin: path group based post-eco optimization
Info: 61 nets with fixed/cover wires excluded.
Info: 61 clock nets excluded from IPO operation.
*info: 61 clock nets excluded
*info: 2 special nets excluded.
*info: 81 multi-driver nets excluded.
*info: 1233 no-driver nets excluded.
*info: 61 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 60.96

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=697.4M) ***

End: path group based post-eco optimization
High effort path group WNS change after post-eco optimization: 0.376700013876 -> 0.377200007439 (bump = -0.000499993563)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=652.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=652.4M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'DLX' of instances=11738 and nets=13944 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 654.680M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 647.2M, InitMEM = 647.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=637.133 CPU=0:00:04.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 637.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 637.1M, totSessionCpu=0:06:06 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.377  |  0.377  |  3.100  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3023   |  1933   |  1450   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.960%
Routing Overflow: 0.01% H and 1.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 637.1M, totSessionCpu=0:06:08 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 639.1M, totSessionCpu=0:06:09 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=638.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=638.9M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:06:10 mem=684.9M ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 689.5M, InitMEM = 689.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=694.625 CPU=0:00:04.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 694.6M) ***
Done building cte hold timing graph (fixHold) real=0:00:06.0 totSessionCpu=0:06:16 mem=696.7M ***
Done building hold timer (fixHold) real=0:00:07.0 totSessionCpu=0:06:17 mem=698.1M ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 690.9M, InitMEM = 690.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=696.055 CPU=0:00:04.4 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 696.1M) ***
Done building cte setup timing graph (fixHold) real=0:00:12.0 totSessionCpu=0:06:22 mem=698.3M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.377  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.432  |
|           TNS (ns):|-166.052 |
|    Violating Paths:|  1078   |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.960%
Routing Overflow: 0.01% H and 1.31% V
------------------------------------------------------------
Info: 61 nets with fixed/cover wires excluded.
Info: 61 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:16.4  real=0:00:16.0  totSessionCpu=0:06:26 mem=698.9M density=60.960%) ***
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
|   0|  -0.432| -166.05|    1078|    60.96%|   0:00:16.5|   700.6M|
|   1|  -0.432| -166.05|    1078|    60.96%|   0:00:16.6|   701.2M|
+-----------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
|   0|  -0.432| -166.05|    1078|    60.96%|   0:00:16.7|   701.2M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
|   1|  -0.432| -165.64|    1077|    61.12%|   0:00:17.0|   742.3M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
|   2|  -0.432| -165.64|    1077|    61.12%|   0:00:17.3|   743.7M|
+-----------------------------------------------------------------+

*info:    Total 6 cells added for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
|   0|  -0.432| -165.64|    1077|    61.12%|   0:00:17.5|   743.7M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
|   1|  -0.432| -165.64|    1077|    61.12%|   0:00:17.7|   744.9M|
+-----------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
|   0|  -0.432| -165.64|    1077|    61.12%|   0:00:17.9|   744.9M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
|   1|  -0.432| -165.64|    1077|    61.12%|   0:00:18.2|   746.2M|
+-----------------------------------------------------------------+

*** Finished Core Fixing (fixHold) cpu=0:00:18.3  real=0:00:18.0  totSessionCpu=0:06:28 %) ***
*info:
*info: Added a total of 6 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUF_X1' used
*info:            2 cells of type 'BUF_X16' used
*info:            3 cells of type 'BUF_X32' used
*info:


*** Starting refinePlace (0:06:28 mem=746.1M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 11744 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=746.1MB) @(0:06:28 - 0:06:29).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 1744 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=746.1MB) @(0:06:29 - 0:06:29).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.4   mem=746.1M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=746.1MB) @(0:06:28 - 0:06:29).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:06:29 mem=746.1M) ***
*** Finished re-routing un-routed nets (746.1M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=746.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:19.4 mem=671.8M  real=0:00:19.0 density=61.120%) ***
**optDesign ... cpu = 0:00:21, real = 0:00:20, mem = 670.5M, totSessionCpu=0:06:29 **
*** Steiner Routed Nets: 0.103659995216%; Threshold: 6; Threshold for Hold: 6
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Effort level <high> specified for reg2reg path_group
Design WNS changes after trial route: 0.3772 -> 0.377200007439 (bump = -7.43900002709e-09)
Slack bump threshold to trigger post-eco optimization: 0.0039
High effort path group WNS change after trial route: 0.3772 -> 0.377200007439 (bump = -7.43900002709e-09)
Slack bump threshold to trigger post-eco optimization: 0.0039
High effort path group WNS change after post-eco optimization: 0.3772 -> 0.377200007439 (bump = -7.43900002709e-09)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
End: path group based post-eco optimization
Skipping all path lef-safe eco optimization
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 667.7M, totSessionCpu=0:06:31 **
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=652.43 CPU=0:00:04.1 REAL=0:00:04.0)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.377  |  0.377  |  3.100  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3023   |  1933   |  1450   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.432  |  0.000  | -0.432  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-165.595 |  0.000  |-165.595 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1077   |    0    |  1077   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3023   |  1933   |  1450   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.120%
Routing Overflow: 0.01% H and 1.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 642.7M, totSessionCpu=0:06:38 **
*** Finished optDesign ***
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 222 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 464 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 1221 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 2668 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 13632 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 18207 filler insts added - prefix FILLER (CPU: 0:00:00.3).
For 18207 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> trialRoute -maxRouteLayer 10
*** Starting trialRoute (mem=643.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 10 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 61

Phase 1a-1d Overflow: 0.07% H + 1.69% V (0:00:00.5 647.9M)

Phase 1e-1f Overflow: 0.00% H + 0.81% V (0:00:00.1 648.4M)

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.01% H + 1.32% V (0:00:00.1 648.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	5	 0.04%
 -4:	0	 0.00%	7	 0.05%
 -3:	0	 0.00%	19	 0.14%
 -2:	0	 0.00%	30	 0.22%
 -1:	2	 0.01%	75	 0.56%
--------------------------------------
  0:	11	 0.08%	92	 0.69%
  1:	23	 0.17%	166	 1.24%
  2:	33	 0.25%	190	 1.42%
  3:	53	 0.39%	262	 1.96%
  4:	103	 0.77%	413	 3.10%
  5:	13227	98.33%	12081	90.56%


Total length: 1.520e+05um, number of vias: 78084
M1(H) length: 5.922e+03um, number of vias: 42775
M2(V) length: 5.452e+04um, number of vias: 28601
M3(H) length: 6.150e+04um, number of vias: 5790
M4(V) length: 2.216e+04um, number of vias: 591
M5(H) length: 2.648e+03um, number of vias: 307
M6(V) length: 5.104e+03um, number of vias: 10
M7(H) length: 1.960e+01um, number of vias: 6
M8(V) length: 1.003e+02um, number of vias: 2
M9(H) length: 8.400e-01um, number of vias: 2
M10(V) length: 4.800e+00um

Peak Memory Usage was 653.9M 
*** Finished trialRoute (cpu=0:00:03.4 mem=643.9M) ***

<CMD> setDrawView place
<CMD> selectInst datap/RF/U1792
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=643.9M, init mem=643.9M)
*info: Placed = 29951
*info: Unplaced = 0
Placement Density:100.00%(33250/33250)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=643.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (61) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=643.9M) ***
Start route 4 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=643.9M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Oct 18 23:43:35 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 643.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) PIN CK of INST CU/CWSF_reg2[13] connects to NET Clk__L3_N33 at location (7.125 147.630) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET Clk__L3_N33 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST datap/RF/REGISTERS_reg[10][10] connects to NET Clk__L3_N32 at location (126.255 47.950) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET Clk__L3_N32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST datap/RF/REGISTERS_reg[27][20] connects to NET Clk__L3_N14 at location (171.285 136.570) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET Clk__L3_N14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST datap/RF/REGISTERS_reg[22][21] connects to NET Clk__L3_N2 at location (139.175 112.350) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST datap/RF/REGISTERS_reg[21][9] connects to NET Clk__L3_N2 at location (110.485 131.950) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET Clk__L3_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 657.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 659.00 (Mb)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (174.550 136.570) on metal1 for NET Clk__L3_N14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (135.905 112.350) on metal1 for NET Clk__L3_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (113.750 131.950) on metal1 for NET Clk__L3_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (129.520 47.950) on metal1 for NET Clk__L3_N32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (7.315 147.645) on metal1 for NET Clk__L3_N33. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#4 routed nets are extracted.
#    4 (0.03%) extracted nets are partially routed.
#57 routed nets are imported.
#13889 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 13950.
#Number of eco nets is 4
#
#Start data preparation...
#
#Data preparation is done on Wed Oct 18 23:43:36 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct 18 23:43:37 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1348           0        4488    72.19%
#  Metal 2        V        1013           0        4488     0.00%
#  Metal 3        H        1324           0        4488     0.00%
#  Metal 4        V         674           0        4488     0.00%
#  Metal 5        H         662           0        4488     0.00%
#  Metal 6        V         674           0        4488     0.00%
#  Metal 7        H         224           0        4488    12.59%
#  Metal 8        V         229           0        4488     5.06%
#  Metal 9        H         112           6        4488    33.91%
#  Metal 10       V          83          32        4488    23.42%
#  --------------------------------------------------------------
#  Total                   6343       3.29%  44880    14.72%
#
#  61 nets (0.44%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 660.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 662.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 61
#Total wire length = 7643 um.
#Total half perimeter of net bounding box = 3723 um.
#Total wire length on LAYER metal1 = 2 um.
#Total wire length on LAYER metal2 = 261 um.
#Total wire length on LAYER metal3 = 3945 um.
#Total wire length on LAYER metal4 = 3435 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5499
#Up-Via Summary (total 5499):
#           
#-----------------------
#  Metal 1         1864
#  Metal 2         1818
#  Metal 3         1817
#-----------------------
#                  5499 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 4 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 662.00 (Mb)
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.00 (Mb)
#Total memory = 662.00 (Mb)
#Peak memory = 693.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 13.2% of the total area was rechecked for DRC, and 4.1% required routing.
#    number of violations = 0
#20655 out of 29951 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 666.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 61
#Total wire length = 7641 um.
#Total half perimeter of net bounding box = 3723 um.
#Total wire length on LAYER metal1 = 2 um.
#Total wire length on LAYER metal2 = 264 um.
#Total wire length on LAYER metal3 = 3932 um.
#Total wire length on LAYER metal4 = 3443 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5502
#Up-Via Summary (total 5502):
#           
#-----------------------
#  Metal 1         1864
#  Metal 2         1819
#  Metal 3         1819
#-----------------------
#                  5502 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 2.00 (Mb)
#Total memory = 664.00 (Mb)
#Peak memory = 704.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 2.00 (Mb)
#Total memory = 664.00 (Mb)
#Peak memory = 704.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 664.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 648.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 5.00 (Mb)
#Total memory = 648.00 (Mb)
#Peak memory = 704.00 (Mb)
#Number of warnings = 16
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct 18 23:43:43 2017
#

globalDetailRoute

#Start globalDetailRoute on Wed Oct 18 23:43:44 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 648.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 658.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 659.00 (Mb)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Oct 18 23:43:45 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct 18 23:43:45 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1348           0        4488    72.19%
#  Metal 2        V        1013           0        4488     0.00%
#  Metal 3        H        1324           0        4488     0.00%
#  Metal 4        V         674           0        4488     0.00%
#  Metal 5        H         662           0        4488     0.00%
#  Metal 6        V         674           0        4488     0.00%
#  Metal 7        H         224           0        4488    12.59%
#  Metal 8        V         229           0        4488     5.06%
#  Metal 9        H         112           6        4488    33.91%
#  Metal 10       V          83          32        4488    23.42%
#  --------------------------------------------------------------
#  Total                   6343       3.29%  44880    14.72%
#
#  61 nets (0.44%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 660.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 686.00 (Mb)
#
#start global routing iteration 2...
#There are 12480 nets routed.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 690.00 (Mb)
#
#start global routing iteration 3...
#There are 12480 nets routed.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 690.00 (Mb)
#
#start global routing iteration 4...
#There are 12480 nets routed.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 691.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    389(8.67%)     86(1.92%)     14(0.31%)      7(0.16%)   (11.1%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      2(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    391(0.94%)     86(0.21%)     14(0.03%)      7(0.02%)   (1.20%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 61
#Total wire length = 140396 um.
#Total half perimeter of net bounding box = 119620 um.
#Total wire length on LAYER metal1 = 73 um.
#Total wire length on LAYER metal2 = 34725 um.
#Total wire length on LAYER metal3 = 60245 um.
#Total wire length on LAYER metal4 = 25235 um.
#Total wire length on LAYER metal5 = 8823 um.
#Total wire length on LAYER metal6 = 9351 um.
#Total wire length on LAYER metal7 = 234 um.
#Total wire length on LAYER metal8 = 1448 um.
#Total wire length on LAYER metal9 = 34 um.
#Total wire length on LAYER metal10 = 228 um.
#Total number of vias = 68791
#Up-Via Summary (total 68791):
#           
#-----------------------
#  Metal 1        38844
#  Metal 2        21557
#  Metal 3         6315
#  Metal 4         1131
#  Metal 5          727
#  Metal 6           99
#  Metal 7           84
#  Metal 8           16
#  Metal 9           18
#-----------------------
#                 68791 
#
#Max overcon = 8 tracks.
#Total overcon = 1.20%.
#Worst layer Gcell overcon rate = 0.04%.
#There are 12480 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.00 (Mb)
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed Oct 18 23:43:55 2017
#
#Start Track Assignment.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 61
#Total wire length = 137711 um.
#Total half perimeter of net bounding box = 119620 um.
#Total wire length on LAYER metal1 = 80 um.
#Total wire length on LAYER metal2 = 33261 um.
#Total wire length on LAYER metal3 = 58964 um.
#Total wire length on LAYER metal4 = 25092 um.
#Total wire length on LAYER metal5 = 8872 um.
#Total wire length on LAYER metal6 = 9453 um.
#Total wire length on LAYER metal7 = 234 um.
#Total wire length on LAYER metal8 = 1492 um.
#Total wire length on LAYER metal9 = 37 um.
#Total wire length on LAYER metal10 = 225 um.
#Total number of vias = 68791
#Up-Via Summary (total 68791):
#           
#-----------------------
#  Metal 1        38844
#  Metal 2        21557
#  Metal 3         6315
#  Metal 4         1131
#  Metal 5          727
#  Metal 6           99
#  Metal 7           84
#  Metal 8           16
#  Metal 9           18
#-----------------------
#                 68791 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 681.00 (Mb)
#
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 23.00 (Mb)
#Total memory = 681.00 (Mb)
#Peak memory = 704.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        6       11
#	metal2        5        2        7
#	Totals       10        8       18
#cpu time = 00:01:02, elapsed time = 00:01:02, memory = 683.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        4        5
#	metal2        1        2        3
#	Totals        2        6        8
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 683.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        2        3
#	metal2        3        2        5
#	Totals        4        4        8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 683.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 683.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 61
#Total wire length = 143023 um.
#Total half perimeter of net bounding box = 119620 um.
#Total wire length on LAYER metal1 = 4912 um.
#Total wire length on LAYER metal2 = 41288 um.
#Total wire length on LAYER metal3 = 56695 um.
#Total wire length on LAYER metal4 = 21466 um.
#Total wire length on LAYER metal5 = 8052 um.
#Total wire length on LAYER metal6 = 8670 um.
#Total wire length on LAYER metal7 = 136 um.
#Total wire length on LAYER metal8 = 1474 um.
#Total wire length on LAYER metal9 = 55 um.
#Total wire length on LAYER metal10 = 275 um.
#Total number of vias = 88291
#Up-Via Summary (total 88291):
#           
#-----------------------
#  Metal 1        43632
#  Metal 2        35906
#  Metal 3         6830
#  Metal 4         1078
#  Metal 5          649
#  Metal 6           81
#  Metal 7           81
#  Metal 8           16
#  Metal 9           18
#-----------------------
#                 88291 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = 0.00 (Mb)
#Total memory = 681.00 (Mb)
#Peak memory = 731.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = 0.00 (Mb)
#Total memory = 681.00 (Mb)
#Peak memory = 731.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 681.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 656.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:20
#Elapsed time = 00:01:20
#Increased memory = 8.00 (Mb)
#Total memory = 656.00 (Mb)
#Peak memory = 731.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct 18 23:45:03 2017
#
<CMD> deselectAll
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 668.3M, totSessionCpu=0:08:18 **
#Created 135 library cell signatures
#Created 13950 NETS and 0 SPECIALNETS signatures
#Created 29952 instance signatures
Begin checking placement ... (start mem=678.3M, init mem=678.3M)
*info: Placed = 29891
*info: Unplaced = 0
Placement Density:100.00%(33250/33250)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=678.3M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
Extraction called for design 'DLX' of instances=29951 and nets=13950 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_11991_m5JhlX.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 678.0M)
Creating parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.002% (CPU Time= 0:00:00.6  MEM= 700.3M)
Extracted 20.0017% (CPU Time= 0:00:00.7  MEM= 701.3M)
Extracted 30.0013% (CPU Time= 0:00:00.8  MEM= 702.3M)
Extracted 40.0022% (CPU Time= 0:00:00.9  MEM= 703.3M)
Extracted 50.0018% (CPU Time= 0:00:01.0  MEM= 704.3M)
Extracted 60.0014% (CPU Time= 0:00:01.0  MEM= 706.3M)
Extracted 70.0023% (CPU Time= 0:00:01.2  MEM= 707.3M)
Extracted 80.0019% (CPU Time= 0:00:01.4  MEM= 708.3M)
Extracted 90.0016% (CPU Time= 0:00:01.6  MEM= 709.3M)
Extracted 100% (CPU Time= 0:00:02.1  MEM= 711.3M)
Number of Extracted Resistors     : 171934
Number of Extracted Ground Cap.   : 184437
Number of Extracted Coupling Cap. : 279856
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 680.0M)
Creating parasitic data file './DLX_11991_m5JhlX.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12541 times net's RC data read were performed.
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.8  Real Time: 0:00:03.0  MEM: 678.023M)
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 682.0M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 678.3M, InitMEM = 678.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=673.949 CPU=0:00:01.5 REAL=0:00:02.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 673.9M, InitMEM = 673.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=673.949 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 673.9M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.392  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 679.2M, totSessionCpu=0:08:29 **
**INFO: Start fixing DRV (Mem = 677.27M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Setting latch borrow mode to budget during optimization.
Info: 61 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.39 |  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.39 |  100.00 |   0:00:01.0|     737.9M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=737.9M) ***

Latch borrow mode reset to max_borrow
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 29951 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man ENCSP-2002' for more detail.
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=696.7MB) @(0:08:32 - 0:08:32).
Total net length = 1.163e+05 (5.366e+04 6.268e+04) (ext = 1.550e+02)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
       Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.392  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 696.7M, totSessionCpu=0:08:33 **
Glitch fixing enabled
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 688.8M, InitMEM = 688.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=680.047 CPU=0:00:04.1 REAL=0:00:04.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 680.0M, InitMEM = 680.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=680.047 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 680.0M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_11991.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 673.5M, InitMEM = 673.5M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 5103,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=680.93 CPU=0:00:01.7 REAL=0:00:02.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 680.9M, InitMEM = 680.9M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 13409,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=680.93 CPU=0:00:04.3 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:06.4 680.930M)
*** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 680.9M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
           SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.392  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 683.2M, totSessionCpu=0:08:53 **
Setting latch borrow mode to budget during optimization.
Info: 61 clock nets excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.39 |  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.39 |  100.00 |   0:00:00.0|     759.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=759.8M) ***

Latch borrow mode reset to max_borrow
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 29951 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man ENCSP-2002' for more detail.
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=698.5MB) @(0:08:55 - 0:08:55).
Total net length = 1.163e+05 (5.366e+04 6.268e+04) (ext = 1.550e+02)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:27, Mem = 698.48M).
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.44min real=0.45min mem=698.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.392  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 698.5M, totSessionCpu=0:08:56 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=696.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.392  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 696.4M, totSessionCpu=0:08:57 **
Effort level <high> specified for reg2reg path_group
GigaOpt: target slack met, skip TNS optimization
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=696.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.392  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 696.7M, totSessionCpu=0:08:58 **
Marking critical nets with target slack = 313.4ps.
Critical nets number = 0.
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
Marking critical nets with target slack = 329ps.
Critical nets number = 0.
GigaOpt: 0 nets assigned router directives
Marking critical nets with target slack = 313.4ps.
Critical nets number = 0.
Total 0 nets layer assigned (2.0).
GigaOpt: setting up router preferences
Marking critical nets with target slack = 329ps.
Critical nets number = 0.
GigaOpt: 0 nets assigned router directives
Active setup views: default 
Active hold views: default 
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.392  |  0.392  |  3.099  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3023   |  1933   |  1450   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 700.2M, totSessionCpu=0:09:03 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Oct 18 23:47:12 2017
#
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12524 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 696.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 704.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Loading the last recorded routing design signature
#Created 287 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 709.00 (Mb)
#Merging special wires...
#286 routed nets are extracted.
#12255 routed nets are imported.
#1409 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 13950.
#WARNING (NRGR-22) Design is already detail routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 709.00 (Mb)
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.00 (Mb)
#Total memory = 709.00 (Mb)
#Peak memory = 731.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 711.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 711.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 61
#Total wire length = 143023 um.
#Total half perimeter of net bounding box = 119620 um.
#Total wire length on LAYER metal1 = 4912 um.
#Total wire length on LAYER metal2 = 41288 um.
#Total wire length on LAYER metal3 = 56695 um.
#Total wire length on LAYER metal4 = 21466 um.
#Total wire length on LAYER metal5 = 8052 um.
#Total wire length on LAYER metal6 = 8670 um.
#Total wire length on LAYER metal7 = 136 um.
#Total wire length on LAYER metal8 = 1474 um.
#Total wire length on LAYER metal9 = 55 um.
#Total wire length on LAYER metal10 = 275 um.
#Total number of vias = 88291
#Up-Via Summary (total 88291):
#           
#-----------------------
#  Metal 1        43632
#  Metal 2        35906
#  Metal 3         6830
#  Metal 4         1078
#  Metal 5          649
#  Metal 6           81
#  Metal 7           81
#  Metal 8           16
#  Metal 9           18
#-----------------------
#                 88291 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 709.00 (Mb)
#Peak memory = 731.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 709.00 (Mb)
#Peak memory = 731.00 (Mb)
#Updating routing design signature
#Created 135 library cell signatures
#Created 13950 NETS and 0 SPECIALNETS signatures
#Created 29952 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 701.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = -12.00 (Mb)
#Total memory = 688.00 (Mb)
#Peak memory = 731.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct 18 23:47:15 2017
#
**optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 688.1M, totSessionCpu=0:09:07 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'DLX' of instances=29951 and nets=13950 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_11991_m5JhlX.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 688.1M)
Creating parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.002% (CPU Time= 0:00:00.6  MEM= 708.9M)
Extracted 20.0017% (CPU Time= 0:00:00.8  MEM= 708.9M)
Extracted 30.0013% (CPU Time= 0:00:00.8  MEM= 708.9M)
Extracted 40.0022% (CPU Time= 0:00:00.9  MEM= 708.9M)
Extracted 50.0018% (CPU Time= 0:00:01.0  MEM= 709.9M)
Extracted 60.0014% (CPU Time= 0:00:01.0  MEM= 710.9M)
Extracted 70.0023% (CPU Time= 0:00:01.2  MEM= 711.9M)
Extracted 80.0019% (CPU Time= 0:00:01.4  MEM= 712.9M)
Extracted 90.0016% (CPU Time= 0:00:01.5  MEM= 713.9M)
Extracted 100% (CPU Time= 0:00:02.1  MEM= 715.9M)
Number of Extracted Resistors     : 171934
Number of Extracted Ground Cap.   : 184437
Number of Extracted Coupling Cap. : 279856
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 690.1M)
Creating parasitic data file './DLX_11991_m5JhlX.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12541 times net's RC data read were performed.
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.8  Real Time: 0:00:03.0  MEM: 688.051M)
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 690.3M, InitMEM = 690.3M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 694.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=686.648 CPU=0:00:04.2 REAL=0:00:05.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 686.6M, InitMEM = 686.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=686.648 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.5  real=0:00:10.0  mem= 686.6M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_11991.twf ...
Finished Loading timing window for view default
Finished Generating Timing Windows
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 675.8M, totSessionCpu=0:09:22 **
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 678.1M, InitMEM = 678.1M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 5103,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=685.781 CPU=0:00:01.7 REAL=0:00:02.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 685.8M, InitMEM = 685.8M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 13409,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=685.781 CPU=0:00:04.2 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:06.3 685.781M)
*** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 685.8M) ***
Running setup recovery post routing.
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 687.3M, totSessionCpu=0:09:30 **
WNS degradation margin : 0.039 ns
Setup timing is Met. Recovery step is being skipped 
Setup recovery will not be triggered as slack is not degraded beyond margin
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=687.30M, totSessionCpu=0:09:30 .
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 687.3M, totSessionCpu=0:09:30 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 685.8M, totSessionCpu=0:09:30 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.392  |  0.392  |  3.099  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3023   |  1933   |  1450   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 685.8M, totSessionCpu=0:09:32 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 685.8M, totSessionCpu=0:09:32 **
#Created 135 library cell signatures
#Created 13950 NETS and 0 SPECIALNETS signatures
#Created 29952 instance signatures
Begin checking placement ... (start mem=695.8M, init mem=695.8M)
*info: Placed = 29891
*info: Unplaced = 0
Placement Density:100.00%(33250/33250)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=695.8M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12524 times net's RC data read were performed.
Extraction called for design 'DLX' of instances=29951 and nets=13950 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_11991_m5JhlX.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 691.5M)
Creating parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.002% (CPU Time= 0:00:00.7  MEM= 713.4M)
Extracted 20.0017% (CPU Time= 0:00:00.8  MEM= 713.4M)
Extracted 30.0013% (CPU Time= 0:00:00.9  MEM= 713.4M)
Extracted 40.0022% (CPU Time= 0:00:01.0  MEM= 714.4M)
Extracted 50.0018% (CPU Time= 0:00:01.0  MEM= 715.4M)
Extracted 60.0014% (CPU Time= 0:00:01.1  MEM= 716.4M)
Extracted 70.0023% (CPU Time= 0:00:01.3  MEM= 718.4M)
Extracted 80.0019% (CPU Time= 0:00:01.5  MEM= 719.4M)
Extracted 90.0016% (CPU Time= 0:00:01.6  MEM= 720.4M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 722.4M)
Number of Extracted Resistors     : 171934
Number of Extracted Ground Cap.   : 184437
Number of Extracted Coupling Cap. : 279856
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 693.5M)
Creating parasitic data file './DLX_11991_m5JhlX.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12541 times net's RC data read were performed.
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.9  Real Time: 0:00:03.0  MEM: 691.539M)
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 683.9M, InitMEM = 683.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 687.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=686.414 CPU=0:00:04.1 REAL=0:00:04.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 686.4M, InitMEM = 686.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=686.414 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.4  real=0:00:10.0  mem= 686.4M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_11991.twf ...
Finished Loading timing window for view default
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 677.9M, InitMEM = 677.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=686.414 CPU=0:00:04.0 REAL=0:00:04.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 686.4M, InitMEM = 686.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=686.414 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 686.4M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_11991.twf ...
Finished Loading timing window for view default
 AAE Opt Flow:: Path Group Flow :: Forcing target Setup Reg2Reg WNS in Hold to  :: 0
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 677.9M, InitMEM = 677.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=685.547 CPU=0:00:01.6 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 685.5M, InitMEM = 685.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=685.547 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 685.5M) ***
**ERROR: (ENCOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:10:08 mem=732.8M ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 737.3M, InitMEM = 737.3M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3539,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=744.102 CPU=0:00:00.9 REAL=0:00:01.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 744.1M, InitMEM = 744.1M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 13409,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=744.102 CPU=0:00:04.4 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:05.6 744.102M)
*** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 744.1M) ***
Done building cte hold timing graph (fixHold) real=0:00:07.0 totSessionCpu=0:10:15 mem=746.1M ***
Done building hold timer (fixHold) real=0:00:08.0 totSessionCpu=0:10:16 mem=747.5M ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 738.8M, InitMEM = 738.8M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 5103,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=746.207 CPU=0:00:01.7 REAL=0:00:02.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 746.2M, InitMEM = 746.2M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 13409,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=746.207 CPU=0:00:04.2 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:06.3 746.207M)
*** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 746.2M) ***
Done building cte setup timing graph (fixHold) real=0:00:16.0 totSessionCpu=0:10:23 mem=748.5M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.392  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3023   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.422  |
|           TNS (ns):|-167.352 |
|    Violating Paths:|  1079   |
|          All Paths:|  3023   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
Info: 61 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:18.9  real=0:00:19.0  totSessionCpu=0:10:27 mem=750.3M density=100.000%) ***
Phase I ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
|   0|  -0.422| -167.35|    1079|   100.00%|   0:00:19.1|   750.9M|
|   1|  -0.422| -167.35|    1079|   100.00%|   0:00:22.3|   753.7M|
+-----------------------------------------------------------------+

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
|   0|  -0.422| -167.35|    1079|   100.00%|   0:00:22.4|   753.7M|
|   1|  -0.422| -167.35|    1079|   100.00%|   0:00:25.6|   753.7M|
+-----------------------------------------------------------------+

*** Finished Core Fixing (fixHold) cpu=0:00:25.7  real=0:00:26.0  totSessionCpu=0:10:34 %) ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 321 net(s) have violated hold timing slacks.
*info: 321 net(s): Could not be fixed because of no legal loc.


*** Finish Post Route Hold Fixing (cpu=0:00:25.7 mem=712.4M  real=0:00:26.0 density=100.000%) ***
**optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 711.0M, totSessionCpu=0:10:34 **
Active setup views: default 
Active hold views: default 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:02, real = 0:01:01, mem = 708.2M, totSessionCpu=0:10:34 **
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3539,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=692.371 CPU=0:00:00.9 REAL=0:00:01.0)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 13409,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=692.371 CPU=0:00:04.4 REAL=0:00:05.0)

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.392  |  0.392  |  3.099  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3023   |  1933   |  1450   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.422  | -0.002  | -0.422  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-167.352 | -0.008  |-167.348 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1079   |    5    |  1077   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3023   |  1933   |  1450   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:11, real = 0:01:10, mem = 681.0M, totSessionCpu=0:10:43 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> saveDesign DLX.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "DLX.enc.dat/DLX.v.gz" ...
Saving clock tree spec file 'DLX.enc.dat/DLX.ctstch' ...
Saving configuration ...
Saving preference file DLX.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=679.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=679.0M) ***
Writing DEF file 'DLX.enc.dat/DLX.def.gz', current time is Wed Oct 18 23:49:21 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'DLX.enc.dat/DLX.def.gz' is written, current time is Wed Oct 18 23:49:21 2017 ...
No integration constraint in the design.
<CMD> dumpToGIF DLX_Time_pow_opt_ameoba
<CMD> setDrawView place
<CMD> dumpToGIF DLX_time_pow_opt_phyview
<CMD> selectInst FILLER_6157
worst best default
coherent-synthesis
DLX_time_pow_opt.sdc
std-typ lt-bc ht-wc
libsBC libsWC libsTYP

high standard low
<CMD> set_analysis_view -setup {default} -hold {default}
worst best default
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12845 times net's RC data read were performed.
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file './.mmmcInkIRR/modes/coherent-synthesis/coherent-synthesis.sdc' ...
DLX
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=472.9M, current mem=656.9M)
worst best default
WARN: No Power Domain Created at this stage, default max voltage is 0
high standard low
<CMD> rcOut -setload DLX.setload -rc_corner standard
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 658.9M)
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12541 times net's RC data read were performed.
<CMD> rcOut -setres DLX.setres -rc_corner standard
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 658.9M)
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12541 times net's RC data read were performed.
<CMD> rcOut -spf DLX.spf -rc_corner standard
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:01.8  MEM= 660.9M)
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12541 times net's RC data read were performed.
<CMD> rcOut -spef DLX.spef -rc_corner standard
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 658.9M)
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12541 times net's RC data read were performed.
<CMD> deselectAll
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'DLX' of instances=29951 and nets=13950 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_11991_m5JhlX.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 656.9M)
Creating parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.002% (CPU Time= 0:00:00.7  MEM= 678.7M)
Extracted 20.0017% (CPU Time= 0:00:00.8  MEM= 678.7M)
Extracted 30.0013% (CPU Time= 0:00:00.9  MEM= 678.7M)
Extracted 40.0022% (CPU Time= 0:00:01.0  MEM= 678.7M)
Extracted 50.0018% (CPU Time= 0:00:01.1  MEM= 678.7M)
Extracted 60.0014% (CPU Time= 0:00:01.2  MEM= 678.7M)
Extracted 70.0023% (CPU Time= 0:00:01.4  MEM= 679.7M)
Extracted 80.0019% (CPU Time= 0:00:01.5  MEM= 680.7M)
Extracted 90.0016% (CPU Time= 0:00:01.7  MEM= 681.7M)
Extracted 100% (CPU Time= 0:00:02.3  MEM= 683.7M)
Number of Extracted Resistors     : 171934
Number of Extracted Ground Cap.   : 184437
Number of Extracted Coupling Cap. : 279856
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 657.9M)
Creating parasitic data file './DLX_11991_m5JhlX.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12541 times net's RC data read were performed.
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.1  Real Time: 0:00:03.0  MEM: 655.863M)
Generate Setup TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 676.9M, InitMEM = 676.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 680.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=688.762 CPU=0:00:04.1 REAL=0:00:04.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 688.8M, InitMEM = 688.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=688.762 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 688.8M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_11991.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 680.2M, InitMEM = 680.2M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 5103,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=687.895 CPU=0:00:01.7 REAL=0:00:02.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 687.9M, InitMEM = 687.9M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 13409,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=687.895 CPU=0:00:04.3 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:06.4 687.895M)
*** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 687.9M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.392  |  0.392  |  3.099  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3023   |  1933   |  1450   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 25.6 sec
Total Real time: 25.0 sec
Total Memory Usage: 688.246094 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_postRouteh -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12524 times net's RC data read were performed.
Extraction called for design 'DLX' of instances=29951 and nets=13950 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_11991_m5JhlX.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 684.2M)
Creating parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.002% (CPU Time= 0:00:00.7  MEM= 716.2M)
Extracted 20.0017% (CPU Time= 0:00:00.8  MEM= 716.2M)
Extracted 30.0013% (CPU Time= 0:00:00.9  MEM= 716.2M)
Extracted 40.0022% (CPU Time= 0:00:01.0  MEM= 716.2M)
Extracted 50.0018% (CPU Time= 0:00:01.0  MEM= 717.2M)
Extracted 60.0014% (CPU Time= 0:00:01.1  MEM= 718.2M)
Extracted 70.0023% (CPU Time= 0:00:01.3  MEM= 719.2M)
Extracted 80.0019% (CPU Time= 0:00:01.4  MEM= 721.2M)
Extracted 90.0016% (CPU Time= 0:00:01.6  MEM= 722.2M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 723.4M)
Number of Extracted Resistors     : 171934
Number of Extracted Ground Cap.   : 184437
Number of Extracted Coupling Cap. : 279856
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 696.5M)
Creating parasitic data file './DLX_11991_m5JhlX.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_11991_m5JhlX.rcdb.d'. 12541 times net's RC data read were performed.
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.9  Real Time: 0:00:03.0  MEM: 694.492M)
Generate Hold TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 687.1M, InitMEM = 687.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_11991_m5JhlX.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 691.1M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=689.367 CPU=0:00:04.1 REAL=0:00:04.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 689.4M, InitMEM = 689.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=689.367 CPU=0:00:04.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.4  real=0:00:09.0  mem= 689.4M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_11991.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 681.1M, InitMEM = 681.1M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3539,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=687.875 CPU=0:00:00.9 REAL=0:00:01.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 687.9M, InitMEM = 687.9M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 13409,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=687.875 CPU=0:00:04.7 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:05.9 687.875M)
*** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 687.9M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.422  | -0.002  | -0.422  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-167.352 | -0.008  |-167.348 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1079   |    5    |  1077   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3023   |  1933   |  1450   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 23.76 sec
Total Real time: 24.0 sec
Total Memory Usage: 687.875 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 681.1M, InitMEM = 681.1M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 5103,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=688.504 CPU=0:00:01.8 REAL=0:00:02.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 688.5M, InitMEM = 688.5M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 13409,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=688.504 CPU=0:00:04.3 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:06.5 688.504M)
*** CDM Built up (cpu=0:00:07.1  real=0:00:08.0  mem= 688.5M) ***
report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Oct 18 23:54:43 2017

Design Name: DLX
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (192.4550, 188.6600)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 23:54:43 **** Processed 5000 nets.
**** 23:54:44 **** Processed 10000 nets.
Net vdd: special open, dangling Wire.

Begin Summary 
    2 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    11 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    13 total info(s) created.
End Summary

End Time: Wed Oct 18 23:54:44 2017
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 13 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.8  MEM: 0.000M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 697.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
**WARN: (ENCVFG-47):	Pin of Cell FILLER_6 at (20.780, 3.975), (21.580, 4.145) on Layer metal1 is not connected to any net. Because globalNetConnect or GUI Power->Connect Global Nets is not to specify global net connection rules properly. Use globalNetConnect to connect the pins to nets, Type 'man globalNetConnect' for more information.

VG: elapsed time: 6.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:06.3  MEM: 63.4M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> reportGateCount -level 5 -limit 100 -outfile DLX.gateCount
Gate area 0.7980 um^2
[0] DLX Gates=25467 Cells=11744 Area=20322.7 um^2
[1] datap Gates=23875 Cells=11181 Area=19052.2 um^2
[2] datap/PCinst Gates=214 Cells=33 Area=171.0 um^2
[2] datap/PCAdd Gates=386 Cells=240 Area=308.6 um^2
[3] datap/PCAdd/CSN Gates=386 Cells=240 Area=308.6 um^2
[2] datap/BranchReg Gates=266 Cells=96 Area=212.8 um^2
[2] datap/NPCReg Gates=288 Cells=128 Area=229.8 um^2
[2] datap/IRReg_0 Gates=237 Cells=107 Area=189.1 um^2
[2] datap/IRReg_1 Gates=237 Cells=107 Area=189.1 um^2
[2] datap/RF Gates=12448 Cells=3953 Area=9933.5 um^2
[2] datap/BranchAdd Gates=710 Cells=488 Area=566.6 um^2
[3] datap/BranchAdd/STCG Gates=184 Cells=140 Area=147.4 um^2
[3] datap/BranchAdd/CSN Gates=461 Cells=316 Area=368.1 um^2
[2] datap/AReg Gates=288 Cells=128 Area=229.8 um^2
[2] datap/BReg Gates=288 Cells=128 Area=229.8 um^2
[2] datap/ImmReg Gates=288 Cells=128 Area=229.8 um^2
[2] datap/DelPCRetReg Gates=266 Cells=96 Area=212.8 um^2
[2] datap/PCRetReg Gates=288 Cells=128 Area=229.8 um^2
[2] datap/OPAMux21 Gates=100 Cells=100 Area=79.8 um^2
[2] datap/OPBMux41 Gates=183 Cells=177 Area=146.0 um^2
[2] datap/ALU Gates=5206 Cells=3606 Area=4154.4 um^2
[3] datap/ALU/MUL Gates=3458 Cells=2326 Area=2759.5 um^2
[4] datap/ALU/MUL/CSA0 Gates=198 Cells=124 Area=158.0 um^2
[4] datap/ALU/MUL/CSA1 Gates=179 Cells=112 Area=142.8 um^2
[4] datap/ALU/MUL/CSA2 Gates=160 Cells=100 Area=127.7 um^2
[4] datap/ALU/MUL/CSA3 Gates=141 Cells=88 Area=112.5 um^2
[4] datap/ALU/MUL/CSA4 Gates=122 Cells=76 Area=97.4 um^2
[4] datap/ALU/MUL/CSA5 Gates=195 Cells=122 Area=156.1 um^2
[4] datap/ALU/MUL/CSA6 Gates=166 Cells=104 Area=132.7 um^2
[4] datap/ALU/MUL/CSA7 Gates=138 Cells=86 Area=110.7 um^2
[4] datap/ALU/MUL/CSA8 Gates=193 Cells=120 Area=154.3 um^2
[4] datap/ALU/MUL/CSA9 Gates=151 Cells=94 Area=120.8 um^2
[4] datap/ALU/MUL/CSA10 Gates=191 Cells=118 Area=152.4 um^2
[4] datap/ALU/MUL/CSA11 Gates=127 Cells=78 Area=101.9 um^2
[4] datap/ALU/MUL/CSA12 Gates=188 Cells=116 Area=150.6 um^2
[4] datap/ALU/MUL/CSA13 Gates=186 Cells=114 Area=148.7 um^2
[4] datap/ALU/MUL/P4A14 Gates=600 Cells=418 Area=479.3 um^2
[5] datap/ALU/MUL/P4A14/STCG Gates=156 Cells=118 Area=124.5 um^2
[5] datap/ALU/MUL/P4A14/CSN Gates=444 Cells=300 Area=354.8 um^2
[3] datap/ALU/ADDSUB Gates=754 Cells=528 Area=602.0 um^2
[4] datap/ALU/ADDSUB/STCG Gates=219 Cells=168 Area=175.3 um^2
[4] datap/ALU/ADDSUB/CSN Gates=465 Cells=321 Area=371.1 um^2
[3] datap/ALU/LOGICunit Gates=213 Cells=224 Area=170.2 um^2
[2] datap/ALUReg Gates=289 Cells=129 Area=230.6 um^2
[2] datap/LMDReg Gates=288 Cells=128 Area=229.8 um^2
[2] datap/WBReg Gates=288 Cells=128 Area=229.8 um^2
[2] datap/WBMux41 Gates=173 Cells=163 Area=138.6 um^2
[1] CU Gates=1515 Cells=507 Area=1209.5 um^2
<CMD> saveNetlist DLX.v
Writing Netlist "DLX.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network DLX.sdf
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Topological Sorting (CPU = 0:00:00.1, MEM = 728.8M, InitMEM = 728.8M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 13409,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=737.102 CPU=0:00:04.7 REAL=0:00:05.0)
Topological Sorting (CPU = 0:00:00.1, MEM = 737.1M, InitMEM = 737.1M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net datap/RF/FE_OFN88_n2449 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 13409,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=737.102 CPU=0:00:04.0 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:09.2 737.102M)
*** CDM Built up (cpu=0:00:09.9  real=0:00:09.0  mem= 737.1M) ***

*** Memory Usage v#1 (Current mem = 724.285M, initial mem = 75.145M) ***
--- Ending "Encounter" (totcpu=0:12:36, real=0:32:22, mem=724.3M) ---
