Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Mar  1 20:21:05 2021
| Host         : apple running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 68 register/latch pins with no clock driven by root clock pin: EF_DCO_P (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: EF_FR_P (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: GH_DCO_P (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GH_FR_P (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: clk_50M (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_EF_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_EF_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_GH_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_GH_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spi4adc/reset_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 349 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.571      -12.036                     68                 9716        0.046        0.000                      0                 9716        0.127        0.000                       0                  4882  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 3.375}        6.749           148.170         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
my_clock/inst/clk_in                                                                        {0.000 10.000}       20.000          50.000          
  clk_150M_my_clk_generator                                                                 {0.000 3.333}        6.667           150.000         
  clk_20M_my_clk_generator                                                                  {0.000 25.000}       50.000          20.000          
  clk_450M_my_clk_generator                                                                 {0.000 1.111}        2.222           450.000         
  clkfbout_my_clk_generator                                                                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.189        0.000                      0                  923        0.059        0.000                      0                  923       15.732        0.000                       0                   480  
my_clock/inst/clk_in                                                                                                                                                                                                                          7.000        0.000                       0                     1  
  clk_150M_my_clk_generator                                                                       1.670        0.000                      0                 3697        0.046        0.000                      0                 3697        2.565        0.000                       0                  1665  
  clk_20M_my_clk_generator                                                                       45.861        0.000                      0                   92        0.135        0.000                      0                   92       24.600        0.000                       0                    59  
  clk_450M_my_clk_generator                                                                      -0.258       -3.397                     40                 4290        0.062        0.000                      0                 4290        0.127        0.000                       0                  2674  
  clkfbout_my_clk_generator                                                                                                                                                                                                                  18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_150M_my_clk_generator  clk_20M_my_clk_generator        -0.571       -8.447                     24                   57        0.123        0.000                      0                   57  
clk_150M_my_clk_generator  clk_450M_my_clk_generator       -0.099       -0.192                      4                  132        0.103        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_150M_my_clk_generator                                                                         2.875        0.000                      0                  351        0.309        0.000                      0                  351  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_20M_my_clk_generator                                                                          0.849        0.000                      0                   29        0.156        0.000                      0                   29  
**async_default**                                                                           clk_20M_my_clk_generator                                                                    clk_20M_my_clk_generator                                                                         47.282        0.000                      0                   43        0.301        0.000                      0                   43  
**async_default**                                                                           clk_450M_my_clk_generator                                                                   clk_450M_my_clk_generator                                                                         0.283        0.000                      0                   91        0.270        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.955        0.000                      0                  100        0.283        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.459ns (14.234%)  route 2.766ns (85.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     7.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     8.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X44Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     9.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X42Y247        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.459ns (14.234%)  route 2.766ns (85.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     7.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     8.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X44Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     9.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X42Y247        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.459ns (14.234%)  route 2.766ns (85.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     7.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     8.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X44Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     9.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X42Y247        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.459ns (14.234%)  route 2.766ns (85.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     7.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     8.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X44Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     9.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X42Y247        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.459ns (14.234%)  route 2.766ns (85.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     7.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     8.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X44Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     9.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X42Y247        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.459ns (14.234%)  route 2.766ns (85.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     7.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     8.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X44Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     9.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X42Y247        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.416ns (13.140%)  route 2.750ns (86.860%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     7.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.246     8.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X45Y247        LUT2 (Prop_lut2_I0_O)        0.043     8.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.439     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X45Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X45Y247        FDCE (Setup_fdce_C_CE)      -0.201    38.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 29.328    

Slack (MET) :             29.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.416ns (13.614%)  route 2.640ns (86.386%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     7.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.246     8.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X45Y247        LUT2 (Prop_lut2_I0_O)        0.043     8.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.328     8.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X44Y247        FDCE (Setup_fdce_C_CE)      -0.201    38.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                 29.438    

Slack (MET) :             29.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.416ns (13.614%)  route 2.640ns (86.386%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     7.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.246     8.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X45Y247        LUT2 (Prop_lut2_I0_O)        0.043     8.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.328     8.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X44Y247        FDCE (Setup_fdce_C_CE)      -0.201    38.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                 29.438    

Slack (MET) :             29.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.416ns (13.614%)  route 2.640ns (86.386%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     7.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.246     8.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X45Y247        LUT2 (Prop_lut2_I0_O)        0.043     8.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.328     8.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X44Y247        FDCE (Setup_fdce_C_CE)      -0.201    38.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                 29.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.236%)  route 0.103ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.626     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y235        FDCE (Prop_fdce_C_Q)         0.100     3.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.103     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X48Y235        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.851     3.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y235        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.594     3.000    
    SLICE_X48Y235        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.125%)  route 0.102ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.626     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y235        FDCE (Prop_fdce_C_Q)         0.091     3.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.102     3.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X50Y235        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.851     3.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y235        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.596     2.998    
    SLICE_X50Y235        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.588%)  route 0.113ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.626     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y236        FDCE (Prop_fdce_C_Q)         0.091     3.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     3.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X50Y236        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.851     3.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y236        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.596     2.998    
    SLICE_X50Y236        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.651     3.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X31Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDRE (Prop_fdre_C_Q)         0.100     3.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.055     3.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X31Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.875     3.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X31Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.606     3.012    
    SLICE_X31Y226        FDRE (Hold_fdre_C_D)         0.047     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.619     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X49Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y227        FDCE (Prop_fdce_C_Q)         0.100     3.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X49Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.843     3.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X49Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.606     2.980    
    SLICE_X49Y227        FDCE (Hold_fdce_C_D)         0.047     3.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y232        FDPE (Prop_fdpe_C_Q)         0.100     3.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X57Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.606     2.978    
    SLICE_X57Y232        FDPE (Hold_fdpe_C_D)         0.047     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X47Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y238        FDCE (Prop_fdce_C_Q)         0.100     3.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X47Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.855     3.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X47Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.609     2.989    
    SLICE_X47Y238        FDCE (Hold_fdce_C_D)         0.047     3.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y240        FDPE (Prop_fdpe_C_Q)         0.100     3.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X43Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.856     3.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.608     2.991    
    SLICE_X43Y240        FDPE (Hold_fdpe_C_D)         0.047     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X49Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y226        FDCE (Prop_fdce_C_Q)         0.100     3.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X49Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X49Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.605     2.979    
    SLICE_X49Y226        FDCE (Hold_fdce_C_D)         0.047     3.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X49Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y226        FDCE (Prop_fdce_C_Q)         0.100     3.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X49Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X49Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.605     2.979    
    SLICE_X49Y226        FDCE (Hold_fdce_C_D)         0.047     3.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X34Y238  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X38Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X35Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y247  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y247  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  my_clock/inst/clk_in
  To Clock:  my_clock/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clock/inst/clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.304ns (29.841%)  route 3.066ns (70.159%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.591    -1.239    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X30Y258        LUT3 (Prop_lut3_I0_O)        0.051    -1.188 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.891    -0.298    u_aq_axi_master/S00_AXI_wready
    SLICE_X42Y253        LUT4 (Prop_lut4_I2_O)        0.138    -0.160 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.592     0.433    mem_test_m0/wr_burst_data_req
    SLICE_X30Y250        LUT2 (Prop_lut2_I0_O)        0.134     0.567 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.991     1.558    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.299     4.358    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[16]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201     3.228    mem_test_m0/wr_burst_data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.304ns (29.841%)  route 3.066ns (70.159%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.591    -1.239    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X30Y258        LUT3 (Prop_lut3_I0_O)        0.051    -1.188 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.891    -0.298    u_aq_axi_master/S00_AXI_wready
    SLICE_X42Y253        LUT4 (Prop_lut4_I2_O)        0.138    -0.160 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.592     0.433    mem_test_m0/wr_burst_data_req
    SLICE_X30Y250        LUT2 (Prop_lut2_I0_O)        0.134     0.567 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.991     1.558    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.299     4.358    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[17]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201     3.228    mem_test_m0/wr_burst_data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.304ns (29.841%)  route 3.066ns (70.159%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.591    -1.239    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X30Y258        LUT3 (Prop_lut3_I0_O)        0.051    -1.188 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.891    -0.298    u_aq_axi_master/S00_AXI_wready
    SLICE_X42Y253        LUT4 (Prop_lut4_I2_O)        0.138    -0.160 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.592     0.433    mem_test_m0/wr_burst_data_req
    SLICE_X30Y250        LUT2 (Prop_lut2_I0_O)        0.134     0.567 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.991     1.558    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.299     4.358    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[18]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201     3.228    mem_test_m0/wr_burst_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.304ns (29.841%)  route 3.066ns (70.159%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.591    -1.239    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X30Y258        LUT3 (Prop_lut3_I0_O)        0.051    -1.188 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.891    -0.298    u_aq_axi_master/S00_AXI_wready
    SLICE_X42Y253        LUT4 (Prop_lut4_I2_O)        0.138    -0.160 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.592     0.433    mem_test_m0/wr_burst_data_req
    SLICE_X30Y250        LUT2 (Prop_lut2_I0_O)        0.134     0.567 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.991     1.558    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.299     4.358    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[19]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201     3.228    mem_test_m0/wr_burst_data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.304ns (29.841%)  route 3.066ns (70.159%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.591    -1.239    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X30Y258        LUT3 (Prop_lut3_I0_O)        0.051    -1.188 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.891    -0.298    u_aq_axi_master/S00_AXI_wready
    SLICE_X42Y253        LUT4 (Prop_lut4_I2_O)        0.138    -0.160 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.592     0.433    mem_test_m0/wr_burst_data_req
    SLICE_X30Y250        LUT2 (Prop_lut2_I0_O)        0.134     0.567 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.991     1.558    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.299     4.358    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[1]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201     3.228    mem_test_m0/wr_burst_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.304ns (29.841%)  route 3.066ns (70.159%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.591    -1.239    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X30Y258        LUT3 (Prop_lut3_I0_O)        0.051    -1.188 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.891    -0.298    u_aq_axi_master/S00_AXI_wready
    SLICE_X42Y253        LUT4 (Prop_lut4_I2_O)        0.138    -0.160 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.592     0.433    mem_test_m0/wr_burst_data_req
    SLICE_X30Y250        LUT2 (Prop_lut2_I0_O)        0.134     0.567 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.991     1.558    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.299     4.358    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[31]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201     3.228    mem_test_m0/wr_burst_data_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[32]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.304ns (29.841%)  route 3.066ns (70.159%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.591    -1.239    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X30Y258        LUT3 (Prop_lut3_I0_O)        0.051    -1.188 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.891    -0.298    u_aq_axi_master/S00_AXI_wready
    SLICE_X42Y253        LUT4 (Prop_lut4_I2_O)        0.138    -0.160 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.592     0.433    mem_test_m0/wr_burst_data_req
    SLICE_X30Y250        LUT2 (Prop_lut2_I0_O)        0.134     0.567 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.991     1.558    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.299     4.358    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[32]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201     3.228    mem_test_m0/wr_burst_data_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[33]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.304ns (29.841%)  route 3.066ns (70.159%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.591    -1.239    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X30Y258        LUT3 (Prop_lut3_I0_O)        0.051    -1.188 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.891    -0.298    u_aq_axi_master/S00_AXI_wready
    SLICE_X42Y253        LUT4 (Prop_lut4_I2_O)        0.138    -0.160 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.592     0.433    mem_test_m0/wr_burst_data_req
    SLICE_X30Y250        LUT2 (Prop_lut2_I0_O)        0.134     0.567 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.991     1.558    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.299     4.358    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[33]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201     3.228    mem_test_m0/wr_burst_data_reg_reg[33]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.304ns (30.491%)  route 2.973ns (69.509%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.310ns = ( 4.357 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.591    -1.239    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X30Y258        LUT3 (Prop_lut3_I0_O)        0.051    -1.188 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.891    -0.298    u_aq_axi_master/S00_AXI_wready
    SLICE_X42Y253        LUT4 (Prop_lut4_I2_O)        0.138    -0.160 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.592     0.433    mem_test_m0/wr_burst_data_req
    SLICE_X30Y250        LUT2 (Prop_lut2_I0_O)        0.134     0.567 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.898     1.465    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X15Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.298     4.357    mem_test_m0/mem_clk
    SLICE_X15Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[34]/C
                         clock pessimism             -0.841     3.516    
                         clock uncertainty           -0.087     3.428    
    SLICE_X15Y243        FDCE (Setup_fdce_C_CE)      -0.201     3.227    mem_test_m0/wr_burst_data_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          3.227    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[35]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.304ns (30.491%)  route 2.973ns (69.509%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.310ns = ( 4.357 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.591    -1.239    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X30Y258        LUT3 (Prop_lut3_I0_O)        0.051    -1.188 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.891    -0.298    u_aq_axi_master/S00_AXI_wready
    SLICE_X42Y253        LUT4 (Prop_lut4_I2_O)        0.138    -0.160 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.592     0.433    mem_test_m0/wr_burst_data_req
    SLICE_X30Y250        LUT2 (Prop_lut2_I0_O)        0.134     0.567 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.898     1.465    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X15Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.298     4.357    mem_test_m0/mem_clk
    SLICE_X15Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[35]/C
                         clock pessimism             -0.841     3.516    
                         clock uncertainty           -0.087     3.428    
    SLICE_X15Y243        FDCE (Setup_fdce_C_CE)      -0.201     3.227    mem_test_m0/wr_burst_data_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          3.227    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  1.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.277ns (65.357%)  route 0.147ns (34.643%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.663    -1.016    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/Q
                         net (fo=3, routed)           0.146    -0.752    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]
    SLICE_X26Y248        LUT5 (Prop_lut5_I4_O)        0.026    -0.726 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.726    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]_i_2__0_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065    -0.661 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.661    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]_i_1__0_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.634 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.633    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[19]_i_1__0_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.592 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.592    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0_n_7
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.977    -1.056    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[20]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.092    -0.638    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.289ns (66.311%)  route 0.147ns (33.689%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.663    -1.016    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/Q
                         net (fo=3, routed)           0.146    -0.752    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]
    SLICE_X26Y248        LUT5 (Prop_lut5_I4_O)        0.026    -0.726 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.726    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]_i_2__0_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065    -0.661 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.661    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]_i_1__0_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.634 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.633    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[19]_i_1__0_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.580 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.580    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0_n_5
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.977    -1.056    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[22]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.092    -0.638    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.296ns (66.844%)  route 0.147ns (33.156%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.663    -1.016    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/Q
                         net (fo=3, routed)           0.146    -0.752    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]
    SLICE_X26Y248        LUT5 (Prop_lut5_I4_O)        0.026    -0.726 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.726    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]_i_2__0_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065    -0.661 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.661    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]_i_1__0_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.634 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.633    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[19]_i_1__0_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.573 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.573    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0_n_6
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.977    -1.056    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[21]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.092    -0.638    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.710    -0.969    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y296        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y296        FDRE (Prop_fdre_C_Q)         0.100    -0.869 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.733    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X36Y294        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.956    -1.077    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y294        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism              0.122    -0.955    
    SLICE_X36Y294        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154    -0.801    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.709    -0.970    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y291        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y291        FDRE (Prop_fdre_C_Q)         0.100    -0.870 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.137    -0.733    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X38Y290        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.955    -1.078    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y290        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.122    -0.956    
    SLICE_X38Y290        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154    -0.802    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.303ns (67.360%)  route 0.147ns (32.640%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.663    -1.016    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/Q
                         net (fo=3, routed)           0.146    -0.752    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]
    SLICE_X26Y248        LUT5 (Prop_lut5_I4_O)        0.026    -0.726 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.726    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]_i_2__0_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065    -0.661 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.661    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]_i_1__0_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.634 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.633    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[19]_i_1__0_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.566 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.566    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0_n_4
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.977    -1.056    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.092    -0.638    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.304ns (67.432%)  route 0.147ns (32.568%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.663    -1.016    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/Q
                         net (fo=3, routed)           0.146    -0.752    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]
    SLICE_X26Y248        LUT5 (Prop_lut5_I4_O)        0.026    -0.726 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.726    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[15]_i_2__0_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065    -0.661 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.661    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]_i_1__0_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.634 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.633    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[19]_i_1__0_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.606 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.606    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0_n_0
    SLICE_X26Y251        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.565 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.565    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[27]_i_1__0_n_7
    SLICE_X26Y251        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.977    -1.056    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y251        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[24]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X26Y251        FDRE (Hold_fdre_C_D)         0.092    -0.638    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.709    -0.970    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y290        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.870 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.776    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X38Y290        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.955    -1.078    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y290        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.122    -0.956    
    SLICE_X38Y290        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.857    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.812    -0.867    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y300        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y300        FDRE (Prop_fdre_C_Q)         0.100    -0.767 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.094    -0.673    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y300        SRL16E                                       r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.079    -0.954    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y300        SRL16E                                       r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism              0.101    -0.853    
    SLICE_X30Y300        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.755    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.790    -0.889    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y304        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y304        FDRE (Prop_fdre_C_Q)         0.100    -0.789 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.735    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[7]
    SLICE_X32Y304        LUT5 (Prop_lut5_I4_O)        0.028    -0.707 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.707    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1_n_0
    SLICE_X32Y304        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.056    -0.977    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y304        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism              0.099    -0.878    
    SLICE_X32Y304        FDRE (Hold_fdre_C_D)         0.087    -0.791    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150M_my_clk_generator
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         6.667       5.258      BUFGCTRL_X0Y16   my_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         6.667       5.596      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X43Y302    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X43Y302    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X45Y301    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X25Y247    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[8]/C
Min Period        n/a     FDPE/C              n/a            0.750         6.667       5.917      SLICE_X33Y247    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X43Y301    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X46Y300    CCD231/CCD231_i/AXI_GPIO_IN/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDCE/C              n/a            0.750         6.667       5.917      SLICE_X33Y247    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y262    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_20M_my_clk_generator
  To Clock:  clk_20M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       45.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.861ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dout_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.994ns (26.469%)  route 2.761ns (73.531%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    -1.053    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.591 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    -0.223    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    -0.172 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371     0.199    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136     0.335 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.342     0.677    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X44Y292        LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  spi4adc/spi/dout_r_i_1/O
                         net (fo=1, routed)           0.109     0.829    spi4adc/spi/dout_r2_out
    SLICE_X44Y292        FDRE                                         r  spi4adc/spi/dout_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X44Y292        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism             -0.731    47.026    
                         clock uncertainty           -0.134    46.892    
    SLICE_X44Y292        FDRE (Setup_fdre_C_CE)      -0.201    46.691    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                         46.691    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                 45.861    

Slack (MET) :             45.927ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.951ns (25.776%)  route 2.738ns (74.224%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    -1.053    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.591 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    -0.223    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    -0.172 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371     0.199    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136     0.335 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.428     0.763    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X47Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X47Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/C
                         clock pessimism             -0.731    47.026    
                         clock uncertainty           -0.134    46.892    
    SLICE_X47Y293        FDCE (Setup_fdce_C_CE)      -0.201    46.691    spi4adc/spi/d_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         46.691    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 45.927    

Slack (MET) :             45.927ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.951ns (25.776%)  route 2.738ns (74.224%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    -1.053    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.591 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    -0.223    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    -0.172 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371     0.199    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136     0.335 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.428     0.763    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X47Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X47Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/C
                         clock pessimism             -0.731    47.026    
                         clock uncertainty           -0.134    46.892    
    SLICE_X47Y293        FDCE (Setup_fdce_C_CE)      -0.201    46.691    spi4adc/spi/d_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         46.691    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 45.927    

Slack (MET) :             45.939ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.951ns (25.697%)  route 2.750ns (74.303%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    -1.053    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.591 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    -0.223    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    -0.172 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371     0.199    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136     0.335 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439     0.775    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[4]/C
                         clock pessimism             -0.731    47.026    
                         clock uncertainty           -0.134    46.892    
    SLICE_X46Y293        FDCE (Setup_fdce_C_CE)      -0.178    46.714    spi4adc/spi/d_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         46.714    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                 45.939    

Slack (MET) :             45.939ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.951ns (25.697%)  route 2.750ns (74.303%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    -1.053    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.591 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    -0.223    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    -0.172 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371     0.199    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136     0.335 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439     0.775    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y293        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X46Y293        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/C
                         clock pessimism             -0.731    47.026    
                         clock uncertainty           -0.134    46.892    
    SLICE_X46Y293        FDPE (Setup_fdpe_C_CE)      -0.178    46.714    spi4adc/spi/d_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         46.714    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                 45.939    

Slack (MET) :             45.939ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.951ns (25.697%)  route 2.750ns (74.303%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    -1.053    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.591 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    -0.223    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    -0.172 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371     0.199    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136     0.335 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439     0.775    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/C
                         clock pessimism             -0.731    47.026    
                         clock uncertainty           -0.134    46.892    
    SLICE_X46Y293        FDCE (Setup_fdce_C_CE)      -0.178    46.714    spi4adc/spi/d_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         46.714    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                 45.939    

Slack (MET) :             45.939ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.951ns (25.697%)  route 2.750ns (74.303%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    -1.053    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.591 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    -0.223    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    -0.172 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371     0.199    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136     0.335 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439     0.775    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[7]/C
                         clock pessimism             -0.731    47.026    
                         clock uncertainty           -0.134    46.892    
    SLICE_X46Y293        FDCE (Setup_fdce_C_CE)      -0.178    46.714    spi4adc/spi/d_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         46.714    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                 45.939    

Slack (MET) :             45.960ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.949ns (24.547%)  route 2.917ns (75.453%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.391    -1.231    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X47Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.769 f  spi4adc/spi/sclk_rdy_reg_LDC/Q
                         net (fo=3, routed)           0.531    -0.239    spi4adc/spi/sclk_rdy_reg_LDC_n_0
    SLICE_X48Y289        LUT3 (Prop_lut3_I1_O)        0.051    -0.188 r  spi4adc/spi/sclk_r_C_i_2/O
                         net (fo=1, routed)           0.469     0.282    spi4adc/spi/sclk_r_C_i_2_n_0
    SLICE_X45Y286        LUT5 (Prop_lut5_I2_O)        0.134     0.416 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.525     0.940    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X42Y286        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X42Y286        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism             -0.731    47.023    
                         clock uncertainty           -0.134    46.889    
    SLICE_X42Y286        FDCE (Setup_fdce_C_D)        0.011    46.900    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                         46.900    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 45.960    

Slack (MET) :             45.962ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.951ns (25.703%)  route 2.749ns (74.297%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    -1.053    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.591 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    -0.223    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    -0.172 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371     0.199    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136     0.335 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439     0.774    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X48Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X48Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/C
                         clock pessimism             -0.708    47.048    
                         clock uncertainty           -0.134    46.914    
    SLICE_X48Y293        FDCE (Setup_fdce_C_CE)      -0.178    46.736    spi4adc/spi/d_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         46.736    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                 45.962    

Slack (MET) :             45.962ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.951ns (25.703%)  route 2.749ns (74.297%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    -1.053    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.591 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    -0.223    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    -0.172 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371     0.199    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136     0.335 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439     0.774    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X48Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X48Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/C
                         clock pessimism             -0.708    47.048    
                         clock uncertainty           -0.134    46.914    
    SLICE_X48Y293        FDCE (Setup_fdce_C_CE)      -0.178    46.736    spi4adc/spi/d_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         46.736    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                 45.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 spi4adc/spi/d_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.917%)  route 0.105ns (45.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/spi/CLK
    SLICE_X47Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y293        FDCE (Prop_fdce_C_Q)         0.100    -0.871 r  spi4adc/spi/d_cnt_reg[2]/Q
                         net (fo=5, routed)           0.105    -0.766    spi4adc/spi/d_cnt_reg__0[2]
    SLICE_X46Y293        LUT6 (Prop_lut6_I2_O)        0.028    -0.738 r  spi4adc/spi/d_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.738    spi4adc/spi/d_cnt0[5]
    SLICE_X46Y293        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/spi/CLK
    SLICE_X46Y293        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/C
                         clock pessimism              0.118    -0.960    
    SLICE_X46Y293        FDPE (Hold_fdpe_C_D)         0.087    -0.873    spi4adc/spi/d_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.132%)  route 0.096ns (42.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.082ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.705    -0.974    spi4adc/spi/CLK
    SLICE_X44Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y287        FDCE (Prop_fdce_C_Q)         0.100    -0.874 r  spi4adc/spi/dat_cnt_reg[1]/Q
                         net (fo=5, routed)           0.096    -0.778    spi4adc/spi/dat_cnt_reg_n_0_[1]
    SLICE_X45Y287        LUT6 (Prop_lut6_I3_O)        0.028    -0.750 r  spi4adc/spi/dat_cnt[2]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.750    spi4adc/spi/dat_cnt[2]_P_i_1_n_0
    SLICE_X45Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.951    -1.082    spi4adc/spi/CLK
    SLICE_X45Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism              0.119    -0.963    
    SLICE_X45Y287        FDPE (Hold_fdpe_C_D)         0.060    -0.903    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.903    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spi4adc/spi/d_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.171ns (69.187%)  route 0.076ns (30.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDCE (Prop_fdce_C_Q)         0.107    -0.864 r  spi4adc/spi/d_cnt_reg[4]/Q
                         net (fo=5, routed)           0.076    -0.788    spi4adc/spi/d_cnt_reg__0[4]
    SLICE_X46Y293        LUT4 (Prop_lut4_I3_O)        0.064    -0.724 r  spi4adc/spi/d_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.724    spi4adc/spi/d_cnt0[6]
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/C
                         clock pessimism              0.107    -0.971    
    SLICE_X46Y293        FDCE (Hold_fdce_C_D)         0.087    -0.884    spi4adc/spi/d_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.146ns (60.919%)  route 0.094ns (39.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.082ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    -0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.706    -0.973    spi4adc/spi/CLK
    SLICE_X42Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y287        FDCE (Prop_fdce_C_Q)         0.118    -0.855 r  spi4adc/spi/dat_cnt_reg[3]_C/Q
                         net (fo=5, routed)           0.094    -0.761    spi4adc/spi/dat_cnt_reg[3]_C_n_0
    SLICE_X43Y287        LUT6 (Prop_lut6_I3_O)        0.028    -0.733 r  spi4adc/spi/dat_cnt[3]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.733    spi4adc/spi/dat_cnt[3]_P_i_1_n_0
    SLICE_X43Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.951    -1.082    spi4adc/spi/CLK
    SLICE_X43Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism              0.120    -0.962    
    SLICE_X43Y287        FDPE (Hold_fdpe_C_D)         0.060    -0.902    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.902    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 spi4adc/reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.621%)  route 0.099ns (40.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.707    -0.972    spi4adc/CLK
    SLICE_X52Y296        FDCE                                         r  spi4adc/reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.854 r  spi4adc/reset_cnt_reg[1]/Q
                         net (fo=7, routed)           0.099    -0.755    spi4adc/reset_cnt[1]
    SLICE_X53Y296        LUT5 (Prop_lut5_I0_O)        0.028    -0.727 r  spi4adc/reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.727    spi4adc/reset_cnt[2]_i_1_n_0
    SLICE_X53Y296        FDCE                                         r  spi4adc/reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/CLK
    SLICE_X53Y296        FDCE                                         r  spi4adc/reset_cnt_reg[2]/C
                         clock pessimism              0.119    -0.961    
    SLICE_X53Y296        FDCE (Hold_fdce_C_D)         0.061    -0.900    spi4adc/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spi4adc/reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/reset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.939%)  route 0.115ns (44.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X52Y297        FDCE                                         r  spi4adc/reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.853 r  spi4adc/reset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.115    -0.738    spi4adc/reset_cnt[7]
    SLICE_X52Y297        LUT5 (Prop_lut5_I2_O)        0.028    -0.710 r  spi4adc/reset_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.710    spi4adc/reset_cnt[7]_i_2_n_0
    SLICE_X52Y297        FDCE                                         r  spi4adc/reset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/CLK
    SLICE_X52Y297        FDCE                                         r  spi4adc/reset_cnt_reg[7]/C
                         clock pessimism              0.108    -0.971    
    SLICE_X52Y297        FDCE (Hold_fdce_C_D)         0.087    -0.884    spi4adc/reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 spi4adc/reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.138%)  route 0.101ns (40.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.707    -0.972    spi4adc/CLK
    SLICE_X52Y296        FDCE                                         r  spi4adc/reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.854 r  spi4adc/reset_cnt_reg[1]/Q
                         net (fo=7, routed)           0.101    -0.753    spi4adc/reset_cnt[1]
    SLICE_X53Y296        LUT6 (Prop_lut6_I2_O)        0.028    -0.725 r  spi4adc/reset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.725    spi4adc/reset_cnt[3]_i_1_n_0
    SLICE_X53Y296        FDCE                                         r  spi4adc/reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/CLK
    SLICE_X53Y296        FDCE                                         r  spi4adc/reset_cnt_reg[3]/C
                         clock pessimism              0.119    -0.961    
    SLICE_X53Y296        FDCE (Hold_fdce_C_D)         0.061    -0.900    spi4adc/reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 spi4adc/status_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/reset_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.554%)  route 0.149ns (50.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.709    -0.970    spi4adc/CLK
    SLICE_X50Y297        FDCE                                         r  spi4adc/status_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 r  spi4adc/status_r_reg/Q
                         net (fo=14, routed)          0.149    -0.703    spi4adc/pl_status
    SLICE_X52Y297        LUT3 (Prop_lut3_I2_O)        0.028    -0.675 r  spi4adc/reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.675    spi4adc/reset_cnt[0]_i_1_n_0
    SLICE_X52Y297        FDCE                                         r  spi4adc/reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/CLK
    SLICE_X52Y297        FDCE                                         r  spi4adc/reset_cnt_reg[0]/C
                         clock pessimism              0.141    -0.938    
    SLICE_X52Y297        FDCE (Hold_fdce_C_D)         0.087    -0.851    spi4adc/reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.851    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 spi4adc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/en_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.900%)  route 0.130ns (47.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.709    -0.970    spi4adc/CLK
    SLICE_X50Y297        FDCE                                         r  spi4adc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 r  spi4adc/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.722    spi4adc/spi/out[1]
    SLICE_X50Y296        LUT6 (Prop_lut6_I3_O)        0.028    -0.694 r  spi4adc/spi/en_r_i_1/O
                         net (fo=1, routed)           0.000    -0.694    spi4adc/spi_n_6
    SLICE_X50Y296        FDCE                                         r  spi4adc/en_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/en_r_reg/C
                         clock pessimism              0.122    -0.957    
    SLICE_X50Y296        FDCE (Hold_fdce_C_D)         0.087    -0.870    spi4adc/en_r_reg
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 spi4adc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.709%)  route 0.131ns (47.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.709    -0.970    spi4adc/CLK
    SLICE_X50Y297        FDCE                                         r  spi4adc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 r  spi4adc/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.131    -0.721    spi4adc/spi/out[1]
    SLICE_X50Y296        LUT5 (Prop_lut5_I2_O)        0.028    -0.693 r  spi4adc/spi/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.693    spi4adc/spi_n_9
    SLICE_X50Y296        FDCE                                         r  spi4adc/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.122    -0.957    
    SLICE_X50Y296        FDCE (Hold_fdce_C_D)         0.087    -0.870    spi4adc/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20M_my_clk_generator
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         50.000      48.592     BUFGCTRL_X0Y18   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X46Y286    spi4adc/spi/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X50Y289    spi4adc/spi/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X50Y289    spi4adc/spi/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X46Y293    spi4adc/spi/d_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X46Y293    spi4adc/spi/d_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X44Y285    spi4adc/spi/delay_cnt_reg[0]_C/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X46Y288    spi4adc/spi/delay_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X46Y288    spi4adc/spi/delay_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X46Y286    spi4adc/spi/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X50Y289    spi4adc/spi/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X50Y289    spi4adc/spi/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X46Y288    spi4adc/spi/delay_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X46Y288    spi4adc/spi/delay_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X46Y288    spi4adc/spi/delay_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X42Y286    spi4adc/spi/sclk_r_reg_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         25.000      24.600     SLICE_X49Y289    spi4adc/spi/sclk_rdy_reg_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X46Y293    spi4adc/spi/d_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X46Y293    spi4adc/spi/d_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X50Y296    spi4adc/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X50Y297    spi4adc/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X50Y296    spi4adc/en_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X52Y297    spi4adc/reset_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X52Y296    spi4adc/reset_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X53Y296    spi4adc/reset_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X53Y296    spi4adc/reset_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X53Y296    spi4adc/reset_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X52Y296    spi4adc/reset_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X52Y297    spi4adc/reset_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_450M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :           40  Failing Endpoints,  Worst Slack       -0.258ns,  Total Violation       -3.397ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.732ns (33.124%)  route 1.478ns (66.876%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.321ns = ( -0.099 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.982ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.510    -2.982    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X6Y221         FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y221         FDRE (Prop_fdre_C_Q)         0.259    -2.723 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/Q
                         net (fo=8, routed)           0.371    -2.352    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X6Y221         SRL16E (Prop_srl16e_A0_Q)    0.047    -2.305 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.300    -2.006    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X6Y220         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374    -1.632 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.587    -1.044    ltc2271/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/shift_en_reg
    SLICE_X9Y221         LUT2 (Prop_lut2_I1_O)        0.052    -0.992 r  ltc2271/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.220    -0.772    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X8Y221         FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.287    -0.099    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X8Y221         FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism             -0.761    -0.860    
                         clock uncertainty           -0.075    -0.935    
    SLICE_X8Y221         FDRE (Setup_fdre_C_D)       -0.095    -1.030    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.502ns (20.887%)  route 1.901ns (79.113%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.331ns = ( -0.109 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.047ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.445    -3.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y223        FDCE (Prop_fdce_C_Q)         0.204    -2.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/Q
                         net (fo=15, routed)          0.515    -2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[1]
    SLICE_X29Y223        LUT6 (Prop_lut6_I4_O)        0.126    -2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.232    -1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X29Y223        LUT5 (Prop_lut5_I4_O)        0.043    -1.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.398    -1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X27Y224        LUT6 (Prop_lut6_I5_O)        0.043    -1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=22, routed)          0.403    -1.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X26Y223        LUT6 (Prop_lut6_I2_O)        0.043    -1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_2/O
                         net (fo=1, routed)           0.353    -0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r
    SLICE_X26Y225        LUT3 (Prop_lut3_I0_O)        0.043    -0.644 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
    SLICE_X26Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.277    -0.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.761    -0.870    
                         clock uncertainty           -0.075    -0.945    
    SLICE_X26Y225        FDCE (Setup_fdce_C_D)        0.066    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.395ns (20.033%)  route 1.577ns (79.967%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.325ns = ( -0.103 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.037ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.455    -3.037    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y220        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.814 f  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.295    -2.519    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X23Y220        LUT2 (Prop_lut2_I0_O)        0.043    -2.476 f  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.434    -2.042    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X23Y219        LUT6 (Prop_lut6_I2_O)        0.043    -1.999 f  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.286    -1.712    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I5_O)        0.043    -1.669 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2/O
                         net (fo=6, routed)           0.120    -1.549    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I0_O)        0.043    -1.506 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1/O
                         net (fo=11, routed)          0.441    -1.065    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X24Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.283    -0.103    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X24Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]/C
                         clock pessimism             -0.761    -0.864    
                         clock uncertainty           -0.075    -0.939    
    SLICE_X24Y218        FDRE (Setup_fdre_C_R)       -0.304    -1.243    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.395ns (20.033%)  route 1.577ns (79.967%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.325ns = ( -0.103 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.037ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.455    -3.037    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y220        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.814 f  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.295    -2.519    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X23Y220        LUT2 (Prop_lut2_I0_O)        0.043    -2.476 f  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.434    -2.042    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X23Y219        LUT6 (Prop_lut6_I2_O)        0.043    -1.999 f  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.286    -1.712    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I5_O)        0.043    -1.669 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2/O
                         net (fo=6, routed)           0.120    -1.549    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I0_O)        0.043    -1.506 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1/O
                         net (fo=11, routed)          0.441    -1.065    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X24Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.283    -0.103    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X24Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[7]/C
                         clock pessimism             -0.761    -0.864    
                         clock uncertainty           -0.075    -0.939    
    SLICE_X24Y218        FDRE (Setup_fdre_C_R)       -0.304    -1.243    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.395ns (20.033%)  route 1.577ns (79.967%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.325ns = ( -0.103 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.037ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.455    -3.037    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y220        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.814 f  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.295    -2.519    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X23Y220        LUT2 (Prop_lut2_I0_O)        0.043    -2.476 f  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.434    -2.042    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X23Y219        LUT6 (Prop_lut6_I2_O)        0.043    -1.999 f  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.286    -1.712    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I5_O)        0.043    -1.669 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2/O
                         net (fo=6, routed)           0.120    -1.549    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I0_O)        0.043    -1.506 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1/O
                         net (fo=11, routed)          0.441    -1.065    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X24Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.283    -0.103    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X24Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]/C
                         clock pessimism             -0.761    -0.864    
                         clock uncertainty           -0.075    -0.939    
    SLICE_X24Y218        FDRE (Setup_fdre_C_R)       -0.304    -1.243    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.395ns (20.033%)  route 1.577ns (79.967%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.325ns = ( -0.103 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.037ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.455    -3.037    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y220        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.814 f  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.295    -2.519    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X23Y220        LUT2 (Prop_lut2_I0_O)        0.043    -2.476 f  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.434    -2.042    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X23Y219        LUT6 (Prop_lut6_I2_O)        0.043    -1.999 f  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.286    -1.712    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I5_O)        0.043    -1.669 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2/O
                         net (fo=6, routed)           0.120    -1.549    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I0_O)        0.043    -1.506 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1/O
                         net (fo=11, routed)          0.441    -1.065    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X24Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.283    -0.103    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X24Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]/C
                         clock pessimism             -0.761    -0.864    
                         clock uncertainty           -0.075    -0.939    
    SLICE_X24Y218        FDRE (Setup_fdre_C_R)       -0.304    -1.243    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.413ns (20.286%)  route 1.623ns (79.714%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.268ns = ( -0.046 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.453    -3.039    ltc2271/inst/ila_core_inst/out
    SLICE_X9Y223         FDRE                                         r  ltc2271/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y223         FDRE (Prop_fdre_C_Q)         0.204    -2.835 r  ltc2271/inst/ila_core_inst/capture_qual_ctrl_reg[1]/Q
                         net (fo=1, routed)           0.370    -2.465    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][1]
    SLICE_X8Y220         LUT2 (Prop_lut2_I1_O)        0.123    -2.342 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.546    -1.796    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/A[3]
    SLICE_X8Y220         SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.043    -1.753 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.258    -1.495    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X8Y221         LUT3 (Prop_lut3_I0_O)        0.043    -1.452 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.449    -1.003    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/cmp_reset
    SLICE_X4Y221         FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.340    -0.046    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X4Y221         FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                         clock pessimism             -0.761    -0.807    
                         clock uncertainty           -0.075    -0.882    
    SLICE_X4Y221         FDRE (Setup_fdre_C_R)       -0.281    -1.163    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.123ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.413ns (21.211%)  route 1.534ns (78.789%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.321ns = ( -0.099 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.737ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.453    -3.039    ltc2271/inst/ila_core_inst/out
    SLICE_X9Y223         FDRE                                         r  ltc2271/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y223         FDRE (Prop_fdre_C_Q)         0.204    -2.835 r  ltc2271/inst/ila_core_inst/capture_qual_ctrl_reg[1]/Q
                         net (fo=1, routed)           0.370    -2.465    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][1]
    SLICE_X8Y220         LUT2 (Prop_lut2_I1_O)        0.123    -2.342 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.546    -1.796    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/A[3]
    SLICE_X8Y220         SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.043    -1.753 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.258    -1.495    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X8Y221         LUT3 (Prop_lut3_I0_O)        0.043    -1.452 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.360    -1.092    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/cmp_reset
    SLICE_X9Y221         FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.287    -0.099    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X9Y221         FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
                         clock pessimism             -0.737    -0.836    
                         clock uncertainty           -0.075    -0.911    
    SLICE_X9Y221         FDRE (Setup_fdre_C_R)       -0.304    -1.215    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.395ns (20.468%)  route 1.535ns (79.532%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.325ns = ( -0.103 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.037ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.455    -3.037    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y220        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.814 f  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.295    -2.519    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X23Y220        LUT2 (Prop_lut2_I0_O)        0.043    -2.476 f  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.434    -2.042    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X23Y219        LUT6 (Prop_lut6_I2_O)        0.043    -1.999 f  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.286    -1.712    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I5_O)        0.043    -1.669 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2/O
                         net (fo=6, routed)           0.120    -1.549    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I0_O)        0.043    -1.506 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1/O
                         net (fo=11, routed)          0.399    -1.107    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X22Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.283    -0.103    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X22Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]/C
                         clock pessimism             -0.761    -0.864    
                         clock uncertainty           -0.075    -0.939    
    SLICE_X22Y221        FDRE (Setup_fdre_C_R)       -0.281    -1.220    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.395ns (20.468%)  route 1.535ns (79.532%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.325ns = ( -0.103 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.037ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.455    -3.037    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y220        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.814 f  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.295    -2.519    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X23Y220        LUT2 (Prop_lut2_I0_O)        0.043    -2.476 f  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.434    -2.042    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X23Y219        LUT6 (Prop_lut6_I2_O)        0.043    -1.999 f  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.286    -1.712    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I5_O)        0.043    -1.669 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2/O
                         net (fo=6, routed)           0.120    -1.549    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I0_O)        0.043    -1.506 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1/O
                         net (fo=11, routed)          0.399    -1.107    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X22Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.283    -0.103    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X22Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]/C
                         clock pessimism             -0.761    -0.864    
                         clock uncertainty           -0.075    -0.939    
    SLICE_X22Y221        FDRE (Setup_fdre_C_R)       -0.281    -1.220    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                 -0.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.698%)  route 0.106ns (47.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.615    -1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X46Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y225        FDRE (Prop_fdre_C_Q)         0.118    -0.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X48Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.839    -1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X48Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.161    -1.033    
    SLICE_X48Y226        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.902    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.220%)  route 0.160ns (63.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.123ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.653    -1.026    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X23Y223        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y223        FDRE (Prop_fdre_C_Q)         0.091    -0.935 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/Q
                         net (fo=10, routed)          0.160    -0.775    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[11]
    RAMB36_X1Y44         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.910    -1.123    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X1Y44         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.141    -0.982    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.145    -0.837    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.870%)  route 0.105ns (51.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.616    -1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X44Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y226        FDRE (Prop_fdre_C_Q)         0.100    -0.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X48Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.839    -1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X48Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.161    -1.033    
    SLICE_X48Y226        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.925    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.149ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.660    -1.019    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X13Y230        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y230        FDRE (Prop_fdre_C_Q)         0.100    -0.919 r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.865    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[7]
    SLICE_X12Y230        LUT6 (Prop_lut6_I0_O)        0.028    -0.837 r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[6]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.837    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[6]_i_1__2_n_0
    SLICE_X12Y230        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.884    -1.149    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X12Y230        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.141    -1.008    
    SLICE_X12Y230        FDRE (Hold_fdre_C_D)         0.087    -0.921    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                          0.921    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.143ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.664    -1.015    ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X19Y237        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.915 r  ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.861    ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg_n_0_[7]
    SLICE_X18Y237        LUT6 (Prop_lut6_I0_O)        0.028    -0.833 r  ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[6]_i_1__16/O
                         net (fo=1, routed)           0.000    -0.833    ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[6]_i_1__16_n_0
    SLICE_X18Y237        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.890    -1.143    ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X18Y237        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.139    -1.004    
    SLICE_X18Y237        FDRE (Hold_fdre_C_D)         0.087    -0.917    ltc2271/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                          0.917    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.621    -1.058    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_dclk_o
    SLICE_X35Y229        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.958 r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.904    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg_n_0_[4]
    SLICE_X34Y229        LUT6 (Prop_lut6_I0_O)        0.028    -0.876 r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow[3]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.876    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow[3]_i_1__11_n_0
    SLICE_X34Y229        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.845    -1.188    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_dclk_o
    SLICE_X34Y229        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.141    -1.047    
    SLICE_X34Y229        FDRE (Hold_fdre_C_D)         0.087    -0.960    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][73]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.733%)  route 0.165ns (58.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.114ns
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.666    -1.013    ltc2271/inst/ila_core_inst/out
    SLICE_X8Y211         FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y211         FDRE (Prop_fdre_C_Q)         0.118    -0.895 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][73]/Q
                         net (fo=1, routed)           0.165    -0.730    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[1]
    RAMB36_X0Y42         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.919    -1.114    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X0Y42         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.142    -0.972    
    RAMB36_X0Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.817    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.624%)  route 0.216ns (68.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.123ns
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.652    -1.027    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X23Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y224        FDRE (Prop_fdre_C_Q)         0.100    -0.927 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/Q
                         net (fo=10, routed)          0.216    -0.711    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X1Y44         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.910    -1.123    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X1Y44         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.141    -0.982    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.799    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.799    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.107ns (39.387%)  route 0.165ns (60.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.116ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.663    -1.016    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y233        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y233        FDRE (Prop_fdre_C_Q)         0.107    -0.909 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][44]/Q
                         net (fo=1, routed)           0.165    -0.744    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][44][0]
    RAMB36_X0Y46         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.917    -1.116    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X0Y46         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.161    -0.955    
    RAMB36_X0Y46         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.119    -0.836    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.118ns (38.544%)  route 0.188ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.118ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.663    -1.016    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][66]/Q
                         net (fo=1, routed)           0.188    -0.710    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][3]
    RAMB36_X0Y43         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.915    -1.118    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X0Y43         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.161    -0.957    
    RAMB36_X0Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.802    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_450M_my_clk_generator
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y46     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y46     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y46     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y46     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X48Y225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_my_clk_generator
  To Clock:  clkfbout_my_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_my_clk_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y19   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_20M_my_clk_generator

Setup :           24  Failing Endpoints,  Worst Slack       -0.571ns,  Total Violation       -8.447ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.571ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dout_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.057ns  (logic 0.958ns (31.335%)  route 2.099ns (68.665%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    44.915    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    45.377 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    45.745    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    45.796 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371    46.167    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136    46.303 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.342    46.645    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X44Y292        LUT2 (Prop_lut2_I0_O)        0.043    46.688 r  spi4adc/spi/dout_r_i_1/O
                         net (fo=1, routed)           0.109    46.797    spi4adc/spi/dout_r2_out
    SLICE_X44Y292        FDRE                                         r  spi4adc/spi/dout_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X44Y292        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X44Y292        FDRE (Setup_fdre_C_CE)      -0.201    46.226    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                         46.226    
                         arrival time                         -46.797    
  -------------------------------------------------------------------
                         slack                                 -0.571    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        2.991ns  (logic 0.915ns (30.588%)  route 2.076ns (69.412%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    44.915    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    45.377 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    45.745    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    45.796 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371    46.167    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136    46.303 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.428    46.731    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X47Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X47Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X47Y293        FDCE (Setup_fdce_C_CE)      -0.201    46.226    spi4adc/spi/d_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         46.226    
                         arrival time                         -46.731    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        2.991ns  (logic 0.915ns (30.588%)  route 2.076ns (69.412%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    44.915    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    45.377 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    45.745    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    45.796 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371    46.167    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136    46.303 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.428    46.731    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X47Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X47Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X47Y293        FDCE (Setup_fdce_C_CE)      -0.201    46.226    spi4adc/spi/d_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         46.226    
                         arrival time                         -46.731    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.002ns  (logic 0.915ns (30.481%)  route 2.087ns (69.519%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    44.915    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    45.377 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    45.745    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    45.796 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371    46.167    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136    46.303 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439    46.742    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X48Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X48Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/C
                         clock pessimism             -1.076    46.680    
                         clock uncertainty           -0.254    46.426    
    SLICE_X48Y293        FDCE (Setup_fdce_C_CE)      -0.178    46.248    spi4adc/spi/d_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         46.248    
                         arrival time                         -46.742    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.002ns  (logic 0.915ns (30.481%)  route 2.087ns (69.519%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    44.915    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    45.377 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    45.745    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    45.796 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371    46.167    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136    46.303 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439    46.742    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X48Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X48Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/C
                         clock pessimism             -1.076    46.680    
                         clock uncertainty           -0.254    46.426    
    SLICE_X48Y293        FDCE (Setup_fdce_C_CE)      -0.178    46.248    spi4adc/spi/d_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         46.248    
                         arrival time                         -46.742    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.003ns  (logic 0.915ns (30.472%)  route 2.088ns (69.528%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    44.915    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    45.377 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    45.745    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    45.796 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371    46.167    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136    46.303 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439    46.742    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[4]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X46Y293        FDCE (Setup_fdce_C_CE)      -0.178    46.249    spi4adc/spi/d_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         46.249    
                         arrival time                         -46.742    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.003ns  (logic 0.915ns (30.472%)  route 2.088ns (69.528%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    44.915    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    45.377 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    45.745    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    45.796 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371    46.167    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136    46.303 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439    46.742    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y293        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X46Y293        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X46Y293        FDPE (Setup_fdpe_C_CE)      -0.178    46.249    spi4adc/spi/d_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         46.249    
                         arrival time                         -46.742    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.003ns  (logic 0.915ns (30.472%)  route 2.088ns (69.528%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    44.915    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    45.377 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    45.745    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    45.796 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371    46.167    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136    46.303 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439    46.742    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X46Y293        FDCE (Setup_fdce_C_CE)      -0.178    46.249    spi4adc/spi/d_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         46.249    
                         arrival time                         -46.742    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.003ns  (logic 0.915ns (30.472%)  route 2.088ns (69.528%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.570    44.915    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    45.377 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.368    45.745    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT3 (Prop_lut3_I1_O)        0.051    45.796 r  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.371    46.167    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X45Y287        LUT6 (Prop_lut6_I5_O)        0.136    46.303 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.439    46.742    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[7]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X46Y293        FDCE (Setup_fdce_C_CE)      -0.178    46.249    spi4adc/spi/d_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         46.249    
                         arrival time                         -46.742    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.473ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.168ns  (logic 0.913ns (28.819%)  route 2.255ns (71.181%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.391    44.736    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X47Y289        LDCE (SetClr_ldce_CLR_Q)     0.462    45.198 f  spi4adc/spi/sclk_rdy_reg_LDC/Q
                         net (fo=3, routed)           0.531    45.729    spi4adc/spi/sclk_rdy_reg_LDC_n_0
    SLICE_X48Y289        LUT3 (Prop_lut3_I1_O)        0.051    45.780 r  spi4adc/spi/sclk_r_C_i_2/O
                         net (fo=1, routed)           0.469    46.249    spi4adc/spi/sclk_r_C_i_2_n_0
    SLICE_X45Y286        LUT5 (Prop_lut5_I2_O)        0.134    46.383 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.525    46.908    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X42Y286        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X42Y286        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism             -1.076    46.678    
                         clock uncertainty           -0.254    46.424    
    SLICE_X42Y286        FDCE (Setup_fdce_C_D)        0.011    46.435    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                         46.435    
                         arrival time                         -46.908    
  -------------------------------------------------------------------
                         slack                                 -0.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.128ns (16.793%)  route 0.634ns (83.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.083ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y289        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y289        FDRE (Prop_fdre_C_Q)         0.100    -0.872 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=4, routed)           0.634    -0.238    spi4adc/spi/gpio_tri_o[1]
    SLICE_X45Y286        LUT5 (Prop_lut5_I0_O)        0.028    -0.210 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.000    -0.210    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X45Y286        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.950    -1.083    spi4adc/spi/CLK
    SLICE_X45Y286        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism              0.436    -0.647    
                         clock uncertainty            0.254    -0.393    
    SLICE_X45Y286        FDPE (Hold_fdpe_C_D)         0.060    -0.333    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dout_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.206ns (25.544%)  route 0.600ns (74.456%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y292        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.319    -0.552    CCD231/gpio2_spi_data[1]
    SLICE_X41Y292        LUT6 (Prop_lut6_I1_O)        0.028    -0.524 r  CCD231/dout_r_i_8/O
                         net (fo=1, routed)           0.282    -0.243    CCD231/dout_r_i_8_n_0
    SLICE_X44Y292        LUT6 (Prop_lut6_I5_O)        0.028    -0.215 r  CCD231/dout_r_i_3/O
                         net (fo=1, routed)           0.000    -0.215    CCD231/dout_r_i_3_n_0
    SLICE_X44Y292        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.165 r  CCD231/dout_r_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.165    spi4adc/spi/d_cnt_reg[4]_0
    SLICE_X44Y292        FDRE                                         r  spi4adc/spi/dout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X44Y292        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X44Y292        FDRE (Hold_fdre_C_D)         0.070    -0.319    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.327ns (33.532%)  route 0.648ns (66.468%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.688    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.028    -0.660 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.190    -0.469    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X47Y289        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.298 f  spi4adc/spi/sclk_rdy_reg_LDC/Q
                         net (fo=3, routed)           0.274    -0.025    spi4adc/spi/sclk_rdy_reg_LDC_n_0
    SLICE_X48Y289        LUT5 (Prop_lut5_I3_O)        0.028     0.003 r  spi4adc/spi/sclk_rdy_C_i_1/O
                         net (fo=2, routed)           0.000     0.003    spi4adc/spi/sclk_rdy_C_i_1_n_0
    SLICE_X48Y289        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.952    -1.081    spi4adc/spi/CLK
    SLICE_X48Y289        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism              0.436    -0.645    
                         clock uncertainty            0.254    -0.391    
    SLICE_X48Y289        FDCE (Hold_fdce_C_D)         0.087    -0.304    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.332ns (34.704%)  route 0.625ns (65.296%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.082ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.239    -0.633    CCD231/gpio_tri_o[1]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.028    -0.605 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.234    -0.371    spi4adc/spi/reset_r_reg
    SLICE_X43Y288        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.200 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.151    -0.048    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X44Y287        LUT5 (Prop_lut5_I3_O)        0.033    -0.015 r  spi4adc/spi/dat_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    spi4adc/spi/dat_cnt[4]
    SLICE_X44Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.951    -1.082    spi4adc/spi/CLK
    SLICE_X44Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/C
                         clock pessimism              0.436    -0.646    
                         clock uncertainty            0.254    -0.392    
    SLICE_X44Y287        FDCE (Hold_fdce_C_D)         0.069    -0.323    spi4adc/spi/dat_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.327ns (33.519%)  route 0.649ns (66.481%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.082ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.239    -0.633    CCD231/gpio_tri_o[1]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.028    -0.605 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.234    -0.371    spi4adc/spi/reset_r_reg
    SLICE_X43Y288        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.200 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.175    -0.024    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X42Y287        LUT6 (Prop_lut6_I3_O)        0.028     0.004 r  spi4adc/spi/dat_cnt[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.004    spi4adc/spi/dat_cnt[3]_C_i_1_n_0
    SLICE_X42Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.951    -1.082    spi4adc/spi/CLK
    SLICE_X42Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
                         clock pessimism              0.436    -0.646    
                         clock uncertainty            0.254    -0.392    
    SLICE_X42Y287        FDCE (Hold_fdce_C_D)         0.087    -0.305    spi4adc/spi/dat_cnt_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.327ns (33.389%)  route 0.652ns (66.611%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.082ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.688    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.028    -0.660 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.279    -0.381    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.210 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.189    -0.021    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X44Y287        LUT5 (Prop_lut5_I3_O)        0.028     0.007 r  spi4adc/spi/dat_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.007    spi4adc/spi/dat_cnt[1]
    SLICE_X44Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.951    -1.082    spi4adc/spi/CLK
    SLICE_X44Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism              0.436    -0.646    
                         clock uncertainty            0.254    -0.392    
    SLICE_X44Y287        FDCE (Hold_fdce_C_D)         0.060    -0.332    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.327ns (33.181%)  route 0.659ns (66.819%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.082ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.688    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.028    -0.660 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.279    -0.381    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.210 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.195    -0.014    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X43Y287        LUT4 (Prop_lut4_I0_O)        0.028     0.014 r  spi4adc/spi/dat_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.014    spi4adc/spi/dat_cnt[0]_C_i_1_n_0
    SLICE_X43Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.951    -1.082    spi4adc/spi/CLK
    SLICE_X43Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.646    
                         clock uncertainty            0.254    -0.392    
    SLICE_X43Y287        FDCE (Hold_fdce_C_D)         0.060    -0.332    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.327ns (31.011%)  route 0.727ns (68.989%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.239    -0.633    CCD231/gpio_tri_o[1]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.028    -0.605 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.209    -0.396    spi4adc/spi/reset_r_reg
    SLICE_X47Y290        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.225 f  spi4adc/spi/clk_cnt_reg[2]_LDC/Q
                         net (fo=4, routed)           0.280     0.054    spi4adc/spi/clk_cnt_reg[2]_LDC_n_0
    SLICE_X50Y290        LUT6 (Prop_lut6_I3_O)        0.028     0.082 r  spi4adc/spi/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.082    spi4adc/spi/clk_cnt[3]
    SLICE_X50Y290        FDCE                                         r  spi4adc/spi/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X50Y290        FDCE                                         r  spi4adc/spi/clk_cnt_reg[3]/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.254    -0.390    
    SLICE_X50Y290        FDCE (Hold_fdce_C_D)         0.087    -0.303    spi4adc/spi/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.327ns (31.608%)  route 0.708ns (68.392%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.082ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.239    -0.633    CCD231/gpio_tri_o[1]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.028    -0.605 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.234    -0.371    spi4adc/spi/reset_r_reg
    SLICE_X43Y288        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.200 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.234     0.035    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X43Y287        LUT6 (Prop_lut6_I2_O)        0.028     0.063 r  spi4adc/spi/dat_cnt[3]_P_i_1/O
                         net (fo=1, routed)           0.000     0.063    spi4adc/spi/dat_cnt[3]_P_i_1_n_0
    SLICE_X43Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.951    -1.082    spi4adc/spi/CLK
    SLICE_X43Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism              0.436    -0.646    
                         clock uncertainty            0.254    -0.392    
    SLICE_X43Y287        FDPE (Hold_fdpe_C_D)         0.060    -0.332    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.327ns (31.518%)  route 0.711ns (68.482%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.082ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.688    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.028    -0.660 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.279    -0.381    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y289        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.210 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.247     0.038    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X43Y287        LUT6 (Prop_lut6_I1_O)        0.028     0.066 r  spi4adc/spi/dat_cnt[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.066    spi4adc/spi/dat_cnt[2]_C_i_1_n_0
    SLICE_X43Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.951    -1.082    spi4adc/spi/CLK
    SLICE_X43Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.646    
                         clock uncertainty            0.254    -0.392    
    SLICE_X43Y287        FDCE (Hold_fdce_C_D)         0.061    -0.331    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :            4  Failing Endpoints,  Worst Slack       -0.099ns,  Total Violation       -0.192ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.204ns (12.478%)  route 1.431ns (87.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns = ( -0.097 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.021ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.471    -3.021    mem_test_m0/mem_clk
    SLICE_X13Y245        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y245        FDCE (Prop_fdce_C_Q)         0.204    -2.817 r  mem_test_m0/wr_burst_data_reg_reg[3]/Q
                         net (fo=3, routed)           1.431    -1.386    ltc2271/inst/ila_core_inst/probe4[3]
    SLICE_X20Y233        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.289    -0.097    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y233        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/CLK
                         clock pessimism             -1.076    -1.173    
                         clock uncertainty           -0.207    -1.380    
    SLICE_X20Y233        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.105    -1.485    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.204ns (12.533%)  route 1.424ns (87.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( -0.092 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.021ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.471    -3.021    mem_test_m0/mem_clk
    SLICE_X13Y246        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y246        FDCE (Prop_fdce_C_Q)         0.204    -2.817 r  mem_test_m0/wr_burst_data_reg_reg[21]/Q
                         net (fo=3, routed)           1.424    -1.393    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[5]
    SLICE_X9Y235         FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.294    -0.092    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X9Y235         FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism             -1.076    -1.168    
                         clock uncertainty           -0.207    -1.375    
    SLICE_X9Y235         FDRE (Setup_fdre_C_D)       -0.099    -1.474    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.204ns (13.277%)  route 1.333ns (86.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( -0.100 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.025ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.467    -3.025    mem_test_m0/mem_clk
    SLICE_X21Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y243        FDCE (Prop_fdce_C_Q)         0.204    -2.821 r  mem_test_m0/wr_burst_data_reg_reg[63]/Q
                         net (fo=3, routed)           1.333    -1.488    ltc2271/inst/ila_core_inst/probe1[15]
    SLICE_X22Y230        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.286    -0.100    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y230        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism             -1.076    -1.176    
                         clock uncertainty           -0.207    -1.383    
    SLICE_X22Y230        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.113    -1.496    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.204ns (13.312%)  route 1.328ns (86.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.021ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.471    -3.021    mem_test_m0/mem_clk
    SLICE_X13Y246        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y246        FDCE (Prop_fdce_C_Q)         0.204    -2.817 r  mem_test_m0/wr_burst_data_reg_reg[21]/Q
                         net (fo=3, routed)           1.328    -1.489    ltc2271/inst/ila_core_inst/probe3[5]
    SLICE_X8Y233         SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.292    -0.094    ltc2271/inst/ila_core_inst/out
    SLICE_X8Y233         SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism             -1.076    -1.170    
                         clock uncertainty           -0.207    -1.377    
    SLICE_X8Y233         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.116    -1.493    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.236ns (15.808%)  route 1.257ns (84.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.024ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.468    -3.024    mem_test_m0/mem_clk
    SLICE_X20Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y244        FDCE (Prop_fdce_C_Q)         0.236    -2.788 r  mem_test_m0/wr_burst_data_reg_reg[45]/Q
                         net (fo=3, routed)           1.257    -1.531    ltc2271/inst/ila_core_inst/probe2[13]
    SLICE_X18Y235        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.292    -0.094    ltc2271/inst/ila_core_inst/out
    SLICE_X18Y235        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism             -1.076    -1.170    
                         clock uncertainty           -0.207    -1.377    
    SLICE_X18Y235        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.116    -1.493    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.204ns (13.878%)  route 1.266ns (86.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( -0.100 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.021ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.471    -3.021    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y244        FDCE (Prop_fdce_C_Q)         0.204    -2.817 r  mem_test_m0/wr_burst_data_reg_reg[33]/Q
                         net (fo=3, routed)           1.266    -1.551    ltc2271/inst/ila_core_inst/probe2[1]
    SLICE_X22Y230        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.286    -0.100    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y230        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism             -1.076    -1.176    
                         clock uncertainty           -0.207    -1.383    
    SLICE_X22Y230        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.129    -1.512    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.204ns (13.512%)  route 1.306ns (86.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( -0.093 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.025ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.467    -3.025    mem_test_m0/mem_clk
    SLICE_X21Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y243        FDCE (Prop_fdce_C_Q)         0.204    -2.821 r  mem_test_m0/wr_burst_data_reg_reg[63]/Q
                         net (fo=3, routed)           1.306    -1.515    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[0]
    SLICE_X17Y237        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.293    -0.093    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y237        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism             -1.076    -1.169    
                         clock uncertainty           -0.207    -1.376    
    SLICE_X17Y237        FDRE (Setup_fdre_C_D)       -0.092    -1.468    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.223ns (14.269%)  route 1.340ns (85.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.469    -3.023    mem_test_m0/mem_clk
    SLICE_X19Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y243        FDCE (Prop_fdce_C_Q)         0.223    -2.800 r  mem_test_m0/wr_burst_data_reg_reg[42]/Q
                         net (fo=3, routed)           1.340    -1.460    ltc2271/inst/ila_core_inst/probe2[10]
    SLICE_X18Y235        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.292    -0.094    ltc2271/inst/ila_core_inst/out
    SLICE_X18Y235        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism             -1.076    -1.170    
                         clock uncertainty           -0.207    -1.377    
    SLICE_X18Y235        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034    -1.411    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.204ns (13.653%)  route 1.290ns (86.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( -0.092 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.021ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.471    -3.021    mem_test_m0/mem_clk
    SLICE_X13Y247        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y247        FDCE (Prop_fdce_C_Q)         0.204    -2.817 r  mem_test_m0/wr_burst_data_reg_reg[30]/Q
                         net (fo=3, routed)           1.290    -1.527    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[14]
    SLICE_X11Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.294    -0.092    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism             -1.076    -1.168    
                         clock uncertainty           -0.207    -1.375    
    SLICE_X11Y235        FDRE (Setup_fdre_C_D)       -0.092    -1.467    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.259ns (15.832%)  route 1.377ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns = ( -0.097 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.470    -3.022    mem_test_m0/mem_clk
    SLICE_X16Y247        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y247        FDCE (Prop_fdce_C_Q)         0.259    -2.763 r  mem_test_m0/wr_burst_data_reg_reg[6]/Q
                         net (fo=3, routed)           1.377    -1.386    ltc2271/inst/ila_core_inst/probe4[6]
    SLICE_X20Y233        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.289    -0.097    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y233        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
                         clock pessimism             -1.076    -1.173    
                         clock uncertainty           -0.207    -1.380    
    SLICE_X20Y233        SRL16E (Setup_srl16e_CLK_D)
                                                      0.069    -1.311    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.155ns (23.307%)  route 0.510ns (76.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.666    -1.013    mem_test_m0/mem_clk
    SLICE_X21Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y243        FDCE (Prop_fdce_C_Q)         0.091    -0.922 r  mem_test_m0/wr_burst_data_reg_reg[57]/Q
                         net (fo=3, routed)           0.510    -0.412    ltc2271/inst/ila_core_inst/probe1[9]
    SLICE_X15Y226        LUT3 (Prop_lut3_I1_O)        0.064    -0.348 r  ltc2271/inst/ila_core_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X15Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.879    -1.154    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.436    -0.718    
                         clock uncertainty            0.207    -0.511    
    SLICE_X15Y226        FDRE (Hold_fdre_C_D)         0.060    -0.451    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.091ns (13.791%)  route 0.569ns (86.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.668    -1.011    mem_test_m0/mem_clk
    SLICE_X13Y246        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y246        FDCE (Prop_fdce_C_Q)         0.091    -0.920 r  mem_test_m0/wr_burst_data_reg_reg[5]/Q
                         net (fo=3, routed)           0.569    -0.351    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[5]
    SLICE_X15Y239        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.892    -1.141    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y239        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.436    -0.705    
                         clock uncertainty            0.207    -0.498    
    SLICE_X15Y239        FDRE (Hold_fdre_C_D)         0.002    -0.496    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.091ns (12.809%)  route 0.619ns (87.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.667    -1.012    mem_test_m0/mem_clk
    SLICE_X17Y246        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y246        FDCE (Prop_fdce_C_Q)         0.091    -0.921 r  mem_test_m0/wr_burst_data_reg_reg[13]/Q
                         net (fo=3, routed)           0.619    -0.302    ltc2271/inst/ila_core_inst/probe4[13]
    SLICE_X18Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.885    -1.148    ltc2271/inst/ila_core_inst/out
    SLICE_X18Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/CLK
                         clock pessimism              0.436    -0.712    
                         clock uncertainty            0.207    -0.505    
    SLICE_X18Y231        SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.447    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.091ns (12.644%)  route 0.629ns (87.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.668    -1.011    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y244        FDCE (Prop_fdce_C_Q)         0.091    -0.920 r  mem_test_m0/wr_burst_data_reg_reg[19]/Q
                         net (fo=3, routed)           0.629    -0.291    ltc2271/inst/ila_core_inst/probe3[3]
    SLICE_X8Y233         SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.887    -1.146    ltc2271/inst/ila_core_inst/out
    SLICE_X8Y233         SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.436    -0.710    
                         clock uncertainty            0.207    -0.503    
    SLICE_X8Y233         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -0.437    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.100ns (13.289%)  route 0.653ns (86.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.147ns
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.668    -1.011    mem_test_m0/mem_clk
    SLICE_X13Y246        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y246        FDCE (Prop_fdce_C_Q)         0.100    -0.911 r  mem_test_m0/wr_burst_data_reg_reg[4]/Q
                         net (fo=3, routed)           0.653    -0.258    ltc2271/inst/ila_core_inst/probe4[4]
    SLICE_X20Y233        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.886    -1.147    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y233        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.436    -0.711    
                         clock uncertainty            0.207    -0.504    
    SLICE_X20Y233        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.405    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.118ns (16.842%)  route 0.583ns (83.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.140ns
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.668    -1.011    mem_test_m0/mem_clk
    SLICE_X16Y247        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y247        FDCE (Prop_fdce_C_Q)         0.118    -0.893 r  mem_test_m0/wr_burst_data_reg_reg[8]/Q
                         net (fo=3, routed)           0.583    -0.310    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[8]
    SLICE_X14Y241        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.893    -1.140    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X14Y241        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.436    -0.704    
                         clock uncertainty            0.207    -0.497    
    SLICE_X14Y241        FDRE (Hold_fdre_C_D)         0.040    -0.457    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.100ns (14.269%)  route 0.601ns (85.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.668    -1.011    mem_test_m0/mem_clk
    SLICE_X13Y244        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y244        FDCE (Prop_fdce_C_Q)         0.100    -0.911 r  mem_test_m0/wr_burst_data_reg_reg[31]/Q
                         net (fo=3, routed)           0.601    -0.310    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[15]
    SLICE_X11Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.889    -1.144    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.436    -0.708    
                         clock uncertainty            0.207    -0.501    
    SLICE_X11Y235        FDRE (Hold_fdre_C_D)         0.044    -0.457    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.091ns (13.053%)  route 0.606ns (86.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.156ns
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.666    -1.013    mem_test_m0/mem_clk
    SLICE_X21Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y243        FDCE (Prop_fdce_C_Q)         0.091    -0.922 r  mem_test_m0/wr_burst_data_reg_reg[57]/Q
                         net (fo=3, routed)           0.606    -0.316    ltc2271/inst/ila_core_inst/probe1[9]
    SLICE_X22Y223        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.877    -1.156    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y223        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.436    -0.720    
                         clock uncertainty            0.207    -0.513    
    SLICE_X22Y223        SRL16E (Hold_srl16e_CLK_D)
                                                      0.050    -0.463    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.100ns (13.398%)  route 0.646ns (86.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.668    -1.011    mem_test_m0/mem_clk
    SLICE_X15Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y243        FDCE (Prop_fdce_C_Q)         0.100    -0.911 r  mem_test_m0/wr_burst_data_reg_reg[34]/Q
                         net (fo=3, routed)           0.646    -0.265    ltc2271/inst/ila_core_inst/probe2[2]
    SLICE_X22Y230        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.882    -1.151    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y230        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism              0.436    -0.715    
                         clock uncertainty            0.207    -0.508    
    SLICE_X22Y230        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095    -0.413    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.118ns (16.861%)  route 0.582ns (83.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.140ns
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.668    -1.011    mem_test_m0/mem_clk
    SLICE_X16Y247        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y247        FDCE (Prop_fdce_C_Q)         0.118    -0.893 r  mem_test_m0/wr_burst_data_reg_reg[6]/Q
                         net (fo=3, routed)           0.582    -0.311    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[6]
    SLICE_X14Y240        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.893    -1.140    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X14Y240        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.436    -0.704    
                         clock uncertainty            0.207    -0.497    
    SLICE_X14Y240        FDRE (Hold_fdre_C_D)         0.037    -0.460    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/rd_fifo_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.266ns (8.277%)  route 2.948ns (91.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 4.295 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.558    -2.934    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X37Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y282        FDRE (Prop_fdre_C_Q)         0.223    -2.711 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.307    -1.404    CCD231/axim_rst_n[0]
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.043    -1.361 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.640     0.280    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X41Y248        FDCE                                         f  u_aq_axi_master/rd_fifo_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.236     4.295    u_aq_axi_master/clk_150M
    SLICE_X41Y248        FDCE                                         r  u_aq_axi_master/rd_fifo_cnt_reg[1]/C
                         clock pessimism             -0.841     3.454    
                         clock uncertainty           -0.087     3.366    
    SLICE_X41Y248        FDCE (Recov_fdce_C_CLR)     -0.212     3.154    u_aq_axi_master/rd_fifo_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/rd_fifo_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.266ns (8.277%)  route 2.948ns (91.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 4.295 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.558    -2.934    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X37Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y282        FDRE (Prop_fdre_C_Q)         0.223    -2.711 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.307    -1.404    CCD231/axim_rst_n[0]
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.043    -1.361 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.640     0.280    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X41Y248        FDCE                                         f  u_aq_axi_master/rd_fifo_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.236     4.295    u_aq_axi_master/clk_150M
    SLICE_X41Y248        FDCE                                         r  u_aq_axi_master/rd_fifo_cnt_reg[2]/C
                         clock pessimism             -0.841     3.454    
                         clock uncertainty           -0.087     3.366    
    SLICE_X41Y248        FDCE (Recov_fdce_C_CLR)     -0.212     3.154    u_aq_axi_master/rd_fifo_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/rd_fifo_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.266ns (8.277%)  route 2.948ns (91.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 4.295 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.558    -2.934    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X37Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y282        FDRE (Prop_fdre_C_Q)         0.223    -2.711 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.307    -1.404    CCD231/axim_rst_n[0]
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.043    -1.361 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.640     0.280    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X41Y248        FDCE                                         f  u_aq_axi_master/rd_fifo_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.236     4.295    u_aq_axi_master/clk_150M
    SLICE_X41Y248        FDCE                                         r  u_aq_axi_master/rd_fifo_cnt_reg[3]/C
                         clock pessimism             -0.841     3.454    
                         clock uncertainty           -0.087     3.366    
    SLICE_X41Y248        FDCE (Recov_fdce_C_CLR)     -0.212     3.154    u_aq_axi_master/rd_fifo_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/rd_fifo_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.266ns (8.277%)  route 2.948ns (91.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 4.295 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.558    -2.934    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X37Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y282        FDRE (Prop_fdre_C_Q)         0.223    -2.711 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.307    -1.404    CCD231/axim_rst_n[0]
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.043    -1.361 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.640     0.280    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X41Y248        FDCE                                         f  u_aq_axi_master/rd_fifo_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.236     4.295    u_aq_axi_master/clk_150M
    SLICE_X41Y248        FDCE                                         r  u_aq_axi_master/rd_fifo_cnt_reg[4]/C
                         clock pessimism             -0.841     3.454    
                         clock uncertainty           -0.087     3.366    
    SLICE_X41Y248        FDCE (Recov_fdce_C_CLR)     -0.212     3.154    u_aq_axi_master/rd_fifo_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[29]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.266ns (8.530%)  route 2.852ns (91.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.371ns = ( 4.296 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.558    -2.934    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X37Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y282        FDRE (Prop_fdre_C_Q)         0.223    -2.711 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.307    -1.404    CCD231/axim_rst_n[0]
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.043    -1.361 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.545     0.184    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X38Y249        FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.237     4.296    u_aq_axi_master/clk_150M
    SLICE_X38Y249        FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[29]/C
                         clock pessimism             -0.841     3.455    
                         clock uncertainty           -0.087     3.367    
    SLICE_X38Y249        FDCE (Recov_fdce_C_CLR)     -0.154     3.213    u_aq_axi_master/reg_rd_len_reg[29]
  -------------------------------------------------------------------
                         required time                          3.213    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[20]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.266ns (9.023%)  route 2.682ns (90.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.371ns = ( 4.296 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.558    -2.934    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X37Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y282        FDRE (Prop_fdre_C_Q)         0.223    -2.711 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.307    -1.404    CCD231/axim_rst_n[0]
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.043    -1.361 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.375     0.014    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X38Y247        FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.237     4.296    u_aq_axi_master/clk_150M
    SLICE_X38Y247        FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[20]/C
                         clock pessimism             -0.841     3.455    
                         clock uncertainty           -0.087     3.367    
    SLICE_X38Y247        FDCE (Recov_fdce_C_CLR)     -0.154     3.213    u_aq_axi_master/reg_rd_len_reg[20]
  -------------------------------------------------------------------
                         required time                          3.213    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[21]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.266ns (9.023%)  route 2.682ns (90.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.371ns = ( 4.296 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.558    -2.934    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X37Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y282        FDRE (Prop_fdre_C_Q)         0.223    -2.711 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.307    -1.404    CCD231/axim_rst_n[0]
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.043    -1.361 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.375     0.014    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X38Y247        FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.237     4.296    u_aq_axi_master/clk_150M
    SLICE_X38Y247        FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[21]/C
                         clock pessimism             -0.841     3.455    
                         clock uncertainty           -0.087     3.367    
    SLICE_X38Y247        FDCE (Recov_fdce_C_CLR)     -0.154     3.213    u_aq_axi_master/reg_rd_len_reg[21]
  -------------------------------------------------------------------
                         required time                          3.213    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[23]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.266ns (9.023%)  route 2.682ns (90.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.371ns = ( 4.296 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.558    -2.934    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X37Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y282        FDRE (Prop_fdre_C_Q)         0.223    -2.711 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.307    -1.404    CCD231/axim_rst_n[0]
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.043    -1.361 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.375     0.014    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X38Y247        FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.237     4.296    u_aq_axi_master/clk_150M
    SLICE_X38Y247        FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[23]/C
                         clock pessimism             -0.841     3.455    
                         clock uncertainty           -0.087     3.367    
    SLICE_X38Y247        FDCE (Recov_fdce_C_CLR)     -0.154     3.213    u_aq_axi_master/reg_rd_len_reg[23]
  -------------------------------------------------------------------
                         required time                          3.213    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.293ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[17]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.266ns (9.319%)  route 2.589ns (90.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.371ns = ( 4.296 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.558    -2.934    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X37Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y282        FDRE (Prop_fdre_C_Q)         0.223    -2.711 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.307    -1.404    CCD231/axim_rst_n[0]
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.043    -1.361 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.281    -0.079    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X38Y246        FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.237     4.296    u_aq_axi_master/clk_150M
    SLICE_X38Y246        FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[17]/C
                         clock pessimism             -0.841     3.455    
                         clock uncertainty           -0.087     3.367    
    SLICE_X38Y246        FDCE (Recov_fdce_C_CLR)     -0.154     3.213    u_aq_axi_master/reg_rd_len_reg[17]
  -------------------------------------------------------------------
                         required time                          3.213    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  3.293    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[24]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.266ns (9.663%)  route 2.487ns (90.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.371ns = ( 4.296 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.558    -2.934    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X37Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y282        FDRE (Prop_fdre_C_Q)         0.223    -2.711 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.307    -1.404    CCD231/axim_rst_n[0]
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.043    -1.361 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.179    -0.181    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X36Y248        FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.237     4.296    u_aq_axi_master/clk_150M
    SLICE_X36Y248        FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[24]/C
                         clock pessimism             -0.841     3.455    
                         clock uncertainty           -0.087     3.367    
    SLICE_X36Y248        FDCE (Recov_fdce_C_CLR)     -0.154     3.213    u_aq_axi_master/reg_rd_len_reg[24]
  -------------------------------------------------------------------
                         required time                          3.213    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  3.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/ddr_state0_reg/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.100ns (18.077%)  route 0.453ns (81.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.657    -1.022    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y234        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.922 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.453    -0.469    mem_test_m0/rst
    SLICE_X30Y250        FDCE                                         f  mem_test_m0/ddr_state0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.979    -1.054    mem_test_m0/mem_clk
    SLICE_X30Y250        FDCE                                         r  mem_test_m0/ddr_state0_reg/C
                         clock pessimism              0.326    -0.728    
    SLICE_X30Y250        FDCE (Remov_fdce_C_CLR)     -0.050    -0.778    mem_test_m0/ddr_state0_reg
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.100ns (18.077%)  route 0.453ns (81.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.657    -1.022    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y234        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.922 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.453    -0.469    mem_test_m0/rst
    SLICE_X30Y250        FDCE                                         f  mem_test_m0/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.979    -1.054    mem_test_m0/mem_clk
    SLICE_X30Y250        FDCE                                         r  mem_test_m0/state_reg[1]/C
                         clock pessimism              0.326    -0.728    
    SLICE_X30Y250        FDCE (Remov_fdce_C_CLR)     -0.050    -0.778    mem_test_m0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_req_reg/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.100ns (18.077%)  route 0.453ns (81.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.657    -1.022    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y234        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.922 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.453    -0.469    mem_test_m0/rst
    SLICE_X30Y250        FDCE                                         f  mem_test_m0/wr_burst_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.979    -1.054    mem_test_m0/mem_clk
    SLICE_X30Y250        FDCE                                         r  mem_test_m0/wr_burst_req_reg/C
                         clock pessimism              0.326    -0.728    
    SLICE_X30Y250        FDCE (Remov_fdce_C_CLR)     -0.050    -0.778    mem_test_m0/wr_burst_req_reg
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.649%)  route 0.501ns (83.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.657    -1.022    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y234        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.922 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.501    -0.421    mem_test_m0/rst
    SLICE_X31Y251        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.979    -1.054    mem_test_m0/mem_clk
    SLICE_X31Y251        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[0]/C
                         clock pessimism              0.326    -0.728    
    SLICE_X31Y251        FDCE (Remov_fdce_C_CLR)     -0.069    -0.797    mem_test_m0/wr_burst_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.649%)  route 0.501ns (83.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.657    -1.022    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y234        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.922 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.501    -0.421    mem_test_m0/rst
    SLICE_X31Y251        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.979    -1.054    mem_test_m0/mem_clk
    SLICE_X31Y251        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[1]/C
                         clock pessimism              0.326    -0.728    
    SLICE_X31Y251        FDCE (Remov_fdce_C_CLR)     -0.069    -0.797    mem_test_m0/wr_burst_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.649%)  route 0.501ns (83.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.657    -1.022    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y234        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.922 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.501    -0.421    mem_test_m0/rst
    SLICE_X31Y251        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.979    -1.054    mem_test_m0/mem_clk
    SLICE_X31Y251        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[2]/C
                         clock pessimism              0.326    -0.728    
    SLICE_X31Y251        FDCE (Remov_fdce_C_CLR)     -0.069    -0.797    mem_test_m0/wr_burst_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.649%)  route 0.501ns (83.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.657    -1.022    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y234        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.922 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.501    -0.421    mem_test_m0/rst
    SLICE_X31Y251        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.979    -1.054    mem_test_m0/mem_clk
    SLICE_X31Y251        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[3]/C
                         clock pessimism              0.326    -0.728    
    SLICE_X31Y251        FDCE (Remov_fdce_C_CLR)     -0.069    -0.797    mem_test_m0/wr_burst_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.847%)  route 0.219ns (63.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.708    -0.971    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y260        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y260        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.807    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y260        LUT3 (Prop_lut3_I0_O)        0.028    -0.779 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.155    -0.624    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X36Y259        FDPE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.955    -1.078    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y259        FDPE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.122    -0.956    
    SLICE_X36Y259        FDPE (Remov_fdpe_C_PRE)     -0.052    -1.008    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          1.008    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.847%)  route 0.219ns (63.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.708    -0.971    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y260        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y260        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.807    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y260        LUT3 (Prop_lut3_I0_O)        0.028    -0.779 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.155    -0.624    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X36Y259        FDPE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.955    -1.078    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y259        FDPE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.122    -0.956    
    SLICE_X36Y259        FDPE (Remov_fdpe_C_PRE)     -0.052    -1.008    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          1.008    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.847%)  route 0.219ns (63.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.708    -0.971    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y260        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y260        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.807    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y260        LUT3 (Prop_lut3_I0_O)        0.028    -0.779 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.155    -0.624    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X36Y259        FDPE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.955    -1.078    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y259        FDPE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.122    -0.956    
    SLICE_X36Y259        FDPE (Remov_fdpe_C_PRE)     -0.052    -1.008    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          1.008    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_20M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.623ns  (logic 0.266ns (16.392%)  route 1.357ns (83.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.017    45.362    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X43Y287        FDCE                                         f  spi4adc/spi/dat_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X43Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism             -1.076    46.678    
                         clock uncertainty           -0.254    46.424    
    SLICE_X43Y287        FDCE (Recov_fdce_C_CLR)     -0.212    46.212    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         46.212    
                         arrival time                         -45.362    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.623ns  (logic 0.266ns (16.392%)  route 1.357ns (83.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.017    45.362    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X43Y287        FDCE                                         f  spi4adc/spi/dat_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X43Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism             -1.076    46.678    
                         clock uncertainty           -0.254    46.424    
    SLICE_X43Y287        FDCE (Recov_fdce_C_CLR)     -0.212    46.212    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         46.212    
                         arrival time                         -45.362    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.657ns  (logic 0.259ns (15.628%)  route 1.398ns (84.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 43.742 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.567    43.742    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDRE (Prop_fdre_C_Q)         0.259    44.001 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.398    45.399    spi4adc/gpio_tri_o[0]
    SLICE_X52Y297        FDCE                                         f  spi4adc/reset_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/CLK
    SLICE_X52Y297        FDCE                                         r  spi4adc/reset_cnt_reg[0]/C
                         clock pessimism             -1.076    46.680    
                         clock uncertainty           -0.254    46.426    
    SLICE_X52Y297        FDCE (Recov_fdce_C_CLR)     -0.154    46.272    spi4adc/reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         46.272    
                         arrival time                         -45.399    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.657ns  (logic 0.259ns (15.628%)  route 1.398ns (84.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 43.742 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.567    43.742    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDRE (Prop_fdre_C_Q)         0.259    44.001 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.398    45.399    spi4adc/gpio_tri_o[0]
    SLICE_X52Y297        FDCE                                         f  spi4adc/reset_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/CLK
    SLICE_X52Y297        FDCE                                         r  spi4adc/reset_cnt_reg[6]/C
                         clock pessimism             -1.076    46.680    
                         clock uncertainty           -0.254    46.426    
    SLICE_X52Y297        FDCE (Recov_fdce_C_CLR)     -0.154    46.272    spi4adc/reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         46.272    
                         arrival time                         -45.399    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.657ns  (logic 0.259ns (15.628%)  route 1.398ns (84.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 43.742 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.567    43.742    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDRE (Prop_fdre_C_Q)         0.259    44.001 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.398    45.399    spi4adc/gpio_tri_o[0]
    SLICE_X52Y297        FDCE                                         f  spi4adc/reset_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/CLK
    SLICE_X52Y297        FDCE                                         r  spi4adc/reset_cnt_reg[7]/C
                         clock pessimism             -1.076    46.680    
                         clock uncertainty           -0.254    46.426    
    SLICE_X52Y297        FDCE (Recov_fdce_C_CLR)     -0.154    46.272    spi4adc/reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         46.272    
                         arrival time                         -45.399    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.623ns  (logic 0.266ns (16.392%)  route 1.357ns (83.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.339    44.302    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    44.345 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.017    45.362    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X43Y287        FDPE                                         f  spi4adc/spi/dat_cnt_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X43Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism             -1.076    46.678    
                         clock uncertainty           -0.254    46.424    
    SLICE_X43Y287        FDPE (Recov_fdpe_C_PRE)     -0.178    46.246    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                         46.246    
                         arrival time                         -45.362    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.610ns  (logic 0.266ns (16.518%)  route 1.344ns (83.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.442    44.405    CCD231/gpio_tri_o[1]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    44.448 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.902    45.350    spi4adc/spi/reset_r_reg
    SLICE_X42Y287        FDPE                                         f  spi4adc/spi/dat_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X42Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism             -1.076    46.678    
                         clock uncertainty           -0.254    46.424    
    SLICE_X42Y287        FDPE (Recov_fdpe_C_PRE)     -0.187    46.237    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         46.237    
                         arrival time                         -45.350    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.578ns  (logic 0.266ns (16.859%)  route 1.312ns (83.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.442    44.405    CCD231/gpio_tri_o[1]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    44.448 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.870    45.317    spi4adc/spi/reset_r_reg
    SLICE_X43Y286        FDCE                                         f  spi4adc/spi/clk_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X43Y286        FDCE                                         r  spi4adc/spi/clk_cnt_reg[2]_C/C
                         clock pessimism             -1.076    46.678    
                         clock uncertainty           -0.254    46.424    
    SLICE_X43Y286        FDCE (Recov_fdce_C_CLR)     -0.212    46.212    spi4adc/spi/clk_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         46.212    
                         arrival time                         -45.317    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.572ns  (logic 0.259ns (16.477%)  route 1.313ns (83.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 43.742 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.567    43.742    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDRE (Prop_fdre_C_Q)         0.259    44.001 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.313    45.314    spi4adc/gpio_tri_o[0]
    SLICE_X53Y296        FDCE                                         f  spi4adc/reset_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/CLK
    SLICE_X53Y296        FDCE                                         r  spi4adc/reset_cnt_reg[2]/C
                         clock pessimism             -1.076    46.680    
                         clock uncertainty           -0.254    46.426    
    SLICE_X53Y296        FDCE (Recov_fdce_C_CLR)     -0.212    46.214    spi4adc/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         46.214    
                         arrival time                         -45.314    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.572ns  (logic 0.259ns (16.477%)  route 1.313ns (83.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 43.742 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        1.567    43.742    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDRE (Prop_fdre_C_Q)         0.259    44.001 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.313    45.314    spi4adc/gpio_tri_o[0]
    SLICE_X53Y296        FDCE                                         f  spi4adc/reset_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/CLK
    SLICE_X53Y296        FDCE                                         r  spi4adc/reset_cnt_reg[3]/C
                         clock pessimism             -1.076    46.680    
                         clock uncertainty           -0.254    46.426    
    SLICE_X53Y296        FDCE (Recov_fdce_C_CLR)     -0.212    46.214    spi4adc/reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         46.214    
                         arrival time                         -45.314    
  -------------------------------------------------------------------
                         slack                                  0.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.118ns (17.148%)  route 0.570ns (82.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDRE (Prop_fdre_C_Q)         0.118    -0.853 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          0.570    -0.283    spi4adc/gpio_tri_o[0]
    SLICE_X50Y296        FDCE                                         f  spi4adc/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X50Y296        FDCE (Remov_fdce_C_CLR)     -0.050    -0.439    spi4adc/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/en_r_reg/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.118ns (17.148%)  route 0.570ns (82.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDRE (Prop_fdre_C_Q)         0.118    -0.853 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          0.570    -0.283    spi4adc/gpio_tri_o[0]
    SLICE_X50Y296        FDCE                                         f  spi4adc/en_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/en_r_reg/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X50Y296        FDCE (Remov_fdce_C_CLR)     -0.050    -0.439    spi4adc/en_r_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_r_reg/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.118ns (17.148%)  route 0.570ns (82.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDRE (Prop_fdre_C_Q)         0.118    -0.853 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          0.570    -0.283    spi4adc/gpio_tri_o[0]
    SLICE_X50Y296        FDCE                                         f  spi4adc/reset_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X50Y296        FDCE (Remov_fdce_C_CLR)     -0.050    -0.439    spi4adc/reset_r_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.118ns (16.131%)  route 0.614ns (83.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDRE (Prop_fdre_C_Q)         0.118    -0.853 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          0.614    -0.239    spi4adc/gpio_tri_o[0]
    SLICE_X50Y297        FDCE                                         f  spi4adc/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/CLK
    SLICE_X50Y297        FDCE                                         r  spi4adc/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.436    -0.642    
                         clock uncertainty            0.254    -0.388    
    SLICE_X50Y297        FDCE (Remov_fdce_C_CLR)     -0.050    -0.438    spi4adc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/status_r_reg/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.118ns (16.131%)  route 0.614ns (83.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDRE (Prop_fdre_C_Q)         0.118    -0.853 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          0.614    -0.239    spi4adc/gpio_tri_o[0]
    SLICE_X50Y297        FDCE                                         f  spi4adc/status_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/CLK
    SLICE_X50Y297        FDCE                                         r  spi4adc/status_r_reg/C
                         clock pessimism              0.436    -0.642    
                         clock uncertainty            0.254    -0.388    
    SLICE_X50Y297        FDCE (Remov_fdce_C_CLR)     -0.050    -0.438    spi4adc/status_r_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.128ns (17.605%)  route 0.599ns (82.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.082ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.239    -0.633    CCD231/gpio_tri_o[1]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.028    -0.605 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.360    -0.245    spi4adc/spi/reset_r_reg
    SLICE_X45Y287        FDPE                                         f  spi4adc/spi/dat_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.951    -1.082    spi4adc/spi/CLK
    SLICE_X45Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism              0.436    -0.646    
                         clock uncertainty            0.254    -0.392    
    SLICE_X45Y287        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.464    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.128ns (17.303%)  route 0.612ns (82.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.688    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.028    -0.660 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.427    -0.232    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X47Y288        FDCE                                         f  spi4adc/spi/delay_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X47Y288        FDCE                                         r  spi4adc/spi/delay_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.254    -0.390    
    SLICE_X47Y288        FDCE (Remov_fdce_C_CLR)     -0.069    -0.459    spi4adc/spi/delay_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/PRE
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.095%)  route 0.621ns (82.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.239    -0.633    CCD231/gpio_tri_o[1]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.028    -0.605 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.382    -0.223    spi4adc/spi/reset_r_reg
    SLICE_X49Y289        FDPE                                         f  spi4adc/spi/sclk_rdy_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.952    -1.081    spi4adc/spi/CLK
    SLICE_X49Y289        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism              0.436    -0.645    
                         clock uncertainty            0.254    -0.391    
    SLICE_X49Y289        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.463    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.967%)  route 0.626ns (83.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.083ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.688    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.028    -0.660 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.442    -0.218    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y285        FDCE                                         f  spi4adc/spi/delay_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.950    -1.083    spi4adc/spi/CLK
    SLICE_X44Y285        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.647    
                         clock uncertainty            0.254    -0.393    
    SLICE_X44Y285        FDCE (Remov_fdce_C_CLR)     -0.069    -0.462    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.128ns (16.331%)  route 0.656ns (83.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1665, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y290        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290        FDRE (Prop_fdre_C_Q)         0.100    -0.872 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.688    spi4adc/spi/gpio_tri_o[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.028    -0.660 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.471    -0.188    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y289        FDCE                                         f  spi4adc/spi/sclk_rdy_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.952    -1.081    spi4adc/spi/CLK
    SLICE_X48Y289        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism              0.436    -0.645    
                         clock uncertainty            0.254    -0.391    
    SLICE_X48Y289        FDCE (Remov_fdce_C_CLR)     -0.050    -0.441    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_20M_my_clk_generator
  To Clock:  clk_20M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       47.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.282ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.302ns (13.012%)  route 2.019ns (86.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.017    -0.605    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X43Y287        FDCE                                         f  spi4adc/spi/dat_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X43Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism             -0.731    47.023    
                         clock uncertainty           -0.134    46.889    
    SLICE_X43Y287        FDCE (Recov_fdce_C_CLR)     -0.212    46.677    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         46.677    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                 47.282    

Slack (MET) :             47.282ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.302ns (13.012%)  route 2.019ns (86.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.017    -0.605    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X43Y287        FDCE                                         f  spi4adc/spi/dat_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X43Y287        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism             -0.731    47.023    
                         clock uncertainty           -0.134    46.889    
    SLICE_X43Y287        FDCE (Recov_fdce_C_CLR)     -0.212    46.677    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         46.677    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                 47.282    

Slack (MET) :             47.316ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.302ns (13.012%)  route 2.019ns (86.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.017    -0.605    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X43Y287        FDPE                                         f  spi4adc/spi/dat_cnt_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X43Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism             -0.731    47.023    
                         clock uncertainty           -0.134    46.889    
    SLICE_X43Y287        FDPE (Recov_fdpe_C_PRE)     -0.178    46.711    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                         46.711    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                 47.316    

Slack (MET) :             47.330ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.302ns (13.140%)  route 1.996ns (86.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.084    -1.583    spi4adc/spi/AS[0]
    SLICE_X44Y288        LUT2 (Prop_lut2_I0_O)        0.043    -1.540 f  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.913    -0.628    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X42Y286        FDCE                                         f  spi4adc/spi/sclk_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X42Y286        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism             -0.731    47.023    
                         clock uncertainty           -0.134    46.889    
    SLICE_X42Y286        FDCE (Recov_fdce_C_CLR)     -0.187    46.702    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                         46.702    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                 47.330    

Slack (MET) :             47.401ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.302ns (13.507%)  route 1.934ns (86.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.932    -0.690    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X47Y286        FDPE                                         f  spi4adc/spi/clk_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X47Y286        FDPE                                         r  spi4adc/spi/clk_cnt_reg[2]_P/C
                         clock pessimism             -0.731    47.023    
                         clock uncertainty           -0.134    46.889    
    SLICE_X47Y286        FDPE (Recov_fdpe_C_PRE)     -0.178    46.711    spi4adc/spi/clk_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         46.711    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                 47.401    

Slack (MET) :             47.424ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.302ns (13.869%)  route 1.876ns (86.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.247ns = ( 47.753 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.874    -0.748    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X44Y285        FDCE                                         f  spi4adc/spi/delay_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.361    47.753    spi4adc/spi/CLK
    SLICE_X44Y285        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism             -0.731    47.022    
                         clock uncertainty           -0.134    46.888    
    SLICE_X44Y285        FDCE (Recov_fdce_C_CLR)     -0.212    46.676    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         46.676    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                 47.424    

Slack (MET) :             47.455ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.302ns (13.549%)  route 1.927ns (86.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.925    -0.697    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y289        FDCE                                         f  spi4adc/spi/sclk_rdy_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X48Y289        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism             -0.708    47.046    
                         clock uncertainty           -0.134    46.912    
    SLICE_X48Y289        FDCE (Recov_fdce_C_CLR)     -0.154    46.758    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                         46.758    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 47.455    

Slack (MET) :             47.464ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.302ns (14.120%)  route 1.837ns (85.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.001    -1.666    spi4adc/spi/AS[0]
    SLICE_X44Y289        LUT2 (Prop_lut2_I0_O)        0.043    -1.623 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.835    -0.787    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X47Y288        FDCE                                         f  spi4adc/spi/delay_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X47Y288        FDCE                                         r  spi4adc/spi/delay_cnt_reg[2]_C/C
                         clock pessimism             -0.731    47.023    
                         clock uncertainty           -0.134    46.889    
    SLICE_X47Y288        FDCE (Recov_fdce_C_CLR)     -0.212    46.677    spi4adc/spi/delay_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         46.677    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                 47.464    

Slack (MET) :             47.711ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.302ns (15.754%)  route 1.615ns (84.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.713    -1.954    CCD231/reset_r_reg
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    -1.911 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.902    -1.009    spi4adc/spi/reset_r_reg
    SLICE_X42Y287        FDPE                                         f  spi4adc/spi/dat_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X42Y287        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism             -0.731    47.023    
                         clock uncertainty           -0.134    46.889    
    SLICE_X42Y287        FDPE (Recov_fdpe_C_PRE)     -0.187    46.702    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         46.702    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                 47.711    

Slack (MET) :             47.718ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.302ns (16.027%)  route 1.582ns (83.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 47.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.566    -2.926    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.713    -1.954    CCD231/reset_r_reg
    SLICE_X44Y289        LUT2 (Prop_lut2_I1_O)        0.043    -1.911 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.870    -1.042    spi4adc/spi/reset_r_reg
    SLICE_X43Y286        FDCE                                         f  spi4adc/spi/clk_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.362    47.754    spi4adc/spi/CLK
    SLICE_X43Y286        FDCE                                         r  spi4adc/spi/clk_cnt_reg[2]_C/C
                         clock pessimism             -0.731    47.023    
                         clock uncertainty           -0.134    46.889    
    SLICE_X43Y286        FDCE (Recov_fdce_C_CLR)     -0.212    46.677    spi4adc/spi/clk_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         46.677    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                 47.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.618%)  route 0.146ns (55.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.853 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.146    -0.707    spi4adc/spi/AS[0]
    SLICE_X50Y290        FDCE                                         f  spi4adc/spi/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X50Y290        FDCE                                         r  spi4adc/spi/clk_cnt_reg[3]/C
                         clock pessimism              0.122    -0.958    
    SLICE_X50Y290        FDCE (Remov_fdce_C_CLR)     -0.050    -1.008    spi4adc/spi/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.008    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/finished_r_reg/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.489%)  route 0.197ns (62.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.853 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.197    -0.656    spi4adc/spi/AS[0]
    SLICE_X48Y294        FDCE                                         f  spi4adc/spi/finished_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X48Y294        FDCE                                         r  spi4adc/spi/finished_r_reg/C
                         clock pessimism              0.122    -0.957    
    SLICE_X48Y294        FDCE (Remov_fdce_C_CLR)     -0.050    -1.007    spi4adc/spi/finished_r_reg
  -------------------------------------------------------------------
                         required time                          1.007    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.410%)  route 0.246ns (67.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.853 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.246    -0.607    spi4adc/spi/AS[0]
    SLICE_X50Y289        FDCE                                         f  spi4adc/spi/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.952    -1.081    spi4adc/spi/CLK
    SLICE_X50Y289        FDCE                                         r  spi4adc/spi/clk_cnt_reg[4]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X50Y289        FDCE (Remov_fdce_C_CLR)     -0.050    -1.009    spi4adc/spi/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.410%)  route 0.246ns (67.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.853 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.246    -0.607    spi4adc/spi/AS[0]
    SLICE_X50Y289        FDCE                                         f  spi4adc/spi/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.952    -1.081    spi4adc/spi/CLK
    SLICE_X50Y289        FDCE                                         r  spi4adc/spi/clk_cnt_reg[5]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X50Y289        FDCE (Remov_fdce_C_CLR)     -0.050    -1.009    spi4adc/spi/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.410%)  route 0.246ns (67.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.853 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.246    -0.607    spi4adc/spi/AS[0]
    SLICE_X50Y289        FDCE                                         f  spi4adc/spi/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.952    -1.081    spi4adc/spi/CLK
    SLICE_X50Y289        FDCE                                         r  spi4adc/spi/clk_cnt_reg[6]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X50Y289        FDCE (Remov_fdce_C_CLR)     -0.050    -1.009    spi4adc/spi/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.410%)  route 0.246ns (67.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.853 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.246    -0.607    spi4adc/spi/AS[0]
    SLICE_X50Y289        FDCE                                         f  spi4adc/spi/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.952    -1.081    spi4adc/spi/CLK
    SLICE_X50Y289        FDCE                                         r  spi4adc/spi/clk_cnt_reg[7]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X50Y289        FDCE (Remov_fdce_C_CLR)     -0.050    -1.009    spi4adc/spi/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.410%)  route 0.246ns (67.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.853 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.246    -0.607    spi4adc/spi/AS[0]
    SLICE_X51Y289        FDCE                                         f  spi4adc/spi/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.952    -1.081    spi4adc/spi/CLK
    SLICE_X51Y289        FDCE                                         r  spi4adc/spi/clk_cnt_reg[1]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X51Y289        FDCE (Remov_fdce_C_CLR)     -0.069    -1.028    spi4adc/spi/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.028    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.118ns (28.858%)  route 0.291ns (71.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.853 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.291    -0.562    spi4adc/spi/AS[0]
    SLICE_X46Y293        FDCE                                         f  spi4adc/spi/d_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[4]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X46Y293        FDCE (Remov_fdce_C_CLR)     -0.050    -0.987    spi4adc/spi/d_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.118ns (28.858%)  route 0.291ns (71.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.853 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.291    -0.562    spi4adc/spi/AS[0]
    SLICE_X46Y293        FDCE                                         f  spi4adc/spi/d_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X46Y293        FDCE (Remov_fdce_C_CLR)     -0.050    -0.987    spi4adc/spi/d_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.118ns (28.858%)  route 0.291ns (71.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X50Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y296        FDCE (Prop_fdce_C_Q)         0.118    -0.853 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.291    -0.562    spi4adc/spi/AS[0]
    SLICE_X46Y293        FDCE                                         f  spi4adc/spi/d_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/spi/CLK
    SLICE_X46Y293        FDCE                                         r  spi4adc/spi/d_cnt_reg[7]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X46Y293        FDCE (Remov_fdce_C_CLR)     -0.050    -0.987    spi4adc/spi/d_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_450M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.223ns (13.538%)  route 1.424ns (86.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.330ns = ( -0.108 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.424    -1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y222        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.278    -0.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.761    -0.869    
                         clock uncertainty           -0.075    -0.944    
    SLICE_X28Y222        FDCE (Recov_fdce_C_CLR)     -0.212    -1.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.223ns (13.555%)  route 1.422ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.330ns = ( -0.108 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.422    -1.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y222        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.278    -0.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.761    -0.869    
                         clock uncertainty           -0.075    -0.944    
    SLICE_X29Y222        FDCE (Recov_fdce_C_CLR)     -0.212    -1.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.223ns (13.844%)  route 1.388ns (86.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.332ns = ( -0.110 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.388    -1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y224        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.276    -0.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.761    -0.871    
                         clock uncertainty           -0.075    -0.946    
    SLICE_X29Y224        FDCE (Recov_fdce_C_CLR)     -0.212    -1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.223ns (13.844%)  route 1.388ns (86.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.332ns = ( -0.110 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.388    -1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y224        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.276    -0.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.761    -0.871    
                         clock uncertainty           -0.075    -0.946    
    SLICE_X29Y224        FDCE (Recov_fdce_C_CLR)     -0.212    -1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.223ns (13.844%)  route 1.388ns (86.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.332ns = ( -0.110 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.388    -1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y224        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.276    -0.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.761    -0.871    
                         clock uncertainty           -0.075    -0.946    
    SLICE_X29Y224        FDCE (Recov_fdce_C_CLR)     -0.212    -1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.223ns (13.844%)  route 1.388ns (86.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.332ns = ( -0.110 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.388    -1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y224        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.276    -0.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y224        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.761    -0.871    
                         clock uncertainty           -0.075    -0.946    
    SLICE_X29Y224        FDPE (Recov_fdpe_C_PRE)     -0.178    -1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.223ns (14.287%)  route 1.338ns (85.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.331ns = ( -0.109 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.338    -1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y223        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.277    -0.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.761    -0.870    
                         clock uncertainty           -0.075    -0.945    
    SLICE_X28Y223        FDCE (Recov_fdce_C_CLR)     -0.212    -1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.223ns (14.287%)  route 1.338ns (85.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.331ns = ( -0.109 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.338    -1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y223        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.277    -0.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.761    -0.870    
                         clock uncertainty           -0.075    -0.945    
    SLICE_X28Y223        FDCE (Recov_fdce_C_CLR)     -0.212    -1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.223ns (14.287%)  route 1.338ns (85.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.331ns = ( -0.109 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.338    -1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y223        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.277    -0.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.761    -0.870    
                         clock uncertainty           -0.075    -0.945    
    SLICE_X28Y223        FDCE (Recov_fdce_C_CLR)     -0.212    -1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.223ns (14.477%)  route 1.317ns (85.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.332ns = ( -0.110 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.317    -1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.276    -0.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.761    -0.871    
                         clock uncertainty           -0.075    -0.946    
    SLICE_X28Y225        FDCE (Recov_fdce_C_CLR)     -0.212    -1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.422%)  route 0.111ns (52.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.616    -1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X57Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y233        FDRE (Prop_fdre_C_Q)         0.100    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.111    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X56Y234        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.841    -1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.142    -1.050    
    SLICE_X56Y234        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          1.122    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.422%)  route 0.111ns (52.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.616    -1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X57Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y233        FDRE (Prop_fdre_C_Q)         0.100    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.111    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X56Y234        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.841    -1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.142    -1.050    
    SLICE_X56Y234        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          1.122    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.721%)  route 0.144ns (61.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.627    -1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y241        FDPE (Prop_fdpe_C_Q)         0.091    -0.961 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.144    -0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X43Y241        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.854    -1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.161    -1.018    
    SLICE_X43Y241        FDPE (Remov_fdpe_C_PRE)     -0.110    -1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.034%)  route 0.142ns (60.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.617    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y234        FDPE (Prop_fdpe_C_Q)         0.091    -0.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.142    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X56Y233        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.840    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.142    -1.051    
    SLICE_X56Y233        FDPE (Remov_fdpe_C_PRE)     -0.110    -1.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          1.161    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.959%)  route 0.194ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628    -1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100    -0.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.852    -1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X39Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.161    -1.020    
    SLICE_X39Y237        FDCE (Remov_fdce_C_CLR)     -0.069    -1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          1.089    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.959%)  route 0.194ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628    -1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100    -0.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.852    -1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X39Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.161    -1.020    
    SLICE_X39Y237        FDCE (Remov_fdce_C_CLR)     -0.069    -1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          1.089    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.959%)  route 0.194ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628    -1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100    -0.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.852    -1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X39Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.161    -1.020    
    SLICE_X39Y237        FDCE (Remov_fdce_C_CLR)     -0.069    -1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          1.089    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.959%)  route 0.194ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628    -1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100    -0.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.852    -1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X39Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.161    -1.020    
    SLICE_X39Y237        FDCE (Remov_fdce_C_CLR)     -0.069    -1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          1.089    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.959%)  route 0.194ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628    -1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100    -0.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.852    -1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X39Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.161    -1.020    
    SLICE_X39Y237        FDCE (Remov_fdce_C_CLR)     -0.069    -1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          1.089    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.959%)  route 0.194ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628    -1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100    -0.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=22, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.852    -1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X39Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.161    -1.020    
    SLICE_X39Y237        FDCE (Remov_fdce_C_CLR)     -0.069    -1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          1.089    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.955ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.416ns (16.456%)  route 2.112ns (83.544%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.201     6.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT4 (Prop_lut4_I0_O)        0.043     7.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.878     7.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y247        LUT1 (Prop_lut1_I0_O)        0.043     7.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.417     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y247        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X44Y247        FDCE (Recov_fdce_C_CLR)     -0.212    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 29.955    

Slack (MET) :             29.955ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.416ns (16.456%)  route 2.112ns (83.544%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.201     6.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT4 (Prop_lut4_I0_O)        0.043     7.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.878     7.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y247        LUT1 (Prop_lut1_I0_O)        0.043     7.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.417     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y247        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X44Y247        FDCE (Recov_fdce_C_CLR)     -0.212    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 29.955    

Slack (MET) :             29.955ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.416ns (16.456%)  route 2.112ns (83.544%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.201     6.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT4 (Prop_lut4_I0_O)        0.043     7.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.878     7.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y247        LUT1 (Prop_lut1_I0_O)        0.043     7.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.417     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y247        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X44Y247        FDCE (Recov_fdce_C_CLR)     -0.212    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 29.955    

Slack (MET) :             29.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.416ns (16.470%)  route 2.110ns (83.530%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.201     6.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT4 (Prop_lut4_I0_O)        0.043     7.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.878     7.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y247        LUT1 (Prop_lut1_I0_O)        0.043     7.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.415     8.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y247        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X45Y247        FDCE (Recov_fdce_C_CLR)     -0.212    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 29.957    

Slack (MET) :             30.035ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.416ns (16.998%)  route 2.031ns (83.002%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.201     6.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT4 (Prop_lut4_I0_O)        0.043     7.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.878     7.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y247        LUT1 (Prop_lut1_I0_O)        0.043     7.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.336     8.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X43Y246        FDCE (Recov_fdce_C_CLR)     -0.212    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 30.035    

Slack (MET) :             30.035ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.416ns (16.998%)  route 2.031ns (83.002%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.201     6.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT4 (Prop_lut4_I0_O)        0.043     7.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.878     7.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y247        LUT1 (Prop_lut1_I0_O)        0.043     7.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.336     8.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X43Y246        FDCE (Recov_fdce_C_CLR)     -0.212    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 30.035    

Slack (MET) :             30.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.416ns (17.063%)  route 2.022ns (82.937%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.201     6.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT4 (Prop_lut4_I0_O)        0.043     7.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.878     7.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y247        LUT1 (Prop_lut1_I0_O)        0.043     7.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.327     8.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X44Y246        FDCE (Recov_fdce_C_CLR)     -0.212    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                 30.045    

Slack (MET) :             30.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.416ns (17.063%)  route 2.022ns (82.937%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.201     6.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT4 (Prop_lut4_I0_O)        0.043     7.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.878     7.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y247        LUT1 (Prop_lut1_I0_O)        0.043     7.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.327     8.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X44Y246        FDCE (Recov_fdce_C_CLR)     -0.212    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                 30.045    

Slack (MET) :             30.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.416ns (17.063%)  route 2.022ns (82.937%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.201     6.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT4 (Prop_lut4_I0_O)        0.043     7.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.878     7.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y247        LUT1 (Prop_lut1_I0_O)        0.043     7.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.327     8.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X44Y246        FDCE (Recov_fdce_C_CLR)     -0.212    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                 30.045    

Slack (MET) :             30.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.416ns (17.063%)  route 2.022ns (82.937%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.551     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_fdre_C_Q)         0.204     6.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.617     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X45Y272        LUT6 (Prop_lut6_I2_O)        0.126     6.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.201     6.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y271        LUT4 (Prop_lut4_I0_O)        0.043     7.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.878     7.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y247        LUT1 (Prop_lut1_I0_O)        0.043     7.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.327     8.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X44Y246        FDCE (Recov_fdce_C_CLR)     -0.212    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                 30.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.572%)  route 0.146ns (59.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.629     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y240        FDPE (Prop_fdpe_C_Q)         0.100     3.090 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.146     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.855     3.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X46Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.595     3.003    
    SLICE_X46Y238        FDCE (Remov_fdce_C_CLR)     -0.050     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.572%)  route 0.146ns (59.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.629     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y240        FDPE (Prop_fdpe_C_Q)         0.100     3.090 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.146     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.855     3.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X46Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.595     3.003    
    SLICE_X46Y238        FDCE (Remov_fdce_C_CLR)     -0.050     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.572%)  route 0.146ns (59.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.629     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y240        FDPE (Prop_fdpe_C_Q)         0.100     3.090 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.146     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.855     3.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X46Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.595     3.003    
    SLICE_X46Y238        FDCE (Remov_fdce_C_CLR)     -0.050     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.572%)  route 0.146ns (59.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.629     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y240        FDPE (Prop_fdpe_C_Q)         0.100     3.090 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.146     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X46Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.855     3.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X46Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.595     3.003    
    SLICE_X46Y238        FDCE (Remov_fdce_C_CLR)     -0.050     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.572%)  route 0.146ns (59.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.629     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y240        FDPE (Prop_fdpe_C_Q)         0.100     3.090 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.146     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X46Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.855     3.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X46Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.595     3.003    
    SLICE_X46Y238        FDCE (Remov_fdce_C_CLR)     -0.050     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.418%)  route 0.160ns (57.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y229        FDPE (Prop_fdpe_C_Q)         0.118     3.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.160     3.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X52Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.844     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X52Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.575     3.012    
    SLICE_X52Y229        FDCE (Remov_fdce_C_CLR)     -0.050     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.418%)  route 0.160ns (57.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y229        FDPE (Prop_fdpe_C_Q)         0.118     3.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.160     3.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X52Y229        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.844     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X52Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.575     3.012    
    SLICE_X52Y229        FDPE (Remov_fdpe_C_PRE)     -0.052     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.418%)  route 0.160ns (57.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y229        FDPE (Prop_fdpe_C_Q)         0.118     3.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.160     3.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X52Y229        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.844     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X52Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.575     3.012    
    SLICE_X52Y229        FDPE (Remov_fdpe_C_PRE)     -0.052     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.418%)  route 0.160ns (57.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y229        FDPE (Prop_fdpe_C_Q)         0.118     3.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.160     3.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X52Y229        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.844     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X52Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.575     3.012    
    SLICE_X52Y229        FDPE (Remov_fdpe_C_PRE)     -0.052     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.418%)  route 0.160ns (57.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y229        FDPE (Prop_fdpe_C_Q)         0.118     3.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.160     3.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X52Y229        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.844     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X52Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.575     3.012    
    SLICE_X52Y229        FDPE (Remov_fdpe_C_PRE)     -0.052     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.297    





