# ***********************************************************************
# Intel Confidential
# Copyright 2019-2020 Intel Corporation
#
# This software (including Verilog code) and the related documents are
# Intel copyrighted materials, and your use of them is governed by the
# express license under which they were provided to you
# ("License"). Unless the License provides otherwise, you may not use,
# modify, copy, publish, distribute, disclose or transmit this software
# or the related documents without Intel's prior written permission.
#
# This software and the related documents are provided as is, with no
# express or implied warranties, other than those that are expressly
# stated in the License.
#
# Unless otherwise agreed by Intel in writing, you may not remove or
# alter this notice or any other notice embedded in Materials by Intel
# or Intel's suppliers or licensors in any way.
# ***********************************************************************
#
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE ./iochan.stp
