<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">

<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">

<head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>

     <title>Minsoo Kim</title>

     <style type="text/css">
        * { margin: 0; padding: 0; }
        body { font: 16px Helvetica, Sans-Serif; line-height: 24px; background: url(images/noise.jpg); }
        .clear { clear: both; }
        #page-wrap { width: 800px; margin: 40px auto 60px; }
        #pic { float: right; margin: -30px 0 0 0; }
        h1 { margin: 0 0 16px 0; padding: 0 0 16px 0; font-size: 42px; font-weight: bold; letter-spacing: -2px; border-bottom: 1px solid #999; }
        h2 { font-size: 18px; margin: 0 0 6px 0; position: relative; }
        h2 span { position: absolute; bottom: 0; right: 0; font-style: italic; font-family: Georgia, Serif; font-size: 16px; color: #999; font-weight: normal; }
        p { margin: 0 0 16px 0; }
        a { color: #999; text-decoration: none; border-bottom: 1px dotted #999; }
        a:hover { border-bottom-style: solid; color: black; }
        ul { margin: 0 0 32px 17px; }
        #objective { width: 500px; float: left; }
        #objective p { font-family: Georgia, Serif; font-style: italic; color: #666; }
        dt { font-style: italic; font-weight: bold; font-size: 18px; text-align: right; padding: 0 26px 0 0; width: 150px; float: left; height: 100px; border-right: 1px solid #999;  }
        dd { width: 600px; float: right; }
        dd.clear { float: none; margin: 0; height: 15px; }
     </style>
</head>

<body>

    <div id="page-wrap">
    
        <img src="images/minsoo.png" alt="Photo of Minsoo" id="pic" width="30%" height="30%"/>
    
        <div id="contact-info" class="vcard">
        
            <!-- Microformats! -->
        
            <h1 class="fn">Minsoo Kim</h1>
        
            <p>
                Address: 2144 EBU3 CSE UCSD, La Jolla, CA, 92093, USA <br />
                Email: <a class="email" href="mailto:mik226@ucsd.edu">mik226@ucsd.edu</a>
            </p>
        </div>
                
        <div id="objective">
            <p>
                I am a PhD student at UC San Diego, looking for a full-time position (starting in 2022) in digital VLSI physical design 
                and electronic design automation (EDA) area. My research interests lie in manufacturing-aware physical design methodologies, design-technology co-
optimization (DTCO), machine learning-based prediction and optimization for physical design, open-source RTL to GDS tools (placement, CTS, routing) and signoff methodologies. 
            </p>
        </div>
        
        <div class="clear"></div>
        
        <dl>
            <dd class="clear"></dd>
            
            <dt>Education</dt>
            <dd>
                <h2>University of California, San Diego (UCSD) <span>Sep. 2017 - Present</span></h2>
                <p>Ph.D., Electrical and Computer Engineering<br />
                   Advisor: Prof. Andrew B. Kahng</p>
                 
                <h2>Korea Advanced Institute of Science <br />and Technology (KAIST) <span>Feb. 2011 - Feb. 2013</span></h2>
                <p>M.S., Electrical Engineering <br />
                   Advisor: Prof. Chong-Min Kyung</p>
                 
                <h2>Yonsei University <span>Mar. 2004 - Feb. 2011</span></h2>
                <p>B.S., Electrical and Electronic Engineering</p>
            </dd>
            
            <dd class="clear"></dd>
            
            <dt>Technical Experiences</dt>
            <dd>
                <h2>Graduate Student Researcher <span>Sep. 2017 - Present</span></h2>
                <p>VLSI CAD Laboratory, University of California, San Diego (UCSD)</p>
                <ul>
                  <li> Research for a manufacturing-aware leakage optimization and placement methodology for advanced
                    technologies </li>
                  <li> Research for power delivery networks (power stapling) to mitigate IR-drop for advanced technologies </li>
                  <li> Research for a use of multi-bit combinational cells in design </li>
                  <li> Currently working on an open-sourcing research project (OpenROAD) supported by DARPA (URL: <a href="https://theopenroadproject.org/">https://theopenroadproject.org/</a>)</li>
                </ul>
                 
                <h2>Software Intern <span>Jun. 2020 - Sep. 2020</span></h2>
                <p>Cadence Design Systems</p>
                <ul>
                  <li> Developed buffering methodologies for detailed balancing of clock trees in clock tree synthesis stage </li>
                </ul>  
                 
                <h2>Physical Design Engineer <span>Feb. 2013 - Jul. 2017</span></h2>
                <p>Design Technology Team, System LSI, Samsung</p>
                <ul>
                    <li> Developed physical design methodology for Samsung’s 10/14nm FinFET technology </br>
                    -	Set up overall physical design flow from netlist to GDS</br>
                    -	Developed and maintained reference scripts and technology files for automatic place-and-route</br>
                    -	Understand complex design rules for 10/14nm process nodes</br></li>
                    <li> Provided technical support and technology files for Samsung’s foundry customers</br>
                    -	Supported Qualcomm, NVidia, AMD and ST Microelectronics</br>
                    -	Collaborated with Synopsys, Cadence and Mentor Graphics</br></li>
                    <li> Experienced SoC projects for silicon verification</br>
                    -	Participated in physical design of a 3M+ instance design for the world’s 1st 10nm SoC project</br>
                    -	Performed technical support for Samsung 10/14nm projects</br></li>
                </ul>

                <h2>Graduate Student Researcher <span>Feb. 2011 - Feb. 2013</span></h2>
                <p>Smart Sensor Architecture Laboratory, Korea Advanced Institute of Science and Technology (KAIST)</p>
                <ul>
                    <li> Developed an energy management scheme for camera systems with solar-powered batteries and wireless visual sensor networks</li>
                    <li> Participated in a research project supported by Global Frontier Program in Korea</li>
                </ul>
            </dd>
            
            <dd class="clear"></dd>

            <dt>Technical Skills</dt>
            <dd>
                <h2> Research Skills</h2>
                <ul>
                    <li> Understand overall SoC design flows from RTL to GDS </li>
                    <li> Developed novel SoC design methodologies to achieve best PPAC </li>
                    <li> Pathfinding for advanced technology nodes (sub-3nm) </li>
                </ul>  
                 
                <h2> Design Tools </h2>
                <ul>
                    <li> Place and Route: IC complier, IC compiler II, Innovus and Olympus-SoC </li>
                    <li> Place and Route: Design Complier and Genus </li>
                    <li> Static Timing Analysis: Primetime and Tempus </li>
                    <li> Signoff DRC: CalibreDRC and IC Validator </li>
                    <li> Open-source tool: OpenROAD </li>
                </ul>

                <h2> Language Skills </h2>
                <ul>
                    <li> Verilog HDL, Tcl/Tk, C/C++, Python, Perl, Matlab </li>
                </ul>
            </dd>
            
            <dd class="clear"></dd>

            <dt>Publications</dt>
            <dd>
                 <h2> Conference </h2>
                 <ul>
                   <b>(All papers with Prof. Andrew B. Kahng, have authors listed in alphabetical order)</b>
                   <li> H. Fatemi, A. B. Kahng, <b><u>M. Kim</u></b> and J. Pineda de Gyvez, <b>"Optimal Bounded-Skew Steiner Trees to Minimize Maximum
                        k-Active Dynamic Power"</b>, Proc. ACM/IEEE International Workshop on System-Level Interconnect Problems and Pathfinding, 2020, pp. 1-8. </li>
                   <li> A. Rovinski, T. Ajayi, <b><u>M. Kim</u></b>, G. Wang and M. Saligane, <b>"Bridging Academic Open-Source EDA to RealWorld Usability"</b>,
                        Proc. ACM/IEEE International Conference on Computer-Aided Design, 2020, pp. 1-7. 
                        <a href="https://github.com/mik226/mik226.github.io/raw/master/ROVINSKI20.pdf">(pdf)</a>
                        <a href="ICCAD-2020-designadvisors-final-novid.pptx>(pptx)</a>
                        <a href="https://m.youtube.com/watch?v=LUBGWBy9zJ4">(video)</a>
                   <li> V. A. Chhabria, A. B. Kahng, <b><u>M. Kim</u></b>, U. Mallappa, S. S. Sapatnekar, B. Xu, <b>"Template-based PDN Synthesis
                       in Floorplan and Placement Using Classifier and CNN Techniques"</b>, Proc. ACM/IEEE Asia and South Pacific
Design Automation Conference, 2020, pp. 44-49. </li>
                   <li> T. Ajayi, V. A. Chhabria, M. Fogaça, S. Hashemi, A. Hosny, A. B. Kahng, <b><u>M. Kim</u></b>, J. Lee, U. Mallappa, M.
Neseem, G. Pradipta, S. Reda, M. Saligane, S. S. Sapatnekar, C. Sechen, M. Shalan, W. Swartz, L. Wang, Z.
Wang, M. Woo and B. Xu, <b>"Toward an Open-Source Digital Flow: First Learnings from the OpenROAD
  Project"</b>, Proc. ACM/IEEE Design Automation Conference, 2019, pp. 76:1-76:4. </li>
                   <li> T. Ajayi, D. Blaauw, T.-B. Chan, C.-K. Cheng, V. A. Chhabria, D. K. Choo, M. Coltella, S. Dobre, R. Dreslinski,
                     M. Fogaça, S. Hashemi, A. Hosny, A. B. Kahng, <b><u>M. Kim</u></b>, J. Li, Z. Liang, U. Mallappa, P. Penzes, G. Pradipta, S.
Reda, A. Rovinski, K. Samadi, S. S. Sapatnekar, L. Saul, C. Sechen, V. Srinivas, W. Swartz, D. Sylvester, D.
Urquhart, L. Wang, M. Woo and B. Xu, <b>"OpenROAD: Toward a Self- Driving, Open-Source Digital Layout
  Implementation Tool Chain"</b>, Proc. Government Microcircuit Applications and Critical Technology Conference,
2019, pp. 1105-1110. </li>
                   <li> S. Heo, A. B. Kahng, <b><u>M. Kim</u></b>, L. Wang and C. Yang, <b>"Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI"</b>, Proc. Design, Automation and Test in Europe, 2019, pp. 824-829. 
                   <a href="https://vlsicad.ucsd.edu/Publications/Conferences/367/c367.pdf">(pdf)</a>
                   <a href="https://vlsicad.ucsd.edu/Publications/Conferences/367/c367.pptx">(pptx)</a></li>
                   <li> S. Heo, A. B. Kahng, <b><u>M. Kim</u></b> and L. Wang, <b>"Diffusion Break-Aware Leakage Power Optimization and Detailed Placement in Sub-10nm VLSI"</b>, Proc. Asia and South Pacific Design Automation Conference, 2019, pp. 550-556. <b>(nominated for Best Paper Award)</b></li>
                   <li> <b><u>M. Kim</u></b>, C.-M. Kyung, K. Yi, <b>“An Energy Management Scheme for Solar-Powered Wireless Visual Sensor Networks Toward Uninterrupted Operations”</b>, Proc. International SoC Design Conference, 2013, pp. 23-26.
                   <a href="https://github.com/mik226/mik226.github.io/raw/master/KimKY13.pdf">(pdf)</a></li>
                 </ul>
            </dd>
        </dl>
        
        <div class="clear"></div>
    
    </div>

</body>

</html>
