// Seed: 1533491052
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (id_8);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_4;
  always id_1 <= id_4 - -1'b0;
  module_0 modCall_1 (id_4);
endmodule
