5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (real3.3.vcd) 2 -o (real3.3.cdd) 2 -v (real3.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real3.3.v 8 31 1
2 1 3d 15 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 13 1110005 1 0 63 0 64 53 0 123.456000
1 A 3 0 120000 1 0 31 0 64 21 0 123.456000
4 1 15 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 real3.3.v 0 20 1
2 2 0 16 50008 1 21004 0 0 1 16 0 0
2 3 1 16 10001 0 1410 0 0 1 1 a
2 4 37 16 10008 1 16 2 3
2 5 32 17 50005 1 1004 0 0 64 5 A
2 6 1 17 10001 0 1410 0 0 64 37 b
2 7 37 17 10005 1 16 5 6
2 8 0 18 20002 1 1008 0 0 32 48 5 0
2 9 2c 18 10002 2 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 1 19 b000b 1 1004 0 0 64 37 b
2 11 32 19 60006 1 1004 0 0 64 5 A
2 12 11 19 6000b 1 201048 10 11 1 18 0 1 0 1 0 0
2 13 1 19 10001 0 1410 0 0 1 1 a
2 14 37 19 1000c 1 1a 12 13
4 4 16 1 11 7 7 4
4 7 17 1 0 9 9 4
4 9 18 1 0 14 0 4
4 14 19 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 real3.3.v 0 29 1
