
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version U-2022.12 for linux64 - Nov 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# Setting environment
sh mkdir -p Netlist
sh mkdir -p Report
set company {NTUGIEE}
NTUGIEE
set designer {Wilson}
Wilson
set search_path      ". /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db $search_path ../ ./"
. /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db . /usr/cad/synopsys/synthesis/cur/libraries/syn /usr/cad/synopsys/synthesis/cur/dw/syn_ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver ../ ./
set target_library   "slow.db"
slow.db
set link_library     "* $target_library dw_foundation.sldb"
* slow.db dw_foundation.sldb
set symbol_library   "tsmc13.sdb generic.sdb"
tsmc13.sdb generic.sdb
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set default_schematic_options {-size infinite}
-size infinite
# Import Design
set DESIGN "s400"
s400
set hdlin_translate_off_skip_text "TRUE"
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
TRUE
set edifout_netlist_only "TRUE"
TRUE
set verilogout_no_tri true
true
set hdlin_enable_presto_for_vhdl "TRUE"
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
TRUE
set sh_enable_line_editing true
true
set sh_line_editing_mode emacs
emacs
history keep 100
100
alias h history
read_file -format verilog  "./$DESIGN.v"
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/s400.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/s400.v
Presto compilation completed successfully.
Current design is now '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/s400.db:s400'
Loaded 1 design.
Current design is 's400'.
s400
read_file -format verilog  "./lib.v"
Loading verilog file '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v
Warning:  /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v:110: the undeclared symbol 'ZINT' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v:123: the undeclared symbol 'TEN' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v:124: the undeclared symbol 'NA1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v:125: the undeclared symbol 'NA2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v:126: the undeclared symbol 'ZK' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v:134: the undeclared symbol 'TEN' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v:135: the undeclared symbol 'NA1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v:136: the undeclared symbol 'NA2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v:137: the undeclared symbol 'MUX_D_TI' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v:139: the undeclared symbol 'ZINT' assumed to have the default net type, which is 'wire'. (VER-936)

Inferred tri-state devices in process
	in routine TX line 4 in file
		'/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/lib.v'.
============================================
| Register Name |       Type       | Width |
============================================
|   __tmp100    | Tri-State Buffer |   1   |
============================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/TX.db:TX'
Loaded 21 designs.
Current design is 'TX'.
TX IV BU AN4 AN3 AN2 ND4 ND3 ND2 OR4 OR3 OR2 NR4 NR3 NR2 EO MUX21H FDMASK FD1 FD1S FD1S2
read_file -format verilog  "./DFF2.v"
Loading verilog file '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/DFF2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/DFF2.v

Inferred memory devices in process
	in routine DFF line 7 in file
		'/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/DFF2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/DFF.db:DFF'
Loaded 1 design.
Current design is 'DFF'.
DFF
current_design [get_designs $DESIGN]
Current design is 's400'.
{s400}
link

  Linking design 's400'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (23 designs)              /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/s400.db, etc
  slow (library)              /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
source -echo -verbose ./core_dc.sdc
# operating conditions and boundary conditions #
set cycle  10.0;  # modify your clock cycle here #
10.0
create_clock -period $cycle [get_ports  CK]
1
set_dont_touch_network      [get_clocks CK]
1
set_fix_hold                [get_clocks CK]
1
set_ideal_network           [get_ports CK]
1
set_clock_uncertainty  0.1  [get_clocks CK]
1
set_clock_latency      0.5  [get_clocks CK]
1
set_input_delay  [ expr $cycle*0.5 ] -clock CK [all_inputs]
1
set_output_delay [ expr $cycle*0.5 ] -clock CK [all_outputs] 
1
set_load         0.05     [all_outputs]
1
set_operating_conditions  -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
set_max_fanout 20 [all_inputs]
1
1
#create_test_protocol -capture_procedure single_clock
create_test_protocol -infer_asynch -infer_clock
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...inferring clock signals...
Information: Inferred system/test clock port CK (45.0,55.0). (TEST-260)
  ...inferring asynchronous signals...
1
# Compile Design
current_design [get_designs ${DESIGN}]
Current design is 's400'.
{s400}
check_design > Report/check_design.txt
check_timing > Report/check_timing.txt
#set high_fanout_net_threshold 0
uniquify
Information: Uniquified 57 instances of design 'IV'. (OPT-1056)
Information: Uniquified 4 instances of design 'AN3'. (OPT-1056)
Information: Uniquified 7 instances of design 'AN2'. (OPT-1056)
Information: Uniquified 2 instances of design 'ND4'. (OPT-1056)
Information: Uniquified 3 instances of design 'ND3'. (OPT-1056)
Information: Uniquified 30 instances of design 'ND2'. (OPT-1056)
Information: Uniquified 4 instances of design 'OR4'. (OPT-1056)
Information: Uniquified 3 instances of design 'OR3'. (OPT-1056)
Information: Uniquified 18 instances of design 'OR2'. (OPT-1056)
Information: Uniquified 3 instances of design 'NR4'. (OPT-1056)
Information: Uniquified 20 instances of design 'NR3'. (OPT-1056)
Information: Uniquified 10 instances of design 'NR2'. (OPT-1056)
Information: Uniquified 21 instances of design 'FD1'. (OPT-1056)
Information: Uniquified 21 instances of design 'DFF'. (OPT-1056)
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#compile
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.0 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 316                                    |
| Number of User Hierarchies                              | 203                                    |
| Sequential Cell Count                                   | 21                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 43                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy DFF_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND3_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR4_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR3_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND3_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND4_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR4_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_57 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_55 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_53 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_52 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_50 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_49 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_47 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_46 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_44 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_43 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_42 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_41 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_39 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_38 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_35 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_34 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_31 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_30 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_28 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_26 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_23 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_22 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOT_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND3_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND3_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND3_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND2_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND2_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND2_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND2_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AND2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND4_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND3_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND3_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_28 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_26 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_23 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_22 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NAND2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR4_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR4_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR4_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR3_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR3_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy OR2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR4_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR4_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR3_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR2_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR2_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR2_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR2_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR2_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR2_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR2_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy NOR2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_20/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_19/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_18/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_17/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_16/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_15/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_14/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_13/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_12/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_11/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_10/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_9/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_8/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_7/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_6/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_5/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_4/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_3/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_2/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_1/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DFF_0/I1 before Pass 1 (OPT-776)
Information: Ungrouping 203 of 204 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 's400'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design s400. Delay-based auto_ungroup will not be performed. (OPT-780)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    1463.2      0.00       0.0       0.0                           1462404.2500      0.00  
    0:00:04    1463.2      0.00       0.0       0.0                           1462404.2500      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:05    1463.2      0.00       0.0       0.0                           1462404.2500      0.00  
    0:00:05    1463.2      0.00       0.0       0.0                           1462404.2500      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:05     996.4      0.00       0.0       0.0                           593636.5625      0.00  
    0:00:05     996.4      0.00       0.0       0.0                           593636.5625      0.00  
    0:00:05     996.4      0.00       0.0       0.0                           593636.5625      0.00  
    0:00:05     996.4      0.00       0.0       0.0                           593636.5625      0.00  
    0:00:05     993.0      0.00       0.0       0.0                           594999.5625      0.00  
    0:00:05     993.0      0.00       0.0       0.0                           594999.5625      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:06     991.3      0.00       0.0       0.0                           594590.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           594590.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           594590.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           593676.0625      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06     991.3      0.00       0.0       0.0                           591858.7500      0.00  
    0:00:06     993.0      0.00       0.0       0.0                           583453.0000      0.00  
    0:00:06     993.0      0.00       0.0       0.0                           583453.0000      0.00  
    0:00:06     993.0      0.00       0.0       0.0                           583453.0000      0.00  
    0:00:06     993.0      0.00       0.0       0.0                           583453.0000      0.00  
    0:00:06     993.0      0.00       0.0       0.0                           578808.3750      0.00  
    0:00:06     993.0      0.00       0.0       0.0                           578808.3750      0.00  
    0:00:06     993.0      0.00       0.0       0.0                           578808.3750      0.00  
    0:00:06     993.0      0.00       0.0       0.0                           578808.3750      0.00  
    0:00:06     993.0      0.00       0.0       0.0                           578808.3750      0.00  
    0:00:06     993.0      0.00       0.0       0.0                           578808.3750      0.00  
    0:00:07     991.3      0.00       0.0       0.0                           577500.7500      0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# Report Output
current_design [get_designs ${DESIGN}]
Current design is 's400'.
{s400}
report_timing > "./Report/${DESIGN}_syn.timing"
report_area > "./Report/${DESIGN}_syn.area"
# Output Design
current_design [get_designs ${DESIGN}]
Current design is 's400'.
{s400}
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
remove_unconnected_ports -blast_buses [get_cells -hierarchical *]
1
set verilogout_higher_designs_first true
true
write -format ddc     -hierarchy -output "./Netlist/${DESIGN}_syn.ddc"
Writing ddc file './Netlist/s400_syn.ddc'.
1
write -format verilog -hierarchy -output "./Netlist/${DESIGN}_syn.v"
Writing verilog file '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/Netlist/s400_syn.v'.
1
set filename [format "%s%s"  ${DESIGN} ".spf"]
s400.spf
write_test_protocol -output [format "%s%s"  "./Netlist/" ${filename}]
Writing test protocol file '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/Netlist/s400.spf' for mode 'all_dft'...
1
write_sdf -version 2.1  -context verilog -load_delay cell ./Netlist/${DESIGN}_syn.sdf
Information: Writing timing information to file '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_s400/Netlist/s400_syn.sdf'. (WT-3)
1
write_sdc  ./Netlist/${DESIGN}_syn.sdc -version 1.8
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s400
Version: U-2022.12
Date   : Thu Nov  9 11:27:17 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: CLR (input port clocked by CK)
  Endpoint: DFF_3_I1_Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s400               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  CLR (in)                                 0.00       5.50 f
  U73/Y (INVX3)                            0.27       5.77 r
  U76/Y (NAND2XL)                          0.34       6.11 f
  U95/Y (OAI31XL)                          0.91       7.03 r
  U112/Y (NAND2X1)                         0.34       7.37 f
  U113/Y (OAI21XL)                         0.33       7.70 r
  DFF_3_I1_Q_reg/D (DFFQX1)                0.00       7.70 r
  data arrival time                                   7.70

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  DFF_3_I1_Q_reg/CK (DFFQX1)               0.00      10.40 r
  library setup time                      -0.16      10.24
  data required time                                 10.24
  -----------------------------------------------------------
  data required time                                 10.24
  data arrival time                                  -7.70
  -----------------------------------------------------------
  slack (MET)                                         2.54


1
report_area
 
****************************************
Report : area
Design : s400
Version: U-2022.12
Date   : Thu Nov  9 11:27:17 2023
****************************************

Library(s) Used:

    slow (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db)

Number of ports:                           11
Number of nets:                            99
Number of cells:                           95
Number of combinational cells:             74
Number of sequential cells:                21
Number of macros/black boxes:               0
Number of buf/inv:                         16
Number of references:                      24

Combinational area:                456.600603
Buf/Inv area:                       59.408999
Noncombinational area:             534.681009
Macro/Black Box area:                0.000000
Net Interconnect area:           10733.386871

Total cell area:                   991.281612
Total area:                      11724.668484
1
check_design
 
****************************************
check_design summary:
Version:     U-2022.12
Date:        Thu Nov  9 11:27:17 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 's400', port 'VDD' is not connected to any nets. (LINT-28)
1
exit

Memory usage for this session 195 Mbytes.
Memory usage for this session including child processes 195 Mbytes.
CPU usage for this session 126 seconds ( 0.04 hours ).
Elapsed time for this session 133 seconds ( 0.04 hours ).

Thank you...
